Analysis & Synthesis report for ES_mini_project_TRDB_D5M_LT24
Sat Jan 01 21:36:27 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|i2c_core:core|p_state
 12. State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state
 13. State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|STATE
 14. State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram
 22. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component
 23. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated
 24. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_nv6:rdptr_g1p
 25. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_jdc:wrptr_g1p
 26. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram
 27. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|dffpipe_oe9:rs_brp
 28. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|dffpipe_oe9:rs_bwp
 29. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 30. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 31. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 32. Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 33. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 34. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 35. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 36. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 37. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 38. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 39. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 40. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 41. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 42. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 43. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 44. Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 45. Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 46. Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated
 47. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 48. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 49. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 50. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux
 51. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 52. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 53. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 54. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 55. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 56. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006
 57. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_007
 58. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux
 59. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:rsp_demux
 60. Source assignments for soc_system:u0|altera_reset_controller:rst_controller
 61. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for sld_signaltap:auto_signaltap_0
 68. Parameter Settings for User Entity Instance: soc_system:u0|altera_address_span_extender:address_span_extender_0
 69. Parameter Settings for User Entity Instance: soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component
 70. Parameter Settings for User Entity Instance: soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component
 71. Parameter Settings for User Entity Instance: soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0
 72. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0
 73. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 74. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 75. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 76. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 77. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 78. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 79. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 93. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 95. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 96. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 97. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 98. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
100. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
101. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
102. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
103. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
104. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
105. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
106. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
107. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
108. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
109. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
110. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
111. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
112. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
113. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
114. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
115. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
116. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
117. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
118. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
119. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
120. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
121. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo
122. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo
123. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0
124. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
125. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
126. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_interface_0_m0_translator
127. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
128. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
129. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator
130. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator
131. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
132. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_interface_0_s0_translator
133. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
134. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator
135. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator
136. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
137. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:camera_interface_0_m0_agent
138. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
139. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
140. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent
143. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent
146. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
149. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent
152. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
155. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent
158. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent
161. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_005|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_007|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_008|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_009|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_010:router_010|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
176. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter
177. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
178. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter
189. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
190. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter
191. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
192. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
193. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
194. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
195. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
196. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
197. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
198. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
199. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator
200. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator
201. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent
202. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent
203. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor
204. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo
205. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
208. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller
209. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
210. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
211. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001
212. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
213. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
214. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002
215. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
216. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
217. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
218. scfifo Parameter Settings by Entity Instance
219. dcfifo Parameter Settings by Entity Instance
220. altsyncram Parameter Settings by Entity Instance
221. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
222. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_002"
223. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
224. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001"
225. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
226. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller"
227. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode"
228. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode"
229. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"
230. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"
231. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent"
232. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"
233. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator"
234. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter"
235. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
236. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter"
237. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
238. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
239. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
240. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_010:router_010|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode"
241. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode"
242. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode"
243. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
244. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
245. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
246. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
247. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo"
248. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent"
249. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo"
250. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent"
251. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
252. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
253. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo"
254. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent"
255. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
256. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
257. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo"
258. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent"
259. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo"
260. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent"
261. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
262. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
263. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
264. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:camera_interface_0_m0_agent"
265. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
266. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator"
267. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator"
268. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
269. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_interface_0_s0_translator"
270. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
271. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator"
272. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator"
273. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
274. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
275. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_interface_0_m0_translator"
276. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
277. Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0"
278. Port Connectivity Checks: "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0"
279. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic"
280. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0"
281. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
282. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
283. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
284. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
285. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
286. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
287. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
288. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
289. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
290. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
291. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
292. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
293. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
294. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
295. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
296. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
297. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
298. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
299. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
300. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
301. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
302. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
303. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
304. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
305. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
306. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
307. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
308. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
309. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
310. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
311. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
312. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
313. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
314. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
315. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
316. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
317. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
318. Port Connectivity Checks: "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst"
319. Port Connectivity Checks: "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst"
320. Port Connectivity Checks: "soc_system:u0|altera_address_span_extender:address_span_extender_0"
321. Port Connectivity Checks: "soc_system:u0"
322. Signal Tap Logic Analyzer Settings
323. Post-Synthesis Netlist Statistics for Top Partition
324. Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border
325. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
326. Elapsed Time Per Partition
327. Connections to In-System Debugging Instance "auto_signaltap_0"
328. Analysis & Synthesis Messages
329. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jan 01 21:36:26 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ES_mini_project_TRDB_D5M_LT24               ;
; Top-level Entity Name           ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6462                                        ;
; Total pins                      ; 207                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,023,552                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                          ;
+---------------------------------------------------------------------------------+--------------------------------------+-------------------------------+
; Option                                                                          ; Setting                              ; Default Value                 ;
+---------------------------------------------------------------------------------+--------------------------------------+-------------------------------+
; Device                                                                          ; 5CSEMA4U23C6                         ;                               ;
; Top-level entity name                                                           ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level ; ES_mini_project_TRDB_D5M_LT24 ;
; Family name                                                                     ; Cyclone V                            ; Cyclone V                     ;
; Use smart compilation                                                           ; Off                                  ; Off                           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                                   ; On                            ;
; Enable compact report table                                                     ; Off                                  ; Off                           ;
; Restructure Multiplexers                                                        ; Auto                                 ; Auto                          ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                                  ; Off                           ;
; Create Debugging Nodes for IP Cores                                             ; Off                                  ; Off                           ;
; Preserve fewer node names                                                       ; On                                   ; On                            ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                               ; Enable                        ;
; Verilog Version                                                                 ; Verilog_2001                         ; Verilog_2001                  ;
; VHDL Version                                                                    ; VHDL_1993                            ; VHDL_1993                     ;
; State Machine Processing                                                        ; Auto                                 ; Auto                          ;
; Safe State Machine                                                              ; Off                                  ; Off                           ;
; Extract Verilog State Machines                                                  ; On                                   ; On                            ;
; Extract VHDL State Machines                                                     ; On                                   ; On                            ;
; Ignore Verilog initial constructs                                               ; Off                                  ; Off                           ;
; Iteration limit for constant Verilog loops                                      ; 5000                                 ; 5000                          ;
; Iteration limit for non-constant Verilog loops                                  ; 250                                  ; 250                           ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                                   ; On                            ;
; Infer RAMs from Raw Logic                                                       ; On                                   ; On                            ;
; Parallel Synthesis                                                              ; On                                   ; On                            ;
; DSP Block Balancing                                                             ; Auto                                 ; Auto                          ;
; NOT Gate Push-Back                                                              ; On                                   ; On                            ;
; Power-Up Don't Care                                                             ; On                                   ; On                            ;
; Remove Redundant Logic Cells                                                    ; Off                                  ; Off                           ;
; Remove Duplicate Registers                                                      ; On                                   ; On                            ;
; Ignore CARRY Buffers                                                            ; Off                                  ; Off                           ;
; Ignore CASCADE Buffers                                                          ; Off                                  ; Off                           ;
; Ignore GLOBAL Buffers                                                           ; Off                                  ; Off                           ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                                  ; Off                           ;
; Ignore LCELL Buffers                                                            ; Off                                  ; Off                           ;
; Ignore SOFT Buffers                                                             ; On                                   ; On                            ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                                  ; Off                           ;
; Optimization Technique                                                          ; Balanced                             ; Balanced                      ;
; Carry Chain Length                                                              ; 70                                   ; 70                            ;
; Auto Carry Chains                                                               ; On                                   ; On                            ;
; Auto Open-Drain Pins                                                            ; On                                   ; On                            ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                                  ; Off                           ;
; Auto ROM Replacement                                                            ; On                                   ; On                            ;
; Auto RAM Replacement                                                            ; On                                   ; On                            ;
; Auto DSP Block Replacement                                                      ; On                                   ; On                            ;
; Auto Shift Register Replacement                                                 ; Auto                                 ; Auto                          ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                                 ; Auto                          ;
; Auto Clock Enable Replacement                                                   ; On                                   ; On                            ;
; Strict RAM Replacement                                                          ; Off                                  ; Off                           ;
; Allow Synchronous Control Signals                                               ; On                                   ; On                            ;
; Force Use of Synchronous Clear Signals                                          ; Off                                  ; Off                           ;
; Auto Resource Sharing                                                           ; Off                                  ; Off                           ;
; Allow Any RAM Size For Recognition                                              ; Off                                  ; Off                           ;
; Allow Any ROM Size For Recognition                                              ; Off                                  ; Off                           ;
; Allow Any Shift Register Size For Recognition                                   ; Off                                  ; Off                           ;
; Use LogicLock Constraints during Resource Balancing                             ; On                                   ; On                            ;
; Ignore translate_off and synthesis_off directives                               ; Off                                  ; Off                           ;
; Timing-Driven Synthesis                                                         ; On                                   ; On                            ;
; Report Parameter Settings                                                       ; On                                   ; On                            ;
; Report Source Assignments                                                       ; On                                   ; On                            ;
; Report Connectivity Checks                                                      ; On                                   ; On                            ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                                  ; Off                           ;
; Synchronization Register Chain Length                                           ; 3                                    ; 3                             ;
; Power Optimization During Synthesis                                             ; Normal compilation                   ; Normal compilation            ;
; HDL message level                                                               ; Level2                               ; Level2                        ;
; Suppress Register Optimization Related Messages                                 ; Off                                  ; Off                           ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                                 ; 5000                          ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                                 ; 5000                          ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                                  ; 100                           ;
; Clock MUX Protection                                                            ; On                                   ; On                            ;
; Auto Gated Clock Conversion                                                     ; Off                                  ; Off                           ;
; Block Design Naming                                                             ; Auto                                 ; Auto                          ;
; SDC constraint protection                                                       ; Off                                  ; Off                           ;
; Synthesis Effort                                                                ; Auto                                 ; Auto                          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                                   ; On                            ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                                  ; Off                           ;
; Analysis & Synthesis Message Level                                              ; Medium                               ; Medium                        ;
; Disable Register Merging Across Hierarchies                                     ; Auto                                 ; Auto                          ;
; Resource Aware Inference For Block RAM                                          ; On                                   ; On                            ;
; Automatic Parallel Synthesis                                                    ; On                                   ; On                            ;
; Partial Reconfiguration Bitstream ID                                            ; Off                                  ; Off                           ;
+---------------------------------------------------------------------------------+--------------------------------------+-------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                     ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                         ; Library     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd                                                                                                                      ; yes             ; User VHDL File                               ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd                                                              ;             ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/soc_system.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/soc_system.v                                                                     ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/avalon_master.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/avalon_master.vhd                                                     ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/avalon_slave.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/avalon_slave.vhd                                                      ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/bayer_fifo.vhd                                                        ; yes             ; Auto-Found Wizard-Generated File             ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/bayer_fifo.vhd                                                        ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/buffer_fifo.vhd                                                       ; yes             ; Auto-Found Wizard-Generated File             ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/buffer_fifo.vhd                                                       ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/d5m_controller_linker.vhd                                             ; yes             ; Auto-Found VHDL File                         ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/d5m_controller_linker.vhd                                             ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd                                                          ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_address_span_extender.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_address_span_extender.sv                                       ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v                                               ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv                                         ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv                                         ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv                                           ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv                                        ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv                                   ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv                                         ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv                                    ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv                                          ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv                                     ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv                                      ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv                                        ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v                                             ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v                                           ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/cmos_sensor_output_generator.vhd                                      ; yes             ; Auto-Found VHDL File                         ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/cmos_sensor_output_generator.vhd                                      ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/cmos_sensor_output_generator_constants.vhd                            ; yes             ; Auto-Found VHDL File                         ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/cmos_sensor_output_generator_constants.vhd                            ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v                                                           ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv                                                       ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v                                                ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v                                               ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v                                           ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv                                                      ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/i2c_clkgen.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/i2c_clkgen.vhd                                                        ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/i2c_core.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/i2c_core.vhd                                                          ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd                                                     ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v                                                    ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v                                             ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv                                     ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv                                              ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v                                              ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v                                        ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v                  ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv                         ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv                         ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv                           ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv                                ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv                            ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv                            ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv                            ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv                            ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_010.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_010.sv                            ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv                         ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv                           ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv                           ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v                                        ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                             ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                               ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv                                ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv                            ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                               ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v                                             ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v                                         ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v                         ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v                               ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v                              ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.hex                                       ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v                                         ; soc_system  ;
; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_pio_leds.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/quartus/db/ip/soc_system/submodules/soc_system_pio_leds.v                                                 ; soc_system  ;
; scfifo.tdf                                                                                                                                                           ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                           ;             ;
; a_regfifo.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                        ;             ;
; a_dpfifo.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                         ;             ;
; a_i2fifo.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                         ;             ;
; a_fffifo.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                         ;             ;
; a_f2fifo.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                         ;             ;
; aglobal181.inc                                                                                                                                                       ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                       ;             ;
; db/scfifo_f391.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/scfifo_f391.tdf                                                                                ;             ;
; db/a_dpfifo_m991.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_m991.tdf                                                                              ;             ;
; db/altsyncram_v8i1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_v8i1.tdf                                                                            ;             ;
; db/cmpr_gm8.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cmpr_gm8.tdf                                                                                   ;             ;
; db/cntr_mgb.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_mgb.tdf                                                                                   ;             ;
; db/cntr_ai7.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_ai7.tdf                                                                                   ;             ;
; db/cntr_uhb.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_uhb.tdf                                                                                   ;             ;
; dcfifo.tdf                                                                                                                                                           ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                           ;             ;
; lpm_counter.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                      ;             ;
; lpm_add_sub.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                      ;             ;
; altdpram.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                         ;             ;
; a_graycounter.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                    ;             ;
; a_fefifo.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                         ;             ;
; a_gray2bin.inc                                                                                                                                                       ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                       ;             ;
; dffpipe.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                          ;             ;
; alt_sync_fifo.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                    ;             ;
; lpm_compare.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                      ;             ;
; altsyncram_fifo.inc                                                                                                                                                  ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                  ;             ;
; db/dcfifo_q6q1.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dcfifo_q6q1.tdf                                                                                ;             ;
; db/a_gray2bin_oab.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_gray2bin_oab.tdf                                                                             ;             ;
; db/a_graycounter_nv6.tdf                                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_graycounter_nv6.tdf                                                                          ;             ;
; db/a_graycounter_jdc.tdf                                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_graycounter_jdc.tdf                                                                          ;             ;
; db/altsyncram_rua1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_rua1.tdf                                                                            ;             ;
; db/dffpipe_oe9.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dffpipe_oe9.tdf                                                                                ;             ;
; db/alt_synch_pipe_8pl.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/alt_synch_pipe_8pl.tdf                                                                         ;             ;
; db/dffpipe_pe9.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dffpipe_pe9.tdf                                                                                ;             ;
; db/alt_synch_pipe_9pl.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/alt_synch_pipe_9pl.tdf                                                                         ;             ;
; db/dffpipe_qe9.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dffpipe_qe9.tdf                                                                                ;             ;
; db/cmpr_906.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cmpr_906.tdf                                                                                   ;             ;
; altddio_out.tdf                                                                                                                                                      ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                      ;             ;
; stratix_ddio.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                     ;             ;
; cyclone_ddio.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                     ;             ;
; lpm_mux.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                          ;             ;
; stratix_lcell.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                    ;             ;
; db/ddio_out_uqe.tdf                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ddio_out_uqe.tdf                                                                               ;             ;
; db/scfifo_3291.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/scfifo_3291.tdf                                                                                ;             ;
; db/a_dpfifo_5771.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_5771.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_vg7.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_vg7.tdf                                                                                   ;             ;
; db/altsyncram_7pu1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_7pu1.tdf                                                                            ;             ;
; db/cntr_jgb.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_jgb.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                    ;             ;
; altsyncram.tdf                                                                                                                                                       ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                       ;             ;
; stratix_ram_block.inc                                                                                                                                                ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                ;             ;
; lpm_decode.inc                                                                                                                                                       ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                       ;             ;
; a_rdenreg.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                        ;             ;
; altrom.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                           ;             ;
; altram.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                           ;             ;
; db/altsyncram_spj1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_spj1.tdf                                                                            ;             ;
; db/altsyncram_tgj1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_tgj1.tdf                                                                            ;             ;
; db/altsyncram_pdj1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_pdj1.tdf                                                                            ;             ;
; db/altsyncram_voi1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_voi1.tdf                                                                            ;             ;
; altera_mult_add.tdf                                                                                                                                                  ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                  ;             ;
; db/altera_mult_add_37p2.v                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altera_mult_add_37p2.v                                                                         ;             ;
; altera_mult_add_rtl.v                                                                                                                                                ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                ;             ;
; db/altsyncram_5pi1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_5pi1.tdf                                                                            ;             ;
; db/altsyncram_4kl1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_4kl1.tdf                                                                            ;             ;
; db/altsyncram_baj1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_baj1.tdf                                                                            ;             ;
; altera_std_synchronizer.v                                                                                                                                            ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                            ;             ;
; db/altsyncram_qid1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_qid1.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                                                                             ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                             ;             ;
; db/altsyncram_aqn1.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_aqn1.tdf                                                                            ;             ;
; db/decode_8la.tdf                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/decode_8la.tdf                                                                                 ;             ;
; db/mux_5hb.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/mux_5hb.tdf                                                                                    ;             ;
; pzdyqx.vhd                                                                                                                                                           ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                           ;             ;
; sld_signaltap.vhd                                                                                                                                                    ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                    ;             ;
; sld_signaltap_impl.vhd                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                               ;             ;
; sld_ela_control.vhd                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                  ;             ;
; lpm_shiftreg.tdf                                                                                                                                                     ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                     ;             ;
; lpm_constant.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                     ;             ;
; dffeea.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                           ;             ;
; sld_ela_trigger.tdf                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                                  ;             ;
; db/sld_ela_trigger_nsq.tdf                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/sld_ela_trigger_nsq.tdf                                                                        ;             ;
; db/sld_reserved_es_mini_project_trdb_d5m_lt24_auto_signaltap_0_1_8c4c.v                                                                                              ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/sld_reserved_es_mini_project_trdb_d5m_lt24_auto_signaltap_0_1_8c4c.v                           ;             ;
; sld_alt_reduction.vhd                                                                                                                                                ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                                                ;             ;
; sld_mbpmg.vhd                                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                         ;             ;
; sld_buffer_manager.vhd                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                               ;             ;
; db/altsyncram_uk84.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_uk84.tdf                                                                            ;             ;
; altdpram.tdf                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                         ;             ;
; memmodes.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                       ;             ;
; a_hdffe.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                          ;             ;
; alt_le_rden_reg.inc                                                                                                                                                  ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                  ;             ;
; altsyncram.inc                                                                                                                                                       ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                       ;             ;
; lpm_mux.tdf                                                                                                                                                          ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                          ;             ;
; muxlut.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                           ;             ;
; bypassff.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                         ;             ;
; altshift.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                         ;             ;
; db/mux_flc.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/mux_flc.tdf                                                                                    ;             ;
; lpm_decode.tdf                                                                                                                                                       ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                       ;             ;
; declut.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/declut.inc                                                                                                           ;             ;
; db/decode_vnf.tdf                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/decode_vnf.tdf                                                                                 ;             ;
; lpm_counter.tdf                                                                                                                                                      ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                      ;             ;
; cmpconst.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                         ;             ;
; alt_counter_stratix.inc                                                                                                                                              ; yes             ; Megafunction                                 ; x:/quartus/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                              ;             ;
; db/cntr_mai.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_mai.tdf                                                                                   ;             ;
; db/cmpr_g9c.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cmpr_g9c.tdf                                                                                   ;             ;
; db/cntr_82j.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_82j.tdf                                                                                   ;             ;
; db/cntr_29i.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_29i.tdf                                                                                   ;             ;
; db/cmpr_d9c.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cmpr_d9c.tdf                                                                                   ;             ;
; db/cntr_kri.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_kri.tdf                                                                                   ;             ;
; db/cmpr_99c.tdf                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cmpr_99c.tdf                                                                                   ;             ;
; sld_rom_sr.vhd                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                       ;             ;
; sld_hub.vhd                                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                          ; altera_sld  ;
; db/ip/sldb0ea1b78/alt_sld_fab.v                                                                                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                   ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; x:/quartus/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                     ;             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 3870               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 3933               ;
;     -- 7 input functions                    ; 28                 ;
;     -- 6 input functions                    ; 1113               ;
;     -- 5 input functions                    ; 747                ;
;     -- 4 input functions                    ; 554                ;
;     -- <=3 input functions                  ; 1491               ;
;                                             ;                    ;
; Dedicated logic registers                   ; 6276               ;
;                                             ;                    ;
; I/O pins                                    ; 207                ;
; I/O registers                               ; 186                ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 2023552            ;
;                                             ;                    ;
; Total DSP Blocks                            ; 3                  ;
;                                             ;                    ;
; Total DLLs                                  ; 1                  ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 5123               ;
; Total fan-out                               ; 54808              ;
; Average fan-out                             ; 4.57               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+
; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level                                                                                                   ; 3933 (2)            ; 6276 (0)                  ; 2023552           ; 3          ; 207  ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level                                                                                                                                                                                                                                                                                                                                                                                                                               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level                               ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                 ; pzdyqx                                                             ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                    ; pzdyqx_impl                                                        ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                      ; GHVD5181                                                           ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                    ; LQYT7093                                                           ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                  ; KIFI3548                                                           ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                  ; LQYT7093                                                           ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                  ; PUDL0439                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 147 (1)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 146 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 146 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 146 (1)             ; 119 (8)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 145 (0)             ; 111 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 145 (107)           ; 111 (82)                  ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                                                     ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 626 (2)             ; 2988 (430)                ; 880640            ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 624 (0)             ; 2558 (0)                  ; 880640            ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 624 (67)            ; 2558 (944)                ; 880640            ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_implb                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                    ; altdpram                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                ; lpm_decode                                                         ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                      ; decode_vnf                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 880640            ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                   ; altsyncram                                                         ; work         ;
;                |altsyncram_uk84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 880640            ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated                                                                                                                                                                                                                                    ; altsyncram_uk84                                                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                    ; lpm_shiftreg                                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                      ; lpm_shiftreg                                                       ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                           ; serial_crc_16                                                      ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 83 (83)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                        ; sld_buffer_manager                                                 ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 385 (1)             ; 1128 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                       ; sld_ela_control                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                               ; lpm_shiftreg                                                       ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 383 (0)             ; 1112 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                                            ; sld_ela_trigger                                                    ; work         ;
;                   |sld_ela_trigger_nsq:auto_generated|                                                                                  ; 383 (0)             ; 1112 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated                                                                                                                                                                         ; sld_ela_trigger_nsq                                                ; work         ;
;                      |sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|                                     ; 383 (215)           ; 1112 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1                                                                                            ; sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_199|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_202|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_202                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_205|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_205                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_208|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_208                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_211|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_211                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_214|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_214                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_217|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_217                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_220|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_220                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_223|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_223                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_226|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_226                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_229|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_229                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_232|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_232                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_235|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_235                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_238|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_238                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_241|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_241                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_244|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_244                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_247|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_247                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_250|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_250                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_253|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_253                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_256|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_256                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_259|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_259                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_262|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_262                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_265|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_265                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_268|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_268                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_271|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_271                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_274|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_274                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_277|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_277                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_280|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_280                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_285|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_288|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_291|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_294|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_297|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_297                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_300|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_300                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_303|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_303                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_306|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_306                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_309|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_309                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_310|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_310                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_313|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_316|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_319|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_322|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_322                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_325|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_328|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_328                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_331|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_331                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_334|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_334                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_335|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_337|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_338|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_340|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_341|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_343|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_344|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_346|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_346                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_347|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_349|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_350|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_352|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_353|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_355|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_355                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_356|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_358|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_358                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_359|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_361|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_362|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_362                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_364|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_364                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_365|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_365                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_367|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_368|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_368                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_370|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_371|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_371                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_373|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_374|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_374                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_376|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_377|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_377                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_379|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_380|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_380                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_382|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_383|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_383                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_385|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_386|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_386                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_388|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_389|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_389                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_391|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_391                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_392|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_392                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_394|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_394                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_395|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_395                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_397|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_397                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_398|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_398                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_400|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_400                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_401|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_401                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_403|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_403                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_404|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_404                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_406|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_406                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_407|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_407                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_408|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_408                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_411|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_411                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_412|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_412                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_414|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_414                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_415|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_415                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_417|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_417                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_418|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_418                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_420|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_420                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_421|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_421                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_423|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_423                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_424|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_424                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_426|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_426                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_427|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_427                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_429|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_429                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_430|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_430                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_432|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_432                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_433|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_433                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_435|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_435                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_436|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_436                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_438|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_438                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_439|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_439                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_441|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_441                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_442|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_442                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_444|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_444                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_445|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_445                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_447|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_447                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_448|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_448                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_450|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_450                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_451|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_451                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_453|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_453                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_454|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_454                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_456|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_456                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_457|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_457                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_459|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_459                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_460|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_460                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_462|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_462                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_463|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_463                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_465|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_465                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_466|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_466                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_468|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_468                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_469|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_469                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_471|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_471                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_472|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_472                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_474|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_474                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_475|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_475                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_477|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_477                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_478|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_478                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_480|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_480                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_481|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_481                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_483|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_483                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_484|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_484                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_486|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_486                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_487|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_487                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_489|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_489                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_490|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_490                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_492|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_492                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_493|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_493                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_495|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_495                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_496|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_496                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_498|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_498                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_499|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_499                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                             ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_501|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_501                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_502|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_502                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_504|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_504                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_505|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_505                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_506|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_506                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_509|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_509                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_510|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_510                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_512|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_512                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_513|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_513                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_515|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_515                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_516|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_516                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_518|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_518                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_519|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_519                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_521|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_521                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_522|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_522                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_524|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_524                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_525|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_525                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_527|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_527                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_528|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_528                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_530|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_530                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_531|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_531                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_533|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_533                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_534|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_534                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_536|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_536                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_537|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_537                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_538|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_538                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_541|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_541                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_542|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_542                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_544|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_544                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_545|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_545                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_547|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_547                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_548|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_548                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_550|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_550                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_551|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_551                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_553|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_553                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_554|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_554                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_556|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_556                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_557|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_557                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_559|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_559                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_560|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_560                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_562|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_562                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_563|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_563                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_565|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_565                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_566|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_566                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_568|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_568                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_569|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_569                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_571|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_571                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_572|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_572                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_574|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_574                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_575|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_575                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_576|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_576                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_579|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_579                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_580|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_580                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_582|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_582                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_583|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_583                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_585|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_585                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_586|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_586                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_588|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_588                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_589|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_589                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_591|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_591                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_592|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_592                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_594|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_594                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_595|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_595                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_597|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_597                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_598|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_598                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                             ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_600|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_600                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_601|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_601                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_603|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_603                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_604|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_604                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_606|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_606                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_607|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_607                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_609|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_609                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_610|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_610                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_612|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_612                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_613|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_613                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_614|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_614                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_616|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_616                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_617|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_617                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_619|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_619                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_620|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_620                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_622|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_622                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_623|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_623                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_625|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_625                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_626|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_626                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_628|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_628                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_629|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_629                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_631|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_631                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_632|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_632                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_634|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_634                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_635|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_635                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_637|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_637                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_638|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_638                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_640|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_640                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_641|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_641                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_643|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_643                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_644|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_644                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_646|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_646                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_647|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_647                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_649|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_649                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_650|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_650                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_652|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_652                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_653|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_653                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_655|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_655                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_656|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_656                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_658|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_658                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_659|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_659                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_661|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_661                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_662|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_662                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_664|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_664                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_665|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_665                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_667|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_667                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_668|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_668                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_669|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_669                                                           ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                                             ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                             ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                                            ; lpm_shiftreg                                                       ; work         ;
;                         |sld_alt_reduction:unary_100|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_100                                                                ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_138|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_138                                                                ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_146|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_146                                                                ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_184|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_184                                                                ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_1                                                                  ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_282|                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_282                                                                ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_2                                                                  ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_311|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_311                                                                ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_409|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_409                                                                ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_507|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_507                                                                ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_539|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_539                                                                ; sld_alt_reduction                                                  ; work         ;
;                         |sld_alt_reduction:unary_577|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_alt_reduction:unary_577                                                                ; sld_alt_reduction                                                  ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_101                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_104                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_107                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_110                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_113                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_116                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_119                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_122                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_125|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_125                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_128                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_12                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_131|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_131                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_134|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_134                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_139|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_139                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_142|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_142                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_147|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_147                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_147|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_150|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_150                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_150|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_153|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_153                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_153|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_156|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_156                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_156|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_159|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_159                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_159|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_15                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_162|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_162                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_162|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_165|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_165                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_165|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_168|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_168                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_168|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_171|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_171                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_171|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_174|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_174                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_174|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_177|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_177                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_177|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_180|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_180                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_180|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_185|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_185                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_188|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_188                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_18                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_191                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_194                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_197|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_197                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_197|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_200|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_200                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_200|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_203|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_203                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_203|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_206|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_206                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_206|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_209|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_209                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_209|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_212|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_212                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_212|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_215|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_215                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_215|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_218|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_218                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_218|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_21                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_221|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_221                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_221|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_224|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_224                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_224|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_227|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_227                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_227|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_230|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_230                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_230|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_233|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_233                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_233|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_236|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_236                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_236|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_239|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_239                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_239|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_242|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_242                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_242|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_245|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_245                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_245|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_248|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_248                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_248|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_24                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_251|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_251                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_251|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_254|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_254                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_254|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_257|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_257                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_257|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_260|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_260                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_260|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_263|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_263                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_263|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_266|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_266                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_266|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_269|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_269                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_269|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_272|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_272                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_272|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_275|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_275                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_275|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_278|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_278                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_278|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_27                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_283|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_283                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_286|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_286                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_289|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_289                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_289|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_292|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_292                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_295|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_295                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_295|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_298|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_298                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_298|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_301|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_301                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_301|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_304|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_304                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_304|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_307|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_307                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_307|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_30                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_312|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_312                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_315|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_315                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_315|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_318|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_318                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_321|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_321                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_324|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_324                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_324|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_327|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_327                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_330|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_330                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_330|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_333|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_333                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_333|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_336|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_336                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_336|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_339|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_339                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_339|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_33                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_342|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_342                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_342|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_345|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_345                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_345|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_348|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_348                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_348|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_351|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_351                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_351|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_354|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_354                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_354|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_357|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_357                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_357|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_360|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_360                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_360|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_363|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_363                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_363|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_366|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_366                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_366|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_369|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_369                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_369|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_36                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_372|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_372                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_372|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_375|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_375                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_375|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_378|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_378                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_378|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_381|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_381                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_381|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_384|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_384                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_384|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_387|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_387                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_387|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_390|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_390                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_390|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_393|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_393                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_393|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_396|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_396                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_396|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_399|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_399                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_399|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_39                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_3                                                                           ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                     ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_402|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_402                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_402|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_405|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_405                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_405|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_410|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_410                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_410|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_413|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_413                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_413|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_416|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_416                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_416|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_419|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_419                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_419|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_422|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_422                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_422|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_425|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_425                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_425|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_428|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_428                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_428|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_42                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_431|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_431                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_431|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_434|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_434                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_434|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_437|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_437                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_437|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_440|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_440                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_440|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_443|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_443                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_443|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_446|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_446                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_446|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_449|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_449                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_449|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_452|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_452                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_452|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_455|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_455                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_455|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_458|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_458                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_458|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_45                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_461|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_461                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_461|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_464|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_464                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_464|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_467|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_467                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_467|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_470|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_470                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_470|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_473|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_473                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_473|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_476|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_476                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_476|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_479|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_479                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_479|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_482|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_482                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_482|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_485|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_485                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_485|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_488|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_488                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_488|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_48                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_491|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_491                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_491|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_494|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_494                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_494|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_497|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_497                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_497|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_500|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_500                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_500|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_503|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_503                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_503|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_508|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_508                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_508|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_511|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_511                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_511|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_514|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_514                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_514|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_517|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_517                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_517|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_51|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_51                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_520|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_520                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_520|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_523|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_523                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_523|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_526|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_526                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_526|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_529|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_529                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_529|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_532|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_532                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_532|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_535|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_535                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_535|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_540|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_540                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_540|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_543|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_543                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_543|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_546|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_546                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_546|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_549|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_549                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_549|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_54                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_552|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_552                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_552|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_555|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_555                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_555|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_558|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_558                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_558|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_561|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_561                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_561|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_564|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_564                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_564|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_567|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_567                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_567|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_570|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_570                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_570|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_573|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_573                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_573|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_578|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_578                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_578|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_57                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_581|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_581                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_581|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_584|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_584                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_584|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_587|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_587                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_587|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_590|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_590                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_590|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_593|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_593                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_593|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_596|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_596                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_596|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_599|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_599                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_599|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_602|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_602                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_602|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_605|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_605                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_605|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_608|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_608                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_608|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_60|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_60                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_611|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_611                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_611|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_615|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_615                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_615|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_618|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_618                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_618|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_621|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_621                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_621|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_624|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_624                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_624|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_627|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_627                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_627|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_630|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_630                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_630|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_633|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_633                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_633|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_636|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_636                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_636|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_639|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_639                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_639|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_63|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_63                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_642|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_642                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_642|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_645|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_645                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_645|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_648|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_648                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_648|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_651|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_651                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_651|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_654|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_654                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_654|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_657|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_657                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_657|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_660|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_660                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_660|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_663|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_663                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_663|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_666|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_666                                                                         ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_666|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_66|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_66                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_66|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_69|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_69                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_69|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_6                                                                           ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                     ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_72|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_72                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_72|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_75|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_75                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_75|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_78|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_78                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_78|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_81|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_81                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_84|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_84                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_87|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_87                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_90|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_90                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_93|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_93                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_96|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_96                                                                          ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                                          ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_9                                                                           ; sld_mbpmg                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                     ; sld_sbpmg                                                          ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                         ; sld_ela_trigger_flow_mgr                                           ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 46 (12)             ; 291 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                  ; sld_offload_buffer_mgr                                             ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                        ; lpm_counter                                                        ; work         ;
;                   |cntr_mai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mai:auto_generated                                                                                                                                                ; cntr_mai                                                           ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                 ; lpm_counter                                                        ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                                                                                                         ; cntr_82j                                                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                       ; lpm_counter                                                        ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                                                                                                               ; cntr_29i                                                           ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                          ; lpm_counter                                                        ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                                  ; cntr_kri                                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                 ; lpm_shiftreg                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 215 (215)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                  ; lpm_shiftreg                                                       ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                               ; lpm_shiftreg                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                             ; sld_rom_sr                                                         ; work         ;
;    |soc_system:u0|                                                                                                                      ; 3064 (0)            ; 3097 (0)                  ; 1142912           ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                 ; soc_system                                                         ; soc_system   ;
;       |D5M_CONTROLLER_LINKER:camera_interface_0|                                                                                        ; 286 (0)             ; 450 (0)                   ; 28672             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0                                                                                                                                                                                                                                                                                                                                                                        ; D5M_CONTROLLER_LINKER                                              ; soc_system   ;
;          |D5M_CONTROLLER:CAM_INTERFACE_inst|                                                                                            ; 160 (36)            ; 206 (47)                  ; 28672             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst                                                                                                                                                                                                                                                                                                                                      ; D5M_CONTROLLER                                                     ; soc_system   ;
;             |Bayer_FIFO:Bayer_FIFO_inst|                                                                                                ; 52 (0)              ; 45 (0)                    ; 12288             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst                                                                                                                                                                                                                                                                                                           ; Bayer_FIFO                                                         ; soc_system   ;
;                |scfifo:scfifo_component|                                                                                                ; 52 (0)              ; 45 (0)                    ; 12288             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                                   ; scfifo                                                             ; work         ;
;                   |scfifo_f391:auto_generated|                                                                                          ; 52 (0)              ; 45 (0)                    ; 12288             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated                                                                                                                                                                                                                                                        ; scfifo_f391                                                        ; work         ;
;                      |a_dpfifo_m991:dpfifo|                                                                                             ; 52 (23)             ; 45 (16)                   ; 12288             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_m991                                                      ; work         ;
;                         |altsyncram_v8i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram                                                                                                                                                                                                           ; altsyncram_v8i1                                                    ; work         ;
;                         |cntr_ai7:usedw_counter|                                                                                        ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter                                                                                                                                                                                                            ; cntr_ai7                                                           ; work         ;
;                         |cntr_mgb:rd_ptr_msb|                                                                                           ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_mgb:rd_ptr_msb                                                                                                                                                                                                               ; cntr_mgb                                                           ; work         ;
;                         |cntr_uhb:wr_ptr|                                                                                               ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_uhb:wr_ptr                                                                                                                                                                                                                   ; cntr_uhb                                                           ; work         ;
;             |Buffer_FIFO:Buffer_FIFO_inst|                                                                                              ; 72 (0)              ; 114 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst                                                                                                                                                                                                                                                                                                         ; Buffer_FIFO                                                        ; soc_system   ;
;                |dcfifo:dcfifo_component|                                                                                                ; 72 (0)              ; 114 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                 ; dcfifo                                                             ; work         ;
;                   |dcfifo_q6q1:auto_generated|                                                                                          ; 72 (14)             ; 114 (30)                  ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated                                                                                                                                                                                                                                                      ; dcfifo_q6q1                                                        ; work         ;
;                      |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                                                                      ; a_gray2bin_oab                                                     ; work         ;
;                      |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                                                                      ; a_gray2bin_oab                                                     ; work         ;
;                      |a_graycounter_jdc:wrptr_g1p|                                                                                      ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                                                          ; a_graycounter_jdc                                                  ; work         ;
;                      |a_graycounter_nv6:rdptr_g1p|                                                                                      ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                                                          ; a_graycounter_nv6                                                  ; work         ;
;                      |alt_synch_pipe_8pl:rs_dgwp|                                                                                       ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                           ; alt_synch_pipe_8pl                                                 ; work         ;
;                         |dffpipe_pe9:dffpipe13|                                                                                         ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                                     ; dffpipe_pe9                                                        ; work         ;
;                      |alt_synch_pipe_9pl:ws_dgrp|                                                                                       ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                           ; alt_synch_pipe_9pl                                                 ; work         ;
;                         |dffpipe_qe9:dffpipe16|                                                                                         ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                                     ; dffpipe_qe9                                                        ; work         ;
;                      |altsyncram_rua1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram                                                                                                                                                                                                                             ; altsyncram_rua1                                                    ; work         ;
;                      |cmpr_906:rdempty_eq_comp|                                                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                                                             ; cmpr_906                                                           ; work         ;
;                      |cmpr_906:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                                                              ; cmpr_906                                                           ; work         ;
;                      |dffpipe_oe9:rs_brp|                                                                                               ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                                   ; dffpipe_oe9                                                        ; work         ;
;                      |dffpipe_oe9:rs_bwp|                                                                                               ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                                   ; dffpipe_oe9                                                        ; work         ;
;          |D5M_MASTER:D5M_MASTER_inst|                                                                                                   ; 91 (91)             ; 122 (122)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst                                                                                                                                                                                                                                                                                                                                             ; D5M_MASTER                                                         ; soc_system   ;
;          |D5M_SLAVE:D5M_SLAVE_inst|                                                                                                     ; 35 (35)             ; 122 (122)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst                                                                                                                                                                                                                                                                                                                                               ; D5M_SLAVE                                                          ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                            ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                          ; soc_system   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                            ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                          ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 8 (7)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                            ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                          ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                          ; soc_system   ;
;       |cmos_sensor_output_generator:cmos_sensor_output_generator_0|                                                                     ; 173 (173)           ; 138 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0                                                                                                                                                                                                                                                                                                                                                     ; cmos_sensor_output_generator                                       ; soc_system   ;
;       |i2c_interface:i2c_0|                                                                                                             ; 89 (26)             ; 100 (35)                  ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0                                                                                                                                                                                                                                                                                                                                                                                             ; i2c_interface                                                      ; soc_system   ;
;          |i2c_clkgen:clkgen|                                                                                                            ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|i2c_clkgen:clkgen                                                                                                                                                                                                                                                                                                                                                                           ; i2c_clkgen                                                         ; soc_system   ;
;          |i2c_core:core|                                                                                                                ; 51 (51)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|i2c_core:core                                                                                                                                                                                                                                                                                                                                                                               ; i2c_core                                                           ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 4 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0                                                   ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_fpga_interfaces                                   ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io                                            ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border                                     ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                            ; hps_sdram                                                          ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                             ; altera_mem_if_dll_cyclonev                                         ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                       ; altera_mem_if_hard_memory_controller_top_cyclonev                  ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                             ; altera_mem_if_oct_cyclonev                                         ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                            ; hps_sdram_p0                                                       ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                       ; hps_sdram_p0_acv_hard_memphy                                       ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                ; hps_sdram_p0_acv_hard_io_pads                                      ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                             ; hps_sdram_p0_acv_hard_addr_cmd_pads                                ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                        ; altddio_out                                                        ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                            ; ddio_out_uqe                                                       ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                               ; hps_sdram_p0_clock_pair_generator                                  ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                      ; hps_sdram_p0_generic_ddio                                          ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                         ; hps_sdram_p0_generic_ddio                                          ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                          ; hps_sdram_p0_generic_ddio                                          ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                      ; hps_sdram_p0_generic_ddio                                          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                 ; hps_sdram_p0_altdqdqs                                              ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                     ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                        ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                 ; hps_sdram_p0_altdqdqs                                              ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                     ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                        ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                 ; hps_sdram_p0_altdqdqs                                              ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                     ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                        ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                 ; hps_sdram_p0_altdqdqs                                              ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                     ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                        ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                       ; hps_sdram_p0_acv_ldc                                               ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                          ; hps_sdram_pll                                                      ; soc_system   ;
;       |soc_system_jtag_uart_0:jtag_uart_0|                                                                                              ; 114 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; soc_system_jtag_uart_0                                             ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                                  ; work         ;
;          |soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; soc_system_jtag_uart_0_scfifo_r                                    ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                                             ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                                        ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                                       ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                                           ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                                    ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                                           ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                                           ; work         ;
;          |soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; soc_system_jtag_uart_0_scfifo_w                                    ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                                             ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                                        ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                                       ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                                           ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                                    ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                                           ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                                           ; work         ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 548 (0)             ; 279 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|                                                  ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|                                                                   ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|                                                                      ; 9 (9)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                              ; soc_system   ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                                         ; soc_system   ;
;          |altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                          ; soc_system   ;
;          |altera_merlin_slave_agent:camera_interface_0_s0_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                          ; soc_system   ;
;          |altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                          ; soc_system   ;
;          |altera_merlin_slave_agent:i2c_0_avalon_slave_agent|                                                                           ; 12 (8)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                          ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                                   ; soc_system   ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                          ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                          ; soc_system   ;
;          |altera_merlin_slave_translator:camera_interface_0_s0_translator|                                                              ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_interface_0_s0_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                     ; soc_system   ;
;          |altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|                                        ; 6 (6)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                     ; soc_system   ;
;          |altera_merlin_slave_translator:i2c_0_avalon_slave_translator|                                                                 ; 4 (4)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                     ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                     ; soc_system   ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                     ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                                     ; soc_system   ;
;          |altera_merlin_slave_translator:pio_leds_s1_translator|                                                                        ; 5 (5)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 13 (13)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                                      ; soc_system   ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                                      ; soc_system   ;
;          |altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|                                                             ; 20 (20)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter                                                                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                                        ; soc_system   ;
;          |altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|                                                             ; 30 (30)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter                                                                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                                        ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_0_cmd_demux                             ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_0_cmd_demux_002                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                         ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_0_cmd_mux_003                           ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                           ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                         ; 58 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_0_cmd_mux_003                           ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                           ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|                                                                         ; 73 (68)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_0_cmd_mux_003                           ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                           ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                                                                   ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0_router                                ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_002:router_002|                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                               ; soc_system_mm_interconnect_0_router_002                            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_0_rsp_demux_003                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_0_rsp_demux_003                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_007|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_0_rsp_demux_003                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 107 (107)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_0_rsp_mux                               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                         ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_0_rsp_mux_002                           ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 250 (0)             ; 186 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                                                                   ; 33 (33)             ; 135 (135)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                              ; soc_system   ;
;          |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                         ; soc_system   ;
;          |altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|                                           ; 173 (173)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator                                                                                                                                                                                                                                                                               ; altera_merlin_master_translator                                    ; soc_system   ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                                                                        ; 43 (8)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                          ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 35 (35)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                                   ; soc_system   ;
;       |soc_system_nios2_gen2_0:nios2_gen2_0|                                                                                            ; 1539 (1)            ; 1763 (39)                 ; 64640             ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; soc_system_nios2_gen2_0                                            ; soc_system   ;
;          |soc_system_nios2_gen2_0_cpu:cpu|                                                                                              ; 1538 (1365)         ; 1724 (1390)               ; 64640             ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; soc_system_nios2_gen2_0_cpu                                        ; soc_system   ;
;             |soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|                                                    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                     ; soc_system_nios2_gen2_0_cpu_bht_module                             ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                                         ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                            ; altsyncram_pdj1                                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data|                                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                             ; soc_system_nios2_gen2_0_cpu_dc_data_module                         ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                                         ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                    ; altsyncram_4kl1                                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag|                                              ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                               ; soc_system_nios2_gen2_0_cpu_dc_tag_module                          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                                         ; work         ;
;                   |altsyncram_5pi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated                                                                                                                                                                                                      ; altsyncram_5pi1                                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim|                                        ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                         ; soc_system_nios2_gen2_0_cpu_dc_victim_module                       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                                         ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                ; altsyncram_baj1                                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                             ; soc_system_nios2_gen2_0_cpu_ic_data_module                         ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                                         ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                    ; altsyncram_spj1                                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|                                              ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                               ; soc_system_nios2_gen2_0_cpu_ic_tag_module                          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                                         ; work         ;
;                   |altsyncram_tgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                                                      ; altsyncram_tgj1                                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|                                           ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                            ; soc_system_nios2_gen2_0_cpu_mult_cell                              ; soc_system   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                         ; altera_mult_add                                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                                            ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                                              ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                         ; altera_mult_add                                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                                            ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                                              ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                         ; altera_mult_add                                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                                            ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                                              ; work         ;
;             |soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|                                           ; 173 (8)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; soc_system_nios2_gen2_0_cpu_nios2_oci                              ; soc_system   ;
;                |soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|                    ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; soc_system_nios2_gen2_0_cpu_debug_slave_wrapper                    ; soc_system   ;
;                   |sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy|                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                                             ; work         ;
;                   |soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|                   ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; soc_system_nios2_gen2_0_cpu_debug_slave_sysclk                     ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                            ; work         ;
;                   |soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|                         ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; soc_system_nios2_gen2_0_cpu_debug_slave_tck                        ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                            ; work         ;
;                |soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|                          ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; soc_system_nios2_gen2_0_cpu_nios2_avalon_reg                       ; soc_system   ;
;                |soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|                            ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; soc_system_nios2_gen2_0_cpu_nios2_oci_break                        ; soc_system   ;
;                |soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|                            ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; soc_system_nios2_gen2_0_cpu_nios2_oci_debug                        ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                                            ; work         ;
;                |soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|                                  ; 85 (85)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; soc_system_nios2_gen2_0_cpu_nios2_ocimem                           ; soc_system   ;
;                   |soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module                   ; soc_system   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                         ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; soc_system_nios2_gen2_0_cpu_register_bank_a_module                 ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                                         ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                    ; altsyncram_voi1                                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b|                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; soc_system_nios2_gen2_0_cpu_register_bank_b_module                 ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                                         ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                    ; altsyncram_voi1                                                    ; work         ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 37 (1)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_onchip_memory2_0                                        ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                                         ; work         ;
;             |altsyncram_aqn1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_aqn1                                                    ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                        ; decode_8la                                                         ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                              ; mux_5hb                                                            ; work         ;
;       |soc_system_pio_leds:pio_leds|                                                                                                    ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_pio_leds:pio_leds                                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_pio_leds                                                ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 215          ; 4096         ; 215          ; 880640  ; None                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 12           ; 1024         ; 12           ; 12288   ; None                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 25           ; 128          ; 25           ; 3200    ; None                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; soc_system_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                              ; IP Include File                                                                    ;
+--------+---------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                    ;                                                                                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                ;                                                                                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                      ;                                                                                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                    ;                                                                                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                      ;                                                                                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nsq:auto_generated|sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c:mgl_prim1                                                     ;                                                                                    ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_address_span_extender    ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_address_span_extender:address_span_extender_0                                                                                                                                                                                                                                                                                                                     ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; FIFO                            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst                                                                                                                                                                                                                                                                    ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; FIFO                            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_hps                      ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                   ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_hps_io                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                    ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                         ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                       ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                           ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent                                                                                                                                                                                                                                                    ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                           ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                                               ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:camera_interface_0_m0_agent                                                                                                                                                                                                                                                                    ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_interface_0_m0_translator                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent                                                                                                                                                                                                                                                                     ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_interface_0_s0_translator                                                                                                                                                                                                                                                           ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                              ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent                                                                                                                                                                                                                                               ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator                                                                                                                                                                                                                                     ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter                                                                                                                                                                                                                                                              ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator                                                                                                                                                                                                                                                              ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                             ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                   ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                 ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                            ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                       ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                              ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                    ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                     ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                       ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                             ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent                                                                                                                                                                                                                                                                               ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator                                                                                                                                                                                                                                                                     ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_007                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_008                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_009                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_010:router_010                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                              ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                      ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                           ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                                                  ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                           ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                              ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                     ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator                                                                                                                                                                                                                                                           ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                                                                                        ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                                                                                                                                                                                          ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                              ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                     ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                     ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                              ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                      ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                        ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                  ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                      ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                        ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                      ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                      ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                     ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                       ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                         ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                           ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                         ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                       ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                           ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                               ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                       ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                             ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                           ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                               ;                                                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                                                    ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                             ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_pio_leds:pio_leds                                                                                                                                                                                                                                                                                                                                             ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                   ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                               ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                               ; C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/soc_system.qsys ;
+--------+---------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|i2c_core:core|p_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+-----------------+
; Name              ; p_state.s_WrAck_D ; p_state.s_WrAck_C ; p_state.s_WrAck_B ; p_state.s_WrAck_A ; p_state.s_Wr_E ; p_state.s_Wr_D ; p_state.s_Wr_C ; p_state.s_Wr_B ; p_state.s_Wr_A ; p_state.s_RdAck_E ; p_state.s_RdAck_D ; p_state.s_RdAck_C ; p_state.s_RdAck_B ; p_state.s_RdAck_A ; p_state.s_Rd_F ; p_state.s_Rd_E ; p_state.s_Rd_D ; p_state.s_Rd_C ; p_state.s_Rd_B ; p_state.s_Rd_A ; p_state.s_Stop_C ; p_state.s_Stop_B ; p_state.s_Stop_A ; p_state.s_Start_D ; p_state.s_Start_C ; p_state.s_Start_B ; p_state.s_Start_A ; p_state.s_DoneAck ; p_state.s_Done ; p_state.s_Idle ; p_state.s_Reset ;
+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+-----------------+
; p_state.s_Reset   ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0               ;
; p_state.s_Idle    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1              ; 1               ;
; p_state.s_Done    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1              ; 0              ; 1               ;
; p_state.s_DoneAck ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0              ; 0              ; 1               ;
; p_state.s_Start_A ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Start_B ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Start_C ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Start_D ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Stop_A  ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Stop_B  ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Stop_C  ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Rd_A    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Rd_B    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Rd_C    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Rd_D    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Rd_E    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Rd_F    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_RdAck_A ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_RdAck_B ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_RdAck_C ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_RdAck_D ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_RdAck_E ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Wr_A    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Wr_B    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Wr_C    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Wr_D    ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_Wr_E    ; 0                 ; 0                 ; 0                 ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_WrAck_A ; 0                 ; 0                 ; 0                 ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_WrAck_B ; 0                 ; 0                 ; 1                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_WrAck_C ; 0                 ; 1                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
; p_state.s_WrAck_D ; 1                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state                                                                                    ;
+-----------------------------------+----------------------------------+---------------------------------+-----------------------+----------------------------------+-----------------------------------+----------------------+
; Name                              ; reg_state.STATE_LINE_FRAME_BLANK ; reg_state.STATE_LINE_LINE_BLANK ; reg_state.STATE_VALID ; reg_state.STATE_FRAME_LINE_BLANK ; reg_state.STATE_FRAME_FRAME_BLANK ; reg_state.STATE_IDLE ;
+-----------------------------------+----------------------------------+---------------------------------+-----------------------+----------------------------------+-----------------------------------+----------------------+
; reg_state.STATE_IDLE              ; 0                                ; 0                               ; 0                     ; 0                                ; 0                                 ; 0                    ;
; reg_state.STATE_FRAME_FRAME_BLANK ; 0                                ; 0                               ; 0                     ; 0                                ; 1                                 ; 1                    ;
; reg_state.STATE_FRAME_LINE_BLANK  ; 0                                ; 0                               ; 0                     ; 1                                ; 0                                 ; 1                    ;
; reg_state.STATE_VALID             ; 0                                ; 0                               ; 1                     ; 0                                ; 0                                 ; 1                    ;
; reg_state.STATE_LINE_LINE_BLANK   ; 0                                ; 1                               ; 0                     ; 0                                ; 0                                 ; 1                    ;
; reg_state.STATE_LINE_FRAME_BLANK  ; 1                                ; 0                               ; 0                     ; 0                                ; 0                                 ; 1                    ;
+-----------------------------------+----------------------------------+---------------------------------+-----------------------+----------------------------------+-----------------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|STATE ;
+---------------------+---------------------+--------------------+------------------------------------------------------------------------------+
; Name                ; STATE.WAITING_WRITE ; STATE.WAITING_DATA ; STATE.IDLE                                                                   ;
+---------------------+---------------------+--------------------+------------------------------------------------------------------------------+
; STATE.IDLE          ; 0                   ; 0                  ; 0                                                                            ;
; STATE.WAITING_DATA  ; 0                   ; 1                  ; 1                                                                            ;
; STATE.WAITING_WRITE ; 1                   ; 0                  ; 1                                                                            ;
+---------------------+---------------------+--------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 88                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][94]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][94]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][94]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][94]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][94]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][94]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][94]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][94]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][94]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][94]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][94]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][94]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[10..31]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|altera_address_span_extender:address_span_extender_0|window_index[0][31]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|altera_address_span_extender:address_span_extender_0|window_index[0][30]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|altera_address_span_extender:address_span_extender_0|window_index[0][29]                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|altera_address_span_extender:address_span_extender_0|window_index[0][28]                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[10..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][94]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[29,30]                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                    ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iFrameSent[1..6]                                                                                                                                                                                                                                                                              ; Merged with soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iFrameSent[7]                                                                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..27]                                                                                                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[28]                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:camera_interface_0_m0_agent|hold_waitrequest                                                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_interface_0_s0_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|hold_waitrequest                                                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][115]                                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][115]                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][115]                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][115]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][115]                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][115]                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][115]                                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..28]                                                                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[0]                                                                                                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[1]                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][74]                                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][75]                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iFrameSent[7]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[28]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][83]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..9]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..9]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..9]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..9]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..9]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..9]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..9]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][83]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][83]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][83]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][83]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][83]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][75]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][75]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][74]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][75]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][74]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][75]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][74]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][75]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][74]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][109]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][109]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][109]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][109]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][109]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][109]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][109]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][109]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][109]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][109]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][109]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][109]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][109]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][17]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][16]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][15]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][14]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][13]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][12]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][11]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|startAddr_bridge[28..31]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[28]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[24]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[23]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[22]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[21]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[20]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[19]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[18]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[17]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[16]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[15]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[14]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[13]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[10]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][17]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][16]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][15]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][14]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][13]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][12]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[3]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][11]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 872                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][19],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][17],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][16],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][15],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][14],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][13],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][12],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][11],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[28],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[25],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[24],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[23],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[22],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[21],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[20],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[19],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[18],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[17],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[16],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[15],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[14],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[13],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[12],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[11],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][19],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[10],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[9],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][17],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[8],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][16],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[7],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][15],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[6],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][14],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[5],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][13],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[4],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][12],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[3],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][11],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[2],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][60],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][75]                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][75],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][74],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][75],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][74],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][75],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][74],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][75],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][74],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ;
; soc_system:u0|altera_address_span_extender:address_span_extender_0|window_index[0][31]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][109],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][109],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][109],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][109],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][109],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][109],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][109],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][109],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][109],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][109],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][109],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][109],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][109],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][109],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][109],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|startAddr_bridge[31],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|startAddr_bridge[30],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|startAddr_bridge[29],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|startAddr_bridge[28]                                                                                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                          ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][94],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][94],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][94],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][94],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][94],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][94],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][94],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][94],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][94],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][94],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][94],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][94],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][94],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][94]                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][83],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][83],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][83],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][83],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][83],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][83],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][83],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][83],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][83],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][83],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][83],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][83],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[28]                                                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][95],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                          ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][95],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][95],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                   ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[31]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[30]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[29]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[28]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[27]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[26]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[25]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[24]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[23]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[22]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[20]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[19]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[18]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[17]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[16]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[15]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[14]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[13]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[12]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[11]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[10]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[21]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                          ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                          ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6276  ;
; Number of registers using Synchronous Clear  ; 498   ;
; Number of registers using Synchronous Load   ; 923   ;
; Number of registers using Asynchronous Clear ; 4003  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3533  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|soc_system_pio_leds:pio_leds|data_out[1]                                                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_pio_leds:pio_leds|data_out[3]                                                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_pio_leds:pio_leds|data_out[5]                                                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_pio_leds:pio_leds|data_out[7]                                                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|push_state                                                                                                                                                                                                                             ; 21      ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 57      ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 24      ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                 ; 8       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|datalength_bridge[18]                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|datalength_bridge[15]                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|datalength_bridge[13]                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|datalength_bridge[12]                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                 ; 7       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iCamLength[12]                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iCamLength[18]                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iCamLength[15]                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iCamLength[13]                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 145     ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                    ; 5       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                 ; 8       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|i2c_interface:i2c_0|i2c_core:core|scl_out                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|i2c_interface:i2c_0|i2c_core:core|sda_out                                                                                                                                                                                                                                                                         ; 1       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                 ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                 ; 2       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                 ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; soc_system:u0|i2c_interface:i2c_0|i2c_clkgen:clkgen|i_clk_out                                                                                                                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                          ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; soc_system:u0|i2c_interface:i2c_0|i_clkdiv_reg[7]                                                                                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|i2c_interface:i2c_0|i_clkdiv_reg[0]                                                                                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|i2c_interface:i2c_0|i_clkdiv_reg[1]                                                                                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                        ; 1       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[26]                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[18]                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                               ; 8       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_config[0]                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_config[0]                                                                                                                                                                                                                            ; 3       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_frame_blank_config[0]                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_line_blank_config[0]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 75                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|i_read_reg                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|count[1]                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|readdata[6]                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|readdata[4]                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|readdata[2]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|i2c_core:core|i_ctr[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter|data_reg[10]                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|d_byteenable[1]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[8]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_interface_0_s0_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_st_data[26]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[11]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|d_writedata[10]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|address_register[29]                                                                                                                                                                                                      ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|address_register[16]                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_inst_result[14]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                             ;
; 9:1                ; 9 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[8]                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_line_blank_counter[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_frame_blank_counter[1]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[26]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 25 bits   ; 75 LEs        ; 50 LEs               ; 25 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                                                                                                                                 ;
; 17:1               ; 24 bits   ; 264 LEs       ; 0 LEs                ; 264 LEs                ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|avs_s0_readdata[18]                                                                                                                                                                                                                                                                       ;
; 17:1               ; 7 bits    ; 77 LEs        ; 42 LEs               ; 35 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|avs_s0_readdata[3]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|datalength_bridge[1]                                                                                                                                                                                                                                                                    ;
; 5:1                ; 58 bits   ; 174 LEs       ; 0 LEs                ; 174 LEs                ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|avm_m0_writedata[7]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_frame_blank_counter[0]                                                                                                                                                                                                                                                                ;
; 6:1                ; 55 bits   ; 220 LEs       ; 0 LEs                ; 220 LEs                ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|startAddr_bridge[31]                                                                                                                                                                                                                                                                    ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                               ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_counter[1]                                                                                                                                                                                                                                                                 ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_counter[4]                                                                                                                                                                                                                                                                     ;
; 10:1               ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_counter[9]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|datalength_bridge[18]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_rot[1]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[3]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|mux_5hb:mux2|l2_w10_n0_mux_dataout                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_rot_step1[25]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|src_data[98]                                                                                                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[29]                                                                                                                                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_src2_reg[20]                                                                                                                                                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|Selector0                                                                                                                                                                                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|i2c_core:core|p_state                                                                                                                                                                                                                                                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|i2c_core:core|p_state                                                                                                                                                                                                                                                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|i2c_interface:i2c_0|i2c_core:core|p_state                                                                                                                                                                                                                                                                                                                   ;
; 22:1               ; 6 bits    ; 84 LEs        ; 36 LEs               ; 48 LEs                 ; No         ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|Selector5                                                                                                                                                                                                                                                                                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                    ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                       ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_address_span_extender:address_span_extender_0 ;
+----------------------+------------------------------------------------------------------+-----------------------+
; Parameter Name       ; Value                                                            ; Type                  ;
+----------------------+------------------------------------------------------------------+-----------------------+
; DATA_WIDTH           ; 32                                                               ; Signed Integer        ;
; BYTEENABLE_WIDTH     ; 4                                                                ; Signed Integer        ;
; MASTER_ADDRESS_WIDTH ; 32                                                               ; Signed Integer        ;
; SLAVE_ADDRESS_WIDTH  ; 26                                                               ; Signed Integer        ;
; SLAVE_ADDRESS_SHIFT  ; 2                                                                ; Signed Integer        ;
; BURSTCOUNT_WIDTH     ; 7                                                                ; Signed Integer        ;
; CNTL_ADDRESS_WIDTH   ; 1                                                                ; Signed Integer        ;
; SUB_WINDOW_COUNT     ; 1                                                                ; Signed Integer        ;
; MASTER_ADDRESS_DEF   ; 0000000000000000000000000000000000110000000000000000000000000000 ; Unsigned Binary       ;
+----------------------+------------------------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                             ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                   ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_f391 ; Untyped                                                                                                                                          ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_q6q1 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; pix_depth      ; 12    ; Signed Integer                                                                                ;
; max_width      ; 640   ; Signed Integer                                                                                ;
; max_height     ; 480   ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                           ;
; S2F_Width      ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                        ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                        ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                        ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                  ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                  ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; soc_system_onchip_memory2_0.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 32                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 15                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32768                           ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; soc_system_onchip_memory2_0.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 32768                           ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_aqn1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_interface_0_m0_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_interface_0_s0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 26    ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 7     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 9     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:camera_interface_0_m0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 2     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 68    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 56    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 9     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_005|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_007|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_008|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_009|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_010:router_010|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                              ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                              ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                              ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 56    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 55    ; Signed Integer                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                          ;
; ST_DATA_W      ; 87    ; Signed Integer                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                     ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 55    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 56    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 58    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 59    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 61    ; Signed Integer                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 62    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 63    ; Signed Integer                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 84    ; Signed Integer                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 86    ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                     ;
; IN_ST_DATA_W                  ; 87    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                     ;
; OUT_ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                     ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 82    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 83    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 85    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 86    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 88    ; Signed Integer                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 109   ; Signed Integer                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 110   ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 89    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 90    ; Signed Integer                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 111   ; Signed Integer                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 113   ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                     ;
; IN_ST_DATA_W                  ; 114   ; Signed Integer                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                                     ;
; OUT_ST_DATA_W                 ; 87    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 7     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 9     ; Signed Integer                                                                                                                                         ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 30    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 8     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 10    ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 93    ; Signed Integer                                                                                                                                 ;
; PKT_QOS_L                 ; 93    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_H               ; 103   ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_L               ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 96    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 96    ; Signed Integer                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 106   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 108   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 9     ; Signed Integer                                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 106   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 108   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 10    ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 110   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 15    ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                        ;
+-------------------------------------------------+---------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                               ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 215                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 215                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                   ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                ; Untyped        ;
; sld_segment_size                                ; 4096                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                ; String         ;
; sld_inversion_mask_length                       ; 26                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000                                          ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 215                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                   ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                           ;
; Entity Instance            ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 12                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo           ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo           ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                             ;
; Entity Instance            ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                    ;
; Entity Instance                           ; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                   ;
;     -- NUMWORDS_A                         ; 32768                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                               ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                         ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                      ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                         ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_010:router_010|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_interface_0_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_interface_0_s0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:camera_interface_0_m0_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_interface_0_s0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_interface_0_m0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                   ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; rdusedw      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; q[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_address_span_extender:address_span_extender_0" ;
+---------------------+--------+----------+------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                              ;
+---------------------+--------+----------+------------------------------------------------------+
; avs_cntl_address    ; Input  ; Info     ; Stuck at GND                                         ;
; avs_cntl_read       ; Input  ; Info     ; Stuck at GND                                         ;
; avs_cntl_readdata   ; Output ; Info     ; Explicitly unconnected                               ;
; avs_cntl_write      ; Input  ; Info     ; Stuck at GND                                         ;
; avs_cntl_writedata  ; Input  ; Info     ; Stuck at GND                                         ;
; avs_cntl_byteenable ; Input  ; Info     ; Stuck at GND                                         ;
+---------------------+--------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0"                                                                                                                        ;
+--------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                   ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; cmos_sensor_output_generator_0_cmos_sensor_data        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_sensor_output_generator_0_cmos_sensor_frame_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_sensor_output_generator_0_cmos_sensor_line_valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 215                 ; 215              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition          ;
+------------------------------------------------------+-------+
; Type                                                 ; Count ;
+------------------------------------------------------+-------+
; arriav_ff                                            ; 3061  ;
;     CLR                                              ; 638   ;
;     CLR SCLR                                         ; 24    ;
;     CLR SLD                                          ; 19    ;
;     ENA                                              ; 147   ;
;     ENA CLR                                          ; 1384  ;
;     ENA CLR SCLR                                     ; 176   ;
;     ENA CLR SCLR SLD                                 ; 43    ;
;     ENA CLR SLD                                      ; 392   ;
;     ENA SCLR                                         ; 61    ;
;     ENA SCLR SLD                                     ; 41    ;
;     ENA SLD                                          ; 9     ;
;     SLD                                              ; 30    ;
;     plain                                            ; 97    ;
; arriav_hps_interface_boot_from_fpga                  ; 1     ;
; arriav_hps_interface_clocks_resets                   ; 1     ;
; arriav_hps_interface_dbg_apb                         ; 1     ;
; arriav_hps_interface_fpga2hps                        ; 1     ;
; arriav_hps_interface_fpga2sdram                      ; 1     ;
; arriav_hps_interface_hps2fpga                        ; 1     ;
; arriav_hps_interface_tpiu_trace                      ; 1     ;
; arriav_io_obuf                                       ; 19    ;
; arriav_lcell_comb                                    ; 3068  ;
;     arith                                            ; 464   ;
;         0 data inputs                                ; 9     ;
;         1 data inputs                                ; 310   ;
;         2 data inputs                                ; 85    ;
;         3 data inputs                                ; 57    ;
;         4 data inputs                                ; 3     ;
;     extend                                           ; 22    ;
;         7 data inputs                                ; 22    ;
;     normal                                           ; 2573  ;
;         0 data inputs                                ; 2     ;
;         1 data inputs                                ; 55    ;
;         2 data inputs                                ; 339   ;
;         3 data inputs                                ; 376   ;
;         4 data inputs                                ; 465   ;
;         5 data inputs                                ; 620   ;
;         6 data inputs                                ; 716   ;
;     shared                                           ; 9     ;
;         2 data inputs                                ; 9     ;
; arriav_mac                                           ; 3     ;
; blackbox                                             ; 1     ;
;                 oc_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                        ; 446   ;
; stratixv_ram_block                                   ; 427   ;
;                                                      ;       ;
; Max LUT depth                                        ; 8.00  ;
; Average LUT depth                                    ; 2.72  ;
+------------------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 46                                               ;
; arriav_ddio_in                     ; 32                                               ;
; arriav_ddio_oe                     ; 4                                                ;
; arriav_ddio_out                    ; 252                                              ;
; arriav_delay_chain                 ; 124                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 4                                                ;
; arriav_dqs_delay_chain             ; 4                                                ;
; arriav_dqs_enable_ctrl             ; 4                                                ;
; arriav_ff                          ; 36                                               ;
;     plain                          ; 36                                               ;
; arriav_hps_peripheral_emac         ; 1                                                ;
; arriav_hps_peripheral_gpio         ; 1                                                ;
; arriav_hps_peripheral_i2c          ; 2                                                ;
; arriav_hps_peripheral_sdmmc        ; 1                                                ;
; arriav_hps_peripheral_spi_master   ; 1                                                ;
; arriav_hps_peripheral_uart         ; 1                                                ;
; arriav_hps_peripheral_usb          ; 1                                                ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 40                                               ;
; arriav_io_ibuf                     ; 36                                               ;
; arriav_io_obuf                     ; 71                                               ;
; arriav_ir_fifo_userdes             ; 32                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 40                                               ;
; arriav_lfifo                       ; 4                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 32                                               ;
; arriav_vfifo                       ; 4                                                ;
; boundary_port                      ; 120                                              ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 5                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; Top                                   ; 00:00:13     ;
; soc_system_hps_0_hps_io_border:border ; 00:00:01     ;
; pzdyqx:nabboc                         ; 00:00:01     ;
+---------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                     ; Details                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|BUFFER_FIFO_EMPTY_o                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|cmpr_906:rdempty_eq_comp|aneb_result_wire[0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|BUFFER_FIFO_EMPTY_o                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|cmpr_906:rdempty_eq_comp|aneb_result_wire[0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|BUFFER_FIFO_RREQ_i                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|BUFFER_FIFO_RREQ_o                                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|BUFFER_FIFO_RREQ_i                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst|BUFFER_FIFO_RREQ_o                                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[0]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[0]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[10]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[10]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[11]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[11]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[1]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[1]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[2]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[2]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[3]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[3]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[4]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[4]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[5]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[5]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[6]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[6]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[7]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[7]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[8]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[8]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[9]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|data[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|data_bridge[9]                                                                                                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[0]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[0]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[10]           ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[10]           ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[11]           ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[11]           ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[1]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[1]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[2]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[2]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[3]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[3]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[4]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[4]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[5]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[5]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[6]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[6]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[7]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[7]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[8]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[8]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[9]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|q[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram|q_b[9]            ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[0] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[0] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[1] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[1] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[2] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[2] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[3] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[3] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[4] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[4] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[5] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[5] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[6] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[6] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[7] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[7] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[8] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[8] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[9] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|usedw[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter|counter_reg_bit[9] ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[0]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[0]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[10]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[10]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[11]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[11]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[12]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[12]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[13]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[13]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[14]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[14]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[15]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[15]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[1]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[1]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[2]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[2]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[3]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[3]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[4]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[4]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[5]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[5]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[6]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[6]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[7]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[7]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[8]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[8]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[9]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|data[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[9]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[0]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[0]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[10]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[10]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[11]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[11]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[12]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[12]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[13]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[13]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[14]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[14]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[15]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[15]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[16]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[16]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[17]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[17]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[18]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[18]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[19]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[19]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[1]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[1]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[20]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[20]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[21]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[21]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[22]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[22]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[23]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[23]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[24]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[24]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[25]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[25]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[26]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[26]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[27]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[27]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[28]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[28]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[29]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[29]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[2]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[2]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[30]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[30]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[31]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[31]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[3]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[3]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[4]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[4]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[5]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[5]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[6]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[6]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[7]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[7]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[8]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[8]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[9]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|q[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[9]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~1                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~1                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~5                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~5                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~9                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~9                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~13                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~13                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~17                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~17                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~21                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~21                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~25                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~25                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~29                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~29                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~33                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|rdusedw[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|op_1~33                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|wrreq      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|buffer_write                                                                                                                                 ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|wrreq      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|buffer_write                                                                                                                                 ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[0]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[0]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[10]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[10]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[11]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[11]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[12]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[12]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[13]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[13]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[14]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[14]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[15]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[15]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[16]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[16]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[17]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[17]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[18]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[18]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[19]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[19]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[1]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[1]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[20]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[20]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[21]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[21]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[22]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[22]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[23]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[23]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[24]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[24]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[25]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[25]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[26]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[26]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[27]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[27]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[28]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[28]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[29]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[29]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[2]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[2]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[30]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[30]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[31]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[31]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[3]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[3]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[4]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[4]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[5]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[5]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[6]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[6]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[7]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[7]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[8]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[8]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[9]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|DATA_o[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram|q_b[9]                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[0]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[0]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[10]                                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[10]                                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[11]                                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[11]                                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[1]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[1]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[2]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[2]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[3]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[3]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[4]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[4]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[5]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[5]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[6]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[6]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[7]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[7]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[8]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[8]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[9]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_D[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_D[9]                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_FVAL                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_FVAL                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_FVAL                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_FVAL                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_LVAL                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_LVAL                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_LVAL                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_LVAL                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_PIXCLK                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_PIXCLK                                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|GPIO_1_D5M_PIXCLK                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1_D5M_PIXCLK                                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|STATE                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|STATE                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|STATE                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|STATE                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|bayer_fifo_pop                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|bayer_fifo_pop~0                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|bayer_fifo_pop                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|bayer_fifo_pop~0                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|bayer_fifo_push                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|bayer_fifo_push                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|bayer_fifo_push                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|bayer_fifo_push                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|buffer_write                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|buffer_write                                                                                                                                 ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|buffer_write                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|buffer_write                                                                                                                                 ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|color_ready                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|color_ready                                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|color_ready                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|color_ready                                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|csi_clk                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|csi_clk                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_col_counter[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_col_counter[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_col_counter[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_col_counter[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_col_counter[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_col_counter[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_col_counter[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_col_counter[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[10]                                                                                                                 ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[10]                                                                                                                 ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[11]                                                                                                                 ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[11]                                                                                                                 ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[8]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[8]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[9]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|downsampling_row_counter[9]                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[0]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[0]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[10]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[10]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[11]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[11]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[12]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[12]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[13]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[13]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[14]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[14]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[15]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[15]                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[16]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[16]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[17]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[17]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[18]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[18]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[19]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[19]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[1]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[1]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[20]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[20]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[21]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[21]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[22]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[22]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[23]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[23]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[24]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[24]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[25]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[25]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[26]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[26]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[27]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[27]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[28]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[28]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[29]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[29]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[2]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[2]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[30]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[30]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[31]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[31]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[3]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[3]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[4]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[4]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[5]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[5]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[6]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[6]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[7]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[7]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[8]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[8]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[9]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|output_color[9]                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|pixel_valid                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|pixel_valid                                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|pixel_valid                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|pixel_valid                                                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|push_state                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|push_state~_wirecell                                                                                                                         ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|push_state                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|push_state~_wirecell                                                                                                                         ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|rsi_reset_n                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~_wirecell                                                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|rsi_reset_n                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~_wirecell                                                                                                                                                             ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|start_i                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iCamStart[0]                                                                                                                                          ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|start_i                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iCamStart[0]                                                                                                                                          ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|stop_i                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iCamStop[0]                                                                                                                                           ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|stop_i                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst|iCamStop[0]                                                                                                                                           ; N/A                                                                                                                                                            ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|valid_row                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|valid_row                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|csi_clk                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jan 01 21:31:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "soc_system.qsys"
Info (12250): 2022.01.01.21:32:12 Progress: Loading quartus/soc_system.qsys
Info (12250): 2022.01.01.21:32:13 Progress: Reading input file
Info (12250): 2022.01.01.21:32:14 Progress: Adding address_span_extender_0 [altera_address_span_extender 18.1]
Info (12250): 2022.01.01.21:32:15 Progress: Parameterizing module address_span_extender_0
Info (12250): 2022.01.01.21:32:15 Progress: Adding camera_interface_0 [camera_interface 2.0]
Info (12250): 2022.01.01.21:32:15 Progress: Parameterizing module camera_interface_0
Info (12250): 2022.01.01.21:32:15 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2022.01.01.21:32:15 Progress: Parameterizing module clk_0
Info (12250): 2022.01.01.21:32:15 Progress: Adding cmos_sensor_output_generator_0 [cmos_sensor_output_generator 15.1]
Info (12250): 2022.01.01.21:32:15 Progress: Parameterizing module cmos_sensor_output_generator_0
Info (12250): 2022.01.01.21:32:15 Progress: Adding hps_0 [altera_hps 18.1]
Info (12250): 2022.01.01.21:32:17 Progress: Parameterizing module hps_0
Info (12250): 2022.01.01.21:32:17 Progress: Adding i2c_0 [i2c 15.1]
Info (12250): 2022.01.01.21:32:17 Progress: Parameterizing module i2c_0
Info (12250): 2022.01.01.21:32:17 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2022.01.01.21:32:17 Progress: Parameterizing module jtag_uart_0
Info (12250): 2022.01.01.21:32:17 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2022.01.01.21:32:17 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2022.01.01.21:32:17 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2022.01.01.21:32:17 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2022.01.01.21:32:17 Progress: Adding pio_leds [altera_avalon_pio 18.1]
Info (12250): 2022.01.01.21:32:17 Progress: Parameterizing module pio_leds
Info (12250): 2022.01.01.21:32:17 Progress: Building connections
Info (12250): 2022.01.01.21:32:17 Progress: Parameterizing connections
Info (12250): 2022.01.01.21:32:17 Progress: Validating
Info (12250): 2022.01.01.21:32:30 Progress: Done reading input file
Warning (12251): Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info (12250): Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info (12250): Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide.
Info (12250): Address_span_extender_0: "soc_system" instantiated altera_address_span_extender "address_span_extender_0"
Info (12250): Camera_interface_0: "soc_system" instantiated camera_interface "camera_interface_0"
Info (12250): Cmos_sensor_output_generator_0: "soc_system" instantiated cmos_sensor_output_generator "cmos_sensor_output_generator_0"
Info (12250): Hps_0: "Running  for module: hps_0"
Warning (12251): Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps_0: "soc_system" instantiated altera_hps "hps_0"
Info (12250): I2c_0: "soc_system" instantiated i2c "i2c_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec X:/quartus/18.1/quartus/bin64/perl/bin/perl.exe -I X:/quartus/18.1/quartus/bin64/perl/lib -I X:/quartus/18.1/quartus/sopc_builder/bin/europa -I X:/quartus/18.1/quartus/sopc_builder/bin/perl_lib -I X:/quartus/18.1/quartus/sopc_builder/bin -I X:/quartus/18.1/quartus/../ip/altera/sopc_builder_ip/common -I X:/quartus/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- X:/quartus/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/test/AppData/Local/Temp/alt8993_2138670273037850578.dir/0006_jtag_uart_0_gen/ --quartus_dir=X:/quartus/18.1/quartus --verilog --config=C:/Users/test/AppData/Local/Temp/alt8993_2138670273037850578.dir/0006_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info (12250): Jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "soc_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec X:/quartus/18.1/quartus/bin64/perl/bin/perl.exe -I X:/quartus/18.1/quartus/bin64/perl/lib -I X:/quartus/18.1/quartus/sopc_builder/bin/europa -I X:/quartus/18.1/quartus/sopc_builder/bin/perl_lib -I X:/quartus/18.1/quartus/sopc_builder/bin -I X:/quartus/18.1/quartus/../ip/altera/sopc_builder_ip/common -I X:/quartus/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- X:/quartus/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/test/AppData/Local/Temp/alt8993_2138670273037850578.dir/0007_onchip_memory2_0_gen/ --quartus_dir=X:/quartus/18.1/quartus --verilog --config=C:/Users/test/AppData/Local/Temp/alt8993_2138670273037850578.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pio_leds: Starting RTL generation for module 'soc_system_pio_leds'
Info (12250): Pio_leds:   Generation command is [exec X:/quartus/18.1/quartus/bin64/perl/bin/perl.exe -I X:/quartus/18.1/quartus/bin64/perl/lib -I X:/quartus/18.1/quartus/sopc_builder/bin/europa -I X:/quartus/18.1/quartus/sopc_builder/bin/perl_lib -I X:/quartus/18.1/quartus/sopc_builder/bin -I X:/quartus/18.1/quartus/../ip/altera/sopc_builder_ip/common -I X:/quartus/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- X:/quartus/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_leds --dir=C:/Users/test/AppData/Local/Temp/alt8993_2138670273037850578.dir/0008_pio_leds_gen/ --quartus_dir=X:/quartus/18.1/quartus --verilog --config=C:/Users/test/AppData/Local/Temp/alt8993_2138670273037850578.dir/0008_pio_leds_gen//soc_system_pio_leds_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_leds: Done RTL generation for module 'soc_system_pio_leds'
Info (12250): Pio_leds: "soc_system" instantiated altera_avalon_pio "pio_leds"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec X:/Quartus/18.1/quartus/bin64//eperlcmd.exe -I X:/Quartus/18.1/quartus/bin64//perl/lib -I X:/quartus/18.1/quartus/sopc_builder/bin/europa -I X:/quartus/18.1/quartus/sopc_builder/bin/perl_lib -I X:/quartus/18.1/quartus/sopc_builder/bin -I X:/quartus/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I X:/quartus/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I X:/quartus/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I X:/quartus/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- X:/quartus/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/Users/test/AppData/Local/Temp/alt8993_2138670273037850578.dir/0012_cpu_gen/ --quartus_bindir=X:/Quartus/18.1/quartus/bin64/ --verilog --config=C:/Users/test/AppData/Local/Temp/alt8993_2138670273037850578.dir/0012_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.01.01 21:33:25 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.01.01 21:33:25 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.01.01 21:33:25 (*)   Couldn't query license setup in Quartus directory X:/Quartus/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.01.01 21:33:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.01.01 21:33:25 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.01.01 21:33:25 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.01.01 21:33:25 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2022.01.01 21:33:26 (*)   Couldn't query license setup in Quartus directory X:/Quartus/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.01.01 21:33:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.01.01 21:33:26 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.01.01 21:33:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2022.01.01 21:33:26 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.01.01 21:33:26 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.01.01 21:33:26 (*)     Testbench
Info (12250): Cpu: # 2022.01.01 21:33:26 (*)     Instruction decoding
Info (12250): Cpu: # 2022.01.01 21:33:26 (*)       Instruction fields
Info (12250): Cpu: # 2022.01.01 21:33:26 (*)       Instruction decodes
Info (12250): Cpu: # 2022.01.01 21:33:27 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2022.01.01 21:33:27 (*)       Instruction controls
Info (12250): Cpu: # 2022.01.01 21:33:27 (*)     Pipeline frontend
Info (12250): Cpu: # 2022.01.01 21:33:27 (*)     Pipeline backend
Info (12250): Cpu: # 2022.01.01 21:33:30 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.01.01 21:33:32 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2022.01.01 21:33:32 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
Info (12250): I2c_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "i2c_0_avalon_slave_burst_adapter"
Info (12250): Reusing file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): I2c_0_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "i2c_0_avalon_slave_rsp_width_adapter"
Info (12250): Reusing file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Soc_system: Done "soc_system" with 51 modules, 135 files
Info (12249): Finished elaborating Platform Designer system entity "soc_system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/hdl/d5m_ctrl.vhd
    Info (12022): Found design unit 1: D5M_CONTROLLER-comp File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/D5M_CTRL.vhd Line: 30
    Info (12023): Found entity 1: D5M_CONTROLLER File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/D5M_CTRL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/hdl/d5m_controller_linker.vhd
    Info (12022): Found design unit 1: D5M_CONTROLLER_LINKER-comp2 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/D5M_CONTROLLER_LINKER.vhd Line: 36
    Info (12023): Found entity 1: D5M_CONTROLLER_LINKER File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/D5M_CONTROLLER_LINKER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/hdl/buffer_fifo.vhd
    Info (12022): Found design unit 1: buffer_fifo-SYN File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/Buffer_FIFO.vhd Line: 58
    Info (12023): Found entity 1: Buffer_FIFO File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/Buffer_FIFO.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/hdl/bayer_fifo.vhd
    Info (12022): Found design unit 1: bayer_fifo-SYN File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/Bayer_FIFO.vhd Line: 56
    Info (12023): Found entity 1: Bayer_FIFO File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/Bayer_FIFO.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/hdl/avalon_slave.vhd
    Info (12022): Found design unit 1: D5M_SLAVE-comp0 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/AVALON_SLAVE.vhd Line: 29
    Info (12023): Found entity 1: D5M_SLAVE File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/AVALON_SLAVE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/hdl/avalon_master.vhd
    Info (12022): Found design unit 1: D5M_MASTER-comp1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/AVALON_MASTER.vhd Line: 30
    Info (12023): Found entity 1: D5M_MASTER File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/AVALON_MASTER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/test/documents/epfl/ma1/embedded/lab4/lab_4_v2/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd
    Info (12022): Found design unit 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 125
    Info (12023): Found entity 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v
    Info (12023): Found entity 1: soc_system File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/avalon_master.vhd
    Info (12022): Found design unit 1: D5M_MASTER-comp1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/avalon_master.vhd Line: 30
    Info (12023): Found entity 1: D5M_MASTER File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/avalon_master.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/avalon_slave.vhd
    Info (12022): Found design unit 1: D5M_SLAVE-comp0 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/avalon_slave.vhd Line: 29
    Info (12023): Found entity 1: D5M_SLAVE File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/avalon_slave.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/bayer_fifo.vhd
    Info (12022): Found design unit 1: bayer_fifo-SYN File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/bayer_fifo.vhd Line: 56
    Info (12023): Found entity 1: Bayer_FIFO File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/bayer_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/buffer_fifo.vhd
    Info (12022): Found design unit 1: buffer_fifo-SYN File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/buffer_fifo.vhd Line: 58
    Info (12023): Found entity 1: Buffer_FIFO File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/buffer_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/d5m_controller_linker.vhd
    Info (12022): Found design unit 1: D5M_CONTROLLER_LINKER-comp2 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_controller_linker.vhd Line: 36
    Info (12023): Found entity 1: D5M_CONTROLLER_LINKER File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_controller_linker.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/d5m_ctrl.vhd
    Info (12022): Found design unit 1: D5M_CONTROLLER-comp File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 30
    Info (12023): Found entity 1: D5M_CONTROLLER File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/cmos_sensor_output_generator.vhd
    Info (12022): Found design unit 1: cmos_sensor_output_generator-rtl File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/cmos_sensor_output_generator.vhd Line: 30
    Info (12023): Found entity 1: cmos_sensor_output_generator File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/cmos_sensor_output_generator.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/soc_system/submodules/cmos_sensor_output_generator_constants.vhd
    Info (12022): Found design unit 1: cmos_sensor_output_generator_constants (soc_system) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/cmos_sensor_output_generator_constants.vhd Line: 5
    Info (12022): Found design unit 2: cmos_sensor_output_generator_constants-body File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/cmos_sensor_output_generator_constants.vhd Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_clkgen.vhd
    Info (12022): Found design unit 1: i2c_clkgen-behavioral File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/i2c_clkgen.vhd Line: 36
    Info (12023): Found entity 1: i2c_clkgen File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/i2c_clkgen.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_core.vhd
    Info (12022): Found design unit 1: i2c_core-behavorial File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/i2c_core.vhd Line: 47
    Info (12023): Found entity 1: i2c_core File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/i2c_core.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_interface.vhd
    Info (12022): Found design unit 1: i2c_interface-structural File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd Line: 82
    Info (12023): Found entity 1: i2c_interface File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v
    Info (12023): Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_0_scfifo_w File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_0_scfifo_r File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart_0 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_003 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_001 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_003 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_004 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_006 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_010_default_decode File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_010 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_003 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_001 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_ic_data_module File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: soc_system_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: soc_system_nios2_gen2_0_cpu_bht_module File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: soc_system_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: soc_system_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: soc_system_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: soc_system_nios2_gen2_0_cpu_dc_data_module File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: soc_system_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: soc_system_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: soc_system_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: soc_system_nios2_gen2_0_cpu_nios2_oci File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: soc_system_nios2_gen2_0_cpu File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_mult_cell File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_0 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pio_leds.v
    Info (12023): Found entity 1: soc_system_pio_leds File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_pio_leds.v Line: 21
Info (12127): Elaborating entity "DE0_Nano_SoC_TRDB_D5M_LT24_top_level" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(23): used implicit default value for signal "ADC_CONVST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(24): used implicit default value for signal "ADC_SCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25): used implicit default value for signal "ADC_SDI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(48): used implicit default value for signal "GPIO_0_LT24_ADC_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 48
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(49): used implicit default value for signal "GPIO_0_LT24_ADC_DCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50): used implicit default value for signal "GPIO_0_LT24_ADC_DIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 50
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(53): used implicit default value for signal "GPIO_0_LT24_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(54): used implicit default value for signal "GPIO_0_LT24_D" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55): used implicit default value for signal "GPIO_0_LT24_LCD_ON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(56): used implicit default value for signal "GPIO_0_LT24_RD_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 56
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57): used implicit default value for signal "GPIO_0_LT24_RESET_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(58): used implicit default value for signal "GPIO_0_LT24_RS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(59): used implicit default value for signal "GPIO_0_LT24_WR_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 59
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 225
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "soc_system:u0|altera_address_span_extender:address_span_extender_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 223
Info (12128): Elaborating entity "D5M_CONTROLLER_LINKER" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 244
Info (12128): Elaborating entity "D5M_CONTROLLER" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_controller_linker.vhd Line: 131
Warning (10036): Verilog HDL or VHDL warning at d5m_ctrl.vhd(49): object "rdusedw_sig" assigned a value but never read File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 49
Warning (10492): VHDL Process Statement warning at d5m_ctrl.vhd(124): signal "rsi_reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 124
Warning (10492): VHDL Process Statement warning at d5m_ctrl.vhd(146): signal "STATE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 146
Warning (10631): VHDL Process Statement warning at d5m_ctrl.vhd(144): inferring latch(es) for signal or variable "valid_row", which holds its previous value in one or more paths through the process File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 144
Warning (10492): VHDL Process Statement warning at d5m_ctrl.vhd(188): signal "rsi_reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 188
Warning (10492): VHDL Process Statement warning at d5m_ctrl.vhd(188): signal "STATE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 188
Warning (10631): VHDL Process Statement warning at d5m_ctrl.vhd(186): inferring latch(es) for signal or variable "output_color", which holds its previous value in one or more paths through the process File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Warning (10492): VHDL Process Statement warning at d5m_ctrl.vhd(221): signal "rsi_reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 221
Warning (10492): VHDL Process Statement warning at d5m_ctrl.vhd(221): signal "STATE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 221
Info (10041): Inferred latch for "output_color[16]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[17]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[18]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[19]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[20]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[21]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[22]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[23]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[24]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[25]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[26]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[27]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[28]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[29]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[30]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "output_color[31]" at d5m_ctrl.vhd(186) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 186
Info (10041): Inferred latch for "valid_row" at d5m_ctrl.vhd(144) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 144
Info (12128): Elaborating entity "Bayer_FIFO" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 90
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/bayer_fifo.vhd Line: 91
Info (12130): Elaborated megafunction instantiation "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/bayer_fifo.vhd Line: 91
Info (12133): Instantiated megafunction "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component" with the following parameter: File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/bayer_fifo.vhd Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f391.tdf
    Info (12023): Found entity 1: scfifo_f391 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/scfifo_f391.tdf Line: 24
Info (12128): Elaborating entity "scfifo_f391" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_m991.tdf
    Info (12023): Found entity 1: a_dpfifo_m991 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_m991.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_m991" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/scfifo_f391.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v8i1.tdf
    Info (12023): Found entity 1: altsyncram_v8i1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_v8i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v8i1" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|altsyncram_v8i1:FIFOram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_m991.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gm8.tdf
    Info (12023): Found entity 1: cmpr_gm8 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cmpr_gm8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_gm8" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cmpr_gm8:almost_full_comparer" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_m991.tdf Line: 53
Info (12128): Elaborating entity "cmpr_gm8" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cmpr_gm8:three_comparison" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_m991.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf
    Info (12023): Found entity 1: cntr_mgb File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_mgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_mgb" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_mgb:rd_ptr_msb" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_m991.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf
    Info (12023): Found entity 1: cntr_ai7 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_ai7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ai7" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_ai7:usedw_counter" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_m991.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf
    Info (12023): Found entity 1: cntr_uhb File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_uhb.tdf Line: 25
Info (12128): Elaborating entity "cntr_uhb" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Bayer_FIFO:Bayer_FIFO_inst|scfifo:scfifo_component|scfifo_f391:auto_generated|a_dpfifo_m991:dpfifo|cntr_uhb:wr_ptr" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_m991.tdf Line: 57
Info (12128): Elaborating entity "Buffer_FIFO" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_ctrl.vhd Line: 99
Info (12128): Elaborating entity "dcfifo" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/buffer_fifo.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/buffer_fifo.vhd Line: 100
Info (12133): Instantiated megafunction "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/buffer_fifo.vhd Line: 100
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_q6q1.tdf
    Info (12023): Found entity 1: dcfifo_q6q1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dcfifo_q6q1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_q6q1" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_gray2bin_oab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dcfifo_q6q1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_graycounter_nv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dcfifo_q6q1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_graycounter_jdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dcfifo_q6q1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rua1.tdf
    Info (12023): Found entity 1: altsyncram_rua1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_rua1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rua1" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|altsyncram_rua1:fifo_ram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dcfifo_q6q1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dcfifo_q6q1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dcfifo_q6q1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dcfifo_q6q1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cmpr_906.tdf Line: 22
Info (12128): Elaborating entity "cmpr_906" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_CONTROLLER:CAM_INTERFACE_inst|Buffer_FIFO:Buffer_FIFO_inst|dcfifo:dcfifo_component|dcfifo_q6q1:auto_generated|cmpr_906:rdempty_eq_comp" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/dcfifo_q6q1.tdf Line: 71
Info (12128): Elaborating entity "D5M_SLAVE" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_SLAVE:D5M_SLAVE_inst" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_controller_linker.vhd Line: 146
Info (12128): Elaborating entity "D5M_MASTER" for hierarchy "soc_system:u0|D5M_CONTROLLER_LINKER:camera_interface_0|D5M_MASTER:D5M_MASTER_inst" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/d5m_controller_linker.vhd Line: 167
Info (12128): Elaborating entity "cmos_sensor_output_generator" for hierarchy "soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 261
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 342
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v Line: 128
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v Line: 195
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v Line: 141
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv Line: 398
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "i2c_interface" for hierarchy "soc_system:u0|i2c_interface:i2c_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 356
Info (12128): Elaborating entity "i2c_clkgen" for hierarchy "soc_system:u0|i2c_interface:i2c_0|i2c_clkgen:clkgen" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd Line: 186
Info (12128): Elaborating entity "i2c_core" for hierarchy "soc_system:u0|i2c_interface:i2c_0|i2c_core:core" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd Line: 195
Info (12128): Elaborating entity "soc_system_jtag_uart_0" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 369
Info (12128): Elaborating entity "soc_system_jtag_uart_0_scfifo_w" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "soc_system_jtag_uart_0_scfifo_r" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: x:/quartus/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: x:/quartus/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_system_nios2_gen2_0" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 400
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_test_bench" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 5979
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_ic_data_module" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 6981
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 7047
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf
    Info (12023): Found entity 1: altsyncram_tgj1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_tgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tgj1" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_bht_module" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 7245
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 8202
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 8220
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_mult_cell" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 8805
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: x:/quartus/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 9227
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf
    Info (12023): Found entity 1: altsyncram_5pi1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_5pi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5pi1" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_dc_data_module" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 9293
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 9405
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 10184
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: x:/quartus/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: x:/quartus/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: x:/quartus/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_system_onchip_memory2_0" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 414
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aqn1.tdf
    Info (12023): Found entity 1: altsyncram_aqn1 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_aqn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_aqn1" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated" File: x:/quartus/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|decode_8la:decode3" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_aqn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|mux_5hb:mux2" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_aqn1.tdf Line: 44
Info (12128): Elaborating entity "soc_system_pio_leds" for hierarchy "soc_system:u0|soc_system_pio_leds:pio_leds" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 425
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 502
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 763
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_interface_0_m0_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 823
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 883
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 947
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1011
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1075
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1139
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_interface_0_s0_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1203
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1267
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1331
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1395
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1476
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:camera_interface_0_m0_agent" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1557
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1638
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1722
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1763
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1847
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1888
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2597
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2654
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 186
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2670
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2686
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2702
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_004" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2718
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_004_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_006" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2750
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_006_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_010" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_010:router_010" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2814
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_010_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_010:router_010|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_010.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2864
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2914
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2964
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3023
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3040
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3063
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3080
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3137
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3291
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3430
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3447
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3470
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3536
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3602
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3631
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3660
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 526
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 177
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 241
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 322
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 406
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 447
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 463
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 479
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 496
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 513
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 547
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:u0|soc_system_irq_mapper:irq_mapper" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 534
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 597
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller_001" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 660
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller_002" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/soc_system.v Line: 723
Warning (12020): Port "jdo" on the entity instantiation of "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3216
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_nsq.tdf
    Info (12023): Found entity 1: sld_ela_trigger_nsq File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/sld_ela_trigger_nsq.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_es_mini_project_trdb_d5m_lt24_auto_signaltap_0_1_8c4c.v
    Info (12023): Found entity 1: sld_reserved_ES_mini_project_TRDB_D5M_LT24_auto_signaltap_0_1_8c4c File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/sld_reserved_es_mini_project_trdb_d5m_lt24_auto_signaltap_0_1_8c4c.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uk84.tdf
    Info (12023): Found entity 1: altsyncram_uk84 File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/altsyncram_uk84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/mux_flc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mai.tdf
    Info (12023): Found entity 1: cntr_mai File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_mai.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cmpr_g9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_82j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_29i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.01.01.21:35:42 Progress: Loading sldb0ea1b78/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 34 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D5M_SCLK" and its non-tri-state driver. File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 67
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 30
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "GPIO_1_D5M_SCLK" is moved to its source File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 67
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1_D5M_SCLK~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 67
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 74
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 84
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 84
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 84
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 84
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 85
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 85
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 85
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 85
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 92
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 94
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 100
    Warning (13010): Node "HPS_I2C0_SCLK~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 101
    Warning (13010): Node "HPS_I2C0_SDAT~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 102
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 103
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 104
    Warning (13010): Node "HPS_KEY_N~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 105
    Warning (13010): Node "HPS_LED~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 106
    Warning (13010): Node "HPS_LTC_GPIO~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 107
    Warning (13010): Node "HPS_SD_CMD~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 109
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 110
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 110
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 110
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 110
    Warning (13010): Node "HPS_SPIM_SS~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 114
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 118
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 118
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 118
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 118
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 118
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 118
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 118
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 118
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 23
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 24
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 25
    Warning (13410): Pin "GPIO_0_LT24_ADC_CS_N" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 48
    Warning (13410): Pin "GPIO_0_LT24_ADC_DCLK" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 49
    Warning (13410): Pin "GPIO_0_LT24_ADC_DIN" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 50
    Warning (13410): Pin "GPIO_0_LT24_CS_N" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 53
    Warning (13410): Pin "GPIO_0_LT24_D[0]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[1]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[2]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[3]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[4]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[5]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[6]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[7]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[8]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[9]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[10]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[11]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[12]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[13]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[14]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_D[15]" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
    Warning (13410): Pin "GPIO_0_LT24_LCD_ON" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 55
    Warning (13410): Pin "GPIO_0_LT24_RD_N" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 56
    Warning (13410): Pin "GPIO_0_LT24_RESET_N" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 57
    Warning (13410): Pin "GPIO_0_LT24_RS" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 58
    Warning (13410): Pin "GPIO_0_LT24_WR_N" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 59
    Warning (13410): Pin "GPIO_1_D5M_TRIGGER" is stuck at GND File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 70
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 272 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_0_hps_io_border:border"
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 429 of its 463 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 34 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_SDO" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 26
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 34
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 35
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 38
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 44
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 44
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 44
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 44
    Warning (15610): No output dependent on input pin "GPIO_0_LT24_ADC_BUSY" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 47
    Warning (15610): No output dependent on input pin "GPIO_0_LT24_ADC_DOUT" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 51
    Warning (15610): No output dependent on input pin "GPIO_0_LT24_ADC_PENIRQ_N" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 52
    Warning (15610): No output dependent on input pin "GPIO_1_D5M_STROBE" File: C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 69
Info (21057): Implemented 10219 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 84 bidirectional pins
    Info (21061): Implemented 8714 logic cells
    Info (21064): Implemented 642 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings
    Info: Peak virtual memory: 5307 megabytes
    Info: Processing ended: Sat Jan 01 21:36:27 2022
    Info: Elapsed time: 00:04:35
    Info: Total CPU time (on all processors): 00:05:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/test/Documents/EPFL/MA1/Embedded/Lab4/lab_4_V2/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg.


