
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,0,0,rD,0,18}                        Premise(F2)
	S3= [Lo]=lo                                                 Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= Lo.Out=lo                                               Lo-Out(S3)
	S7= Lo.Out1_0={lo}[1:0]                                     Lo-Out(S3)
	S8= Lo.Out4_0={lo}[4:0]                                     Lo-Out(S3)
	S9= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S10= IMMU.PID=pid                                           Path(S4,S9)
	S11= PC.Out=>IMMU.IEA                                       Premise(F5)
	S12= IMMU.IEA=addr                                          Path(S5,S11)
	S13= IMMU.Addr={pid,addr}                                   IMMU-Search(S10,S12)
	S14= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S10,S12)
	S15= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S16= IAddrReg.In={pid,addr}                                 Path(S13,S15)
	S17= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S18= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S14,S17)
	S19= PC.Out=>ICache.IEA                                     Premise(F8)
	S20= ICache.IEA=addr                                        Path(S5,S19)
	S21= ICache.Hit=ICacheHit(addr)                             ICache-Search(S20)
	S22= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S23= ICache.Out=>ICacheReg.In                               Premise(F10)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S21,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S30= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S32= FU.ICacheHit=ICacheHit(addr)                           Path(S21,S31)
	S33= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S34= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S35= CtrlASIDIn=0                                           Premise(F20)
	S36= CtrlCP0=0                                              Premise(F21)
	S37= CP0[ASID]=pid                                          CP0-Hold(S0,S36)
	S38= CtrlEPCIn=0                                            Premise(F22)
	S39= CtrlExCodeIn=0                                         Premise(F23)
	S40= CtrlIMMU=0                                             Premise(F24)
	S41= CtrlPC=0                                               Premise(F25)
	S42= CtrlPCInc=0                                            Premise(F26)
	S43= PC[Out]=addr                                           PC-Hold(S1,S41,S42)
	S44= CtrlIAddrReg=1                                         Premise(F27)
	S45= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S16,S44)
	S46= CtrlICache=0                                           Premise(F28)
	S47= CtrlIR_IMMU=1                                          Premise(F29)
	S48= CtrlICacheReg=1                                        Premise(F30)
	S49= CtrlIR_ID=0                                            Premise(F31)
	S50= CtrlIMem=0                                             Premise(F32)
	S51= IMem[{pid,addr}]={0,0,0,rD,0,18}                       IMem-Hold(S2,S50)
	S52= CtrlIRMux=0                                            Premise(F33)
	S53= CtrlGPR=0                                              Premise(F34)
	S54= CtrlLo=0                                               Premise(F35)
	S55= [Lo]=lo                                                Lo-Hold(S3,S54)
	S56= CtrlIR_EX=0                                            Premise(F36)
	S57= CtrlIR_MEM=0                                           Premise(F37)
	S58= CtrlIR_DMMU1=0                                         Premise(F38)
	S59= CtrlIR_WB=0                                            Premise(F39)
	S60= CtrlIR_DMMU2=0                                         Premise(F40)

IF(IMMU)	S61= CP0.ASID=pid                                           CP0-Read-ASID(S37)
	S62= PC.Out=addr                                            PC-Out(S43)
	S63= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S45)
	S64= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S45)
	S65= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S45)
	S66= Lo.Out=lo                                              Lo-Out(S55)
	S67= Lo.Out1_0={lo}[1:0]                                    Lo-Out(S55)
	S68= Lo.Out4_0={lo}[4:0]                                    Lo-Out(S55)
	S69= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F41)
	S70= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F42)
	S71= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F43)
	S72= IAddrReg.Out=>IMem.RAddr                               Premise(F44)
	S73= IMem.RAddr={pid,addr}                                  Path(S63,S72)
	S74= IMem.Out={0,0,0,rD,0,18}                               IMem-Read(S73,S51)
	S75= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S73,S51)
	S76= IMem.Out=>IRMux.MemData                                Premise(F45)
	S77= IRMux.MemData={0,0,0,rD,0,18}                          Path(S74,S76)
	S78= IRMux.Out={0,0,0,rD,0,18}                              IRMux-Select2(S77)
	S79= ICacheReg.Out=>IRMux.CacheData                         Premise(F46)
	S80= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F47)
	S81= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F48)
	S82= IRMux.Out=>IR_ID.In                                    Premise(F49)
	S83= IR_ID.In={0,0,0,rD,0,18}                               Path(S78,S82)
	S84= IMem.MEM8WordOut=>ICache.WData                         Premise(F50)
	S85= ICache.WData=IMemGet8Word({pid,addr})                  Path(S75,S84)
	S86= PC.Out=>ICache.IEA                                     Premise(F51)
	S87= ICache.IEA=addr                                        Path(S62,S86)
	S88= ICache.Hit=ICacheHit(addr)                             ICache-Search(S87)
	S89= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F52)
	S90= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F53)
	S91= CtrlASIDIn=0                                           Premise(F54)
	S92= CtrlCP0=0                                              Premise(F55)
	S93= CP0[ASID]=pid                                          CP0-Hold(S37,S92)
	S94= CtrlEPCIn=0                                            Premise(F56)
	S95= CtrlExCodeIn=0                                         Premise(F57)
	S96= CtrlIMMU=0                                             Premise(F58)
	S97= CtrlPC=0                                               Premise(F59)
	S98= CtrlPCInc=1                                            Premise(F60)
	S99= PC[Out]=addr+4                                         PC-Inc(S43,S97,S98)
	S100= PC[CIA]=addr                                          PC-Inc(S43,S97,S98)
	S101= CtrlIAddrReg=0                                        Premise(F61)
	S102= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S45,S101)
	S103= CtrlICache=1                                          Premise(F62)
	S104= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S87,S85,S103)
	S105= CtrlIR_IMMU=0                                         Premise(F63)
	S106= CtrlICacheReg=0                                       Premise(F64)
	S107= CtrlIR_ID=1                                           Premise(F65)
	S108= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Write(S83,S107)
	S109= CtrlIMem=0                                            Premise(F66)
	S110= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S51,S109)
	S111= CtrlIRMux=0                                           Premise(F67)
	S112= CtrlGPR=0                                             Premise(F68)
	S113= CtrlLo=0                                              Premise(F69)
	S114= [Lo]=lo                                               Lo-Hold(S55,S113)
	S115= CtrlIR_EX=0                                           Premise(F70)
	S116= CtrlIR_MEM=0                                          Premise(F71)
	S117= CtrlIR_DMMU1=0                                        Premise(F72)
	S118= CtrlIR_WB=0                                           Premise(F73)
	S119= CtrlIR_DMMU2=0                                        Premise(F74)

ID	S120= CP0.ASID=pid                                          CP0-Read-ASID(S93)
	S121= PC.Out=addr+4                                         PC-Out(S99)
	S122= PC.CIA=addr                                           PC-Out(S100)
	S123= PC.CIA31_28=addr[31:28]                               PC-Out(S100)
	S124= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S102)
	S125= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S102)
	S126= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S102)
	S127= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S108)
	S128= IR_ID.Out31_26=0                                      IR-Out(S108)
	S129= IR_ID.Out25_21=0                                      IR-Out(S108)
	S130= IR_ID.Out20_16=0                                      IR-Out(S108)
	S131= IR_ID.Out15_11=rD                                     IR-Out(S108)
	S132= IR_ID.Out10_6=0                                       IR-Out(S108)
	S133= IR_ID.Out5_0=18                                       IR-Out(S108)
	S134= Lo.Out=lo                                             Lo-Out(S114)
	S135= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S114)
	S136= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S114)
	S137= IR_ID.Out=>FU.IR_ID                                   Premise(F75)
	S138= FU.IR_ID={0,0,0,rD,0,18}                              Path(S127,S137)
	S139= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F76)
	S140= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F77)
	S141= IR_ID.Out31_26=>CU_ID.Op                              Premise(F78)
	S142= CU_ID.Op=0                                            Path(S128,S141)
	S143= IR_ID.Out15_11=>GPR.WReg                              Premise(F79)
	S144= GPR.WReg=rD                                           Path(S131,S143)
	S145= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F80)
	S146= CU_ID.IRFunc=18                                       Path(S133,S145)
	S147= Lo.Out=>GPR.WData                                     Premise(F81)
	S148= GPR.WData=lo                                          Path(S134,S147)
	S149= IR_ID.Out=>IR_EX.In                                   Premise(F82)
	S150= IR_EX.In={0,0,0,rD,0,18}                              Path(S127,S149)
	S151= FU.Halt_ID=>CU_ID.Halt                                Premise(F83)
	S152= FU.Bub_ID=>CU_ID.Bub                                  Premise(F84)
	S153= FU.InID1_RReg=5'b00000                                Premise(F85)
	S154= FU.InID2_RReg=5'b00000                                Premise(F86)
	S155= CtrlASIDIn=0                                          Premise(F87)
	S156= CtrlCP0=0                                             Premise(F88)
	S157= CP0[ASID]=pid                                         CP0-Hold(S93,S156)
	S158= CtrlEPCIn=0                                           Premise(F89)
	S159= CtrlExCodeIn=0                                        Premise(F90)
	S160= CtrlIMMU=0                                            Premise(F91)
	S161= CtrlPC=0                                              Premise(F92)
	S162= CtrlPCInc=0                                           Premise(F93)
	S163= PC[CIA]=addr                                          PC-Hold(S100,S162)
	S164= PC[Out]=addr+4                                        PC-Hold(S99,S161,S162)
	S165= CtrlIAddrReg=0                                        Premise(F94)
	S166= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S102,S165)
	S167= CtrlICache=0                                          Premise(F95)
	S168= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S104,S167)
	S169= CtrlIR_IMMU=0                                         Premise(F96)
	S170= CtrlICacheReg=0                                       Premise(F97)
	S171= CtrlIR_ID=0                                           Premise(F98)
	S172= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S108,S171)
	S173= CtrlIMem=0                                            Premise(F99)
	S174= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S110,S173)
	S175= CtrlIRMux=0                                           Premise(F100)
	S176= CtrlGPR=1                                             Premise(F101)
	S177= GPR[rD]=lo                                            GPR-Write(S144,S148,S176)
	S178= CtrlLo=0                                              Premise(F102)
	S179= [Lo]=lo                                               Lo-Hold(S114,S178)
	S180= CtrlIR_EX=1                                           Premise(F103)
	S181= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Write(S150,S180)
	S182= CtrlIR_MEM=0                                          Premise(F104)
	S183= CtrlIR_DMMU1=0                                        Premise(F105)
	S184= CtrlIR_WB=0                                           Premise(F106)
	S185= CtrlIR_DMMU2=0                                        Premise(F107)

EX	S186= CP0.ASID=pid                                          CP0-Read-ASID(S157)
	S187= PC.CIA=addr                                           PC-Out(S163)
	S188= PC.CIA31_28=addr[31:28]                               PC-Out(S163)
	S189= PC.Out=addr+4                                         PC-Out(S164)
	S190= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S166)
	S191= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S166)
	S192= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S166)
	S193= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S172)
	S194= IR_ID.Out31_26=0                                      IR-Out(S172)
	S195= IR_ID.Out25_21=0                                      IR-Out(S172)
	S196= IR_ID.Out20_16=0                                      IR-Out(S172)
	S197= IR_ID.Out15_11=rD                                     IR-Out(S172)
	S198= IR_ID.Out10_6=0                                       IR-Out(S172)
	S199= IR_ID.Out5_0=18                                       IR-Out(S172)
	S200= Lo.Out=lo                                             Lo-Out(S179)
	S201= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S179)
	S202= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S179)
	S203= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S181)
	S204= IR_EX.Out31_26=0                                      IR_EX-Out(S181)
	S205= IR_EX.Out25_21=0                                      IR_EX-Out(S181)
	S206= IR_EX.Out20_16=0                                      IR_EX-Out(S181)
	S207= IR_EX.Out15_11=rD                                     IR_EX-Out(S181)
	S208= IR_EX.Out10_6=0                                       IR_EX-Out(S181)
	S209= IR_EX.Out5_0=18                                       IR_EX-Out(S181)
	S210= IR_EX.Out=>FU.IR_EX                                   Premise(F108)
	S211= FU.IR_EX={0,0,0,rD,0,18}                              Path(S203,S210)
	S212= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F109)
	S213= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F110)
	S214= IR_EX.Out31_26=>CU_EX.Op                              Premise(F111)
	S215= CU_EX.Op=0                                            Path(S204,S214)
	S216= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F112)
	S217= CU_EX.IRFunc=18                                       Path(S209,S216)
	S218= IR_EX.Out=>IR_MEM.In                                  Premise(F113)
	S219= IR_MEM.In={0,0,0,rD,0,18}                             Path(S203,S218)
	S220= FU.InEX_WReg=5'b00000                                 Premise(F114)
	S221= CtrlASIDIn=0                                          Premise(F115)
	S222= CtrlCP0=0                                             Premise(F116)
	S223= CP0[ASID]=pid                                         CP0-Hold(S157,S222)
	S224= CtrlEPCIn=0                                           Premise(F117)
	S225= CtrlExCodeIn=0                                        Premise(F118)
	S226= CtrlIMMU=0                                            Premise(F119)
	S227= CtrlPC=0                                              Premise(F120)
	S228= CtrlPCInc=0                                           Premise(F121)
	S229= PC[CIA]=addr                                          PC-Hold(S163,S228)
	S230= PC[Out]=addr+4                                        PC-Hold(S164,S227,S228)
	S231= CtrlIAddrReg=0                                        Premise(F122)
	S232= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S166,S231)
	S233= CtrlICache=0                                          Premise(F123)
	S234= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S168,S233)
	S235= CtrlIR_IMMU=0                                         Premise(F124)
	S236= CtrlICacheReg=0                                       Premise(F125)
	S237= CtrlIR_ID=0                                           Premise(F126)
	S238= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S172,S237)
	S239= CtrlIMem=0                                            Premise(F127)
	S240= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S174,S239)
	S241= CtrlIRMux=0                                           Premise(F128)
	S242= CtrlGPR=0                                             Premise(F129)
	S243= GPR[rD]=lo                                            GPR-Hold(S177,S242)
	S244= CtrlLo=0                                              Premise(F130)
	S245= [Lo]=lo                                               Lo-Hold(S179,S244)
	S246= CtrlIR_EX=0                                           Premise(F131)
	S247= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S181,S246)
	S248= CtrlIR_MEM=1                                          Premise(F132)
	S249= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Write(S219,S248)
	S250= CtrlIR_DMMU1=0                                        Premise(F133)
	S251= CtrlIR_WB=0                                           Premise(F134)
	S252= CtrlIR_DMMU2=0                                        Premise(F135)

MEM	S253= CP0.ASID=pid                                          CP0-Read-ASID(S223)
	S254= PC.CIA=addr                                           PC-Out(S229)
	S255= PC.CIA31_28=addr[31:28]                               PC-Out(S229)
	S256= PC.Out=addr+4                                         PC-Out(S230)
	S257= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S232)
	S258= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S232)
	S259= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S232)
	S260= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S238)
	S261= IR_ID.Out31_26=0                                      IR-Out(S238)
	S262= IR_ID.Out25_21=0                                      IR-Out(S238)
	S263= IR_ID.Out20_16=0                                      IR-Out(S238)
	S264= IR_ID.Out15_11=rD                                     IR-Out(S238)
	S265= IR_ID.Out10_6=0                                       IR-Out(S238)
	S266= IR_ID.Out5_0=18                                       IR-Out(S238)
	S267= Lo.Out=lo                                             Lo-Out(S245)
	S268= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S245)
	S269= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S245)
	S270= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S247)
	S271= IR_EX.Out31_26=0                                      IR_EX-Out(S247)
	S272= IR_EX.Out25_21=0                                      IR_EX-Out(S247)
	S273= IR_EX.Out20_16=0                                      IR_EX-Out(S247)
	S274= IR_EX.Out15_11=rD                                     IR_EX-Out(S247)
	S275= IR_EX.Out10_6=0                                       IR_EX-Out(S247)
	S276= IR_EX.Out5_0=18                                       IR_EX-Out(S247)
	S277= IR_MEM.Out={0,0,0,rD,0,18}                            IR_MEM-Out(S249)
	S278= IR_MEM.Out31_26=0                                     IR_MEM-Out(S249)
	S279= IR_MEM.Out25_21=0                                     IR_MEM-Out(S249)
	S280= IR_MEM.Out20_16=0                                     IR_MEM-Out(S249)
	S281= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S249)
	S282= IR_MEM.Out10_6=0                                      IR_MEM-Out(S249)
	S283= IR_MEM.Out5_0=18                                      IR_MEM-Out(S249)
	S284= IR_MEM.Out=>FU.IR_MEM                                 Premise(F136)
	S285= FU.IR_MEM={0,0,0,rD,0,18}                             Path(S277,S284)
	S286= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F137)
	S287= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F138)
	S288= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F139)
	S289= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F140)
	S290= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F141)
	S291= CU_MEM.Op=0                                           Path(S278,S290)
	S292= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F142)
	S293= CU_MEM.IRFunc=18                                      Path(S283,S292)
	S294= IR_MEM.Out=>IR_DMMU1.In                               Premise(F143)
	S295= IR_DMMU1.In={0,0,0,rD,0,18}                           Path(S277,S294)
	S296= IR_MEM.Out=>IR_WB.In                                  Premise(F144)
	S297= IR_WB.In={0,0,0,rD,0,18}                              Path(S277,S296)
	S298= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F145)
	S299= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F146)
	S300= FU.InMEM_WReg=5'b00000                                Premise(F147)
	S301= CtrlASIDIn=0                                          Premise(F148)
	S302= CtrlCP0=0                                             Premise(F149)
	S303= CP0[ASID]=pid                                         CP0-Hold(S223,S302)
	S304= CtrlEPCIn=0                                           Premise(F150)
	S305= CtrlExCodeIn=0                                        Premise(F151)
	S306= CtrlIMMU=0                                            Premise(F152)
	S307= CtrlPC=0                                              Premise(F153)
	S308= CtrlPCInc=0                                           Premise(F154)
	S309= PC[CIA]=addr                                          PC-Hold(S229,S308)
	S310= PC[Out]=addr+4                                        PC-Hold(S230,S307,S308)
	S311= CtrlIAddrReg=0                                        Premise(F155)
	S312= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S232,S311)
	S313= CtrlICache=0                                          Premise(F156)
	S314= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S234,S313)
	S315= CtrlIR_IMMU=0                                         Premise(F157)
	S316= CtrlICacheReg=0                                       Premise(F158)
	S317= CtrlIR_ID=0                                           Premise(F159)
	S318= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S238,S317)
	S319= CtrlIMem=0                                            Premise(F160)
	S320= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S240,S319)
	S321= CtrlIRMux=0                                           Premise(F161)
	S322= CtrlGPR=0                                             Premise(F162)
	S323= GPR[rD]=lo                                            GPR-Hold(S243,S322)
	S324= CtrlLo=0                                              Premise(F163)
	S325= [Lo]=lo                                               Lo-Hold(S245,S324)
	S326= CtrlIR_EX=0                                           Premise(F164)
	S327= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S247,S326)
	S328= CtrlIR_MEM=0                                          Premise(F165)
	S329= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Hold(S249,S328)
	S330= CtrlIR_DMMU1=1                                        Premise(F166)
	S331= [IR_DMMU1]={0,0,0,rD,0,18}                            IR_DMMU1-Write(S295,S330)
	S332= CtrlIR_WB=1                                           Premise(F167)
	S333= [IR_WB]={0,0,0,rD,0,18}                               IR_WB-Write(S297,S332)
	S334= CtrlIR_DMMU2=0                                        Premise(F168)

MEM(DMMU1)	S335= CP0.ASID=pid                                          CP0-Read-ASID(S303)
	S336= PC.CIA=addr                                           PC-Out(S309)
	S337= PC.CIA31_28=addr[31:28]                               PC-Out(S309)
	S338= PC.Out=addr+4                                         PC-Out(S310)
	S339= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S312)
	S340= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S312)
	S341= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S312)
	S342= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S318)
	S343= IR_ID.Out31_26=0                                      IR-Out(S318)
	S344= IR_ID.Out25_21=0                                      IR-Out(S318)
	S345= IR_ID.Out20_16=0                                      IR-Out(S318)
	S346= IR_ID.Out15_11=rD                                     IR-Out(S318)
	S347= IR_ID.Out10_6=0                                       IR-Out(S318)
	S348= IR_ID.Out5_0=18                                       IR-Out(S318)
	S349= Lo.Out=lo                                             Lo-Out(S325)
	S350= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S325)
	S351= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S325)
	S352= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S327)
	S353= IR_EX.Out31_26=0                                      IR_EX-Out(S327)
	S354= IR_EX.Out25_21=0                                      IR_EX-Out(S327)
	S355= IR_EX.Out20_16=0                                      IR_EX-Out(S327)
	S356= IR_EX.Out15_11=rD                                     IR_EX-Out(S327)
	S357= IR_EX.Out10_6=0                                       IR_EX-Out(S327)
	S358= IR_EX.Out5_0=18                                       IR_EX-Out(S327)
	S359= IR_MEM.Out={0,0,0,rD,0,18}                            IR_MEM-Out(S329)
	S360= IR_MEM.Out31_26=0                                     IR_MEM-Out(S329)
	S361= IR_MEM.Out25_21=0                                     IR_MEM-Out(S329)
	S362= IR_MEM.Out20_16=0                                     IR_MEM-Out(S329)
	S363= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S329)
	S364= IR_MEM.Out10_6=0                                      IR_MEM-Out(S329)
	S365= IR_MEM.Out5_0=18                                      IR_MEM-Out(S329)
	S366= IR_DMMU1.Out={0,0,0,rD,0,18}                          IR_DMMU1-Out(S331)
	S367= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S331)
	S368= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S331)
	S369= IR_DMMU1.Out20_16=0                                   IR_DMMU1-Out(S331)
	S370= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S331)
	S371= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S331)
	S372= IR_DMMU1.Out5_0=18                                    IR_DMMU1-Out(S331)
	S373= IR_WB.Out={0,0,0,rD,0,18}                             IR-Out(S333)
	S374= IR_WB.Out31_26=0                                      IR-Out(S333)
	S375= IR_WB.Out25_21=0                                      IR-Out(S333)
	S376= IR_WB.Out20_16=0                                      IR-Out(S333)
	S377= IR_WB.Out15_11=rD                                     IR-Out(S333)
	S378= IR_WB.Out10_6=0                                       IR-Out(S333)
	S379= IR_WB.Out5_0=18                                       IR-Out(S333)
	S380= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F169)
	S381= FU.IR_DMMU1={0,0,0,rD,0,18}                           Path(S366,S380)
	S382= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F170)
	S383= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F171)
	S384= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F172)
	S385= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F173)
	S386= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F174)
	S387= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F175)
	S388= CU_DMMU1.Op=0                                         Path(S367,S387)
	S389= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F176)
	S390= CU_DMMU1.IRFunc=18                                    Path(S372,S389)
	S391= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F177)
	S392= IR_DMMU2.In={0,0,0,rD,0,18}                           Path(S366,S391)
	S393= FU.InDMMU1_WReg=5'b00000                              Premise(F178)
	S394= CtrlASIDIn=0                                          Premise(F179)
	S395= CtrlCP0=0                                             Premise(F180)
	S396= CP0[ASID]=pid                                         CP0-Hold(S303,S395)
	S397= CtrlEPCIn=0                                           Premise(F181)
	S398= CtrlExCodeIn=0                                        Premise(F182)
	S399= CtrlIMMU=0                                            Premise(F183)
	S400= CtrlPC=0                                              Premise(F184)
	S401= CtrlPCInc=0                                           Premise(F185)
	S402= PC[CIA]=addr                                          PC-Hold(S309,S401)
	S403= PC[Out]=addr+4                                        PC-Hold(S310,S400,S401)
	S404= CtrlIAddrReg=0                                        Premise(F186)
	S405= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S312,S404)
	S406= CtrlICache=0                                          Premise(F187)
	S407= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S314,S406)
	S408= CtrlIR_IMMU=0                                         Premise(F188)
	S409= CtrlICacheReg=0                                       Premise(F189)
	S410= CtrlIR_ID=0                                           Premise(F190)
	S411= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S318,S410)
	S412= CtrlIMem=0                                            Premise(F191)
	S413= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S320,S412)
	S414= CtrlIRMux=0                                           Premise(F192)
	S415= CtrlGPR=0                                             Premise(F193)
	S416= GPR[rD]=lo                                            GPR-Hold(S323,S415)
	S417= CtrlLo=0                                              Premise(F194)
	S418= [Lo]=lo                                               Lo-Hold(S325,S417)
	S419= CtrlIR_EX=0                                           Premise(F195)
	S420= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S327,S419)
	S421= CtrlIR_MEM=0                                          Premise(F196)
	S422= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Hold(S329,S421)
	S423= CtrlIR_DMMU1=0                                        Premise(F197)
	S424= [IR_DMMU1]={0,0,0,rD,0,18}                            IR_DMMU1-Hold(S331,S423)
	S425= CtrlIR_WB=0                                           Premise(F198)
	S426= [IR_WB]={0,0,0,rD,0,18}                               IR_WB-Hold(S333,S425)
	S427= CtrlIR_DMMU2=1                                        Premise(F199)
	S428= [IR_DMMU2]={0,0,0,rD,0,18}                            IR_DMMU2-Write(S392,S427)

MEM(DMMU2)	S429= CP0.ASID=pid                                          CP0-Read-ASID(S396)
	S430= PC.CIA=addr                                           PC-Out(S402)
	S431= PC.CIA31_28=addr[31:28]                               PC-Out(S402)
	S432= PC.Out=addr+4                                         PC-Out(S403)
	S433= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S405)
	S434= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S405)
	S435= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S405)
	S436= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S411)
	S437= IR_ID.Out31_26=0                                      IR-Out(S411)
	S438= IR_ID.Out25_21=0                                      IR-Out(S411)
	S439= IR_ID.Out20_16=0                                      IR-Out(S411)
	S440= IR_ID.Out15_11=rD                                     IR-Out(S411)
	S441= IR_ID.Out10_6=0                                       IR-Out(S411)
	S442= IR_ID.Out5_0=18                                       IR-Out(S411)
	S443= Lo.Out=lo                                             Lo-Out(S418)
	S444= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S418)
	S445= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S418)
	S446= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S420)
	S447= IR_EX.Out31_26=0                                      IR_EX-Out(S420)
	S448= IR_EX.Out25_21=0                                      IR_EX-Out(S420)
	S449= IR_EX.Out20_16=0                                      IR_EX-Out(S420)
	S450= IR_EX.Out15_11=rD                                     IR_EX-Out(S420)
	S451= IR_EX.Out10_6=0                                       IR_EX-Out(S420)
	S452= IR_EX.Out5_0=18                                       IR_EX-Out(S420)
	S453= IR_MEM.Out={0,0,0,rD,0,18}                            IR_MEM-Out(S422)
	S454= IR_MEM.Out31_26=0                                     IR_MEM-Out(S422)
	S455= IR_MEM.Out25_21=0                                     IR_MEM-Out(S422)
	S456= IR_MEM.Out20_16=0                                     IR_MEM-Out(S422)
	S457= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S422)
	S458= IR_MEM.Out10_6=0                                      IR_MEM-Out(S422)
	S459= IR_MEM.Out5_0=18                                      IR_MEM-Out(S422)
	S460= IR_DMMU1.Out={0,0,0,rD,0,18}                          IR_DMMU1-Out(S424)
	S461= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S424)
	S462= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S424)
	S463= IR_DMMU1.Out20_16=0                                   IR_DMMU1-Out(S424)
	S464= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S424)
	S465= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S424)
	S466= IR_DMMU1.Out5_0=18                                    IR_DMMU1-Out(S424)
	S467= IR_WB.Out={0,0,0,rD,0,18}                             IR-Out(S426)
	S468= IR_WB.Out31_26=0                                      IR-Out(S426)
	S469= IR_WB.Out25_21=0                                      IR-Out(S426)
	S470= IR_WB.Out20_16=0                                      IR-Out(S426)
	S471= IR_WB.Out15_11=rD                                     IR-Out(S426)
	S472= IR_WB.Out10_6=0                                       IR-Out(S426)
	S473= IR_WB.Out5_0=18                                       IR-Out(S426)
	S474= IR_DMMU2.Out={0,0,0,rD,0,18}                          IR_DMMU2-Out(S428)
	S475= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S428)
	S476= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S428)
	S477= IR_DMMU2.Out20_16=0                                   IR_DMMU2-Out(S428)
	S478= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S428)
	S479= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S428)
	S480= IR_DMMU2.Out5_0=18                                    IR_DMMU2-Out(S428)
	S481= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F200)
	S482= FU.IR_DMMU2={0,0,0,rD,0,18}                           Path(S474,S481)
	S483= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F201)
	S484= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F202)
	S485= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F203)
	S486= CU_DMMU2.Op=0                                         Path(S475,S485)
	S487= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F204)
	S488= CU_DMMU2.IRFunc=18                                    Path(S480,S487)
	S489= IR_DMMU2.Out=>IR_WB.In                                Premise(F205)
	S490= IR_WB.In={0,0,0,rD,0,18}                              Path(S474,S489)
	S491= FU.InDMMU2_WReg=5'b00000                              Premise(F206)
	S492= CtrlASIDIn=0                                          Premise(F207)
	S493= CtrlCP0=0                                             Premise(F208)
	S494= CP0[ASID]=pid                                         CP0-Hold(S396,S493)
	S495= CtrlEPCIn=0                                           Premise(F209)
	S496= CtrlExCodeIn=0                                        Premise(F210)
	S497= CtrlIMMU=0                                            Premise(F211)
	S498= CtrlPC=0                                              Premise(F212)
	S499= CtrlPCInc=0                                           Premise(F213)
	S500= PC[CIA]=addr                                          PC-Hold(S402,S499)
	S501= PC[Out]=addr+4                                        PC-Hold(S403,S498,S499)
	S502= CtrlIAddrReg=0                                        Premise(F214)
	S503= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S405,S502)
	S504= CtrlICache=0                                          Premise(F215)
	S505= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S407,S504)
	S506= CtrlIR_IMMU=0                                         Premise(F216)
	S507= CtrlICacheReg=0                                       Premise(F217)
	S508= CtrlIR_ID=0                                           Premise(F218)
	S509= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S411,S508)
	S510= CtrlIMem=0                                            Premise(F219)
	S511= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S413,S510)
	S512= CtrlIRMux=0                                           Premise(F220)
	S513= CtrlGPR=0                                             Premise(F221)
	S514= GPR[rD]=lo                                            GPR-Hold(S416,S513)
	S515= CtrlLo=0                                              Premise(F222)
	S516= [Lo]=lo                                               Lo-Hold(S418,S515)
	S517= CtrlIR_EX=0                                           Premise(F223)
	S518= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S420,S517)
	S519= CtrlIR_MEM=0                                          Premise(F224)
	S520= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Hold(S422,S519)
	S521= CtrlIR_DMMU1=0                                        Premise(F225)
	S522= [IR_DMMU1]={0,0,0,rD,0,18}                            IR_DMMU1-Hold(S424,S521)
	S523= CtrlIR_WB=1                                           Premise(F226)
	S524= [IR_WB]={0,0,0,rD,0,18}                               IR_WB-Write(S490,S523)
	S525= CtrlIR_DMMU2=0                                        Premise(F227)
	S526= [IR_DMMU2]={0,0,0,rD,0,18}                            IR_DMMU2-Hold(S428,S525)

WB	S527= CP0.ASID=pid                                          CP0-Read-ASID(S494)
	S528= PC.CIA=addr                                           PC-Out(S500)
	S529= PC.CIA31_28=addr[31:28]                               PC-Out(S500)
	S530= PC.Out=addr+4                                         PC-Out(S501)
	S531= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S503)
	S532= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S503)
	S533= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S503)
	S534= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S509)
	S535= IR_ID.Out31_26=0                                      IR-Out(S509)
	S536= IR_ID.Out25_21=0                                      IR-Out(S509)
	S537= IR_ID.Out20_16=0                                      IR-Out(S509)
	S538= IR_ID.Out15_11=rD                                     IR-Out(S509)
	S539= IR_ID.Out10_6=0                                       IR-Out(S509)
	S540= IR_ID.Out5_0=18                                       IR-Out(S509)
	S541= Lo.Out=lo                                             Lo-Out(S516)
	S542= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S516)
	S543= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S516)
	S544= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S518)
	S545= IR_EX.Out31_26=0                                      IR_EX-Out(S518)
	S546= IR_EX.Out25_21=0                                      IR_EX-Out(S518)
	S547= IR_EX.Out20_16=0                                      IR_EX-Out(S518)
	S548= IR_EX.Out15_11=rD                                     IR_EX-Out(S518)
	S549= IR_EX.Out10_6=0                                       IR_EX-Out(S518)
	S550= IR_EX.Out5_0=18                                       IR_EX-Out(S518)
	S551= IR_MEM.Out={0,0,0,rD,0,18}                            IR_MEM-Out(S520)
	S552= IR_MEM.Out31_26=0                                     IR_MEM-Out(S520)
	S553= IR_MEM.Out25_21=0                                     IR_MEM-Out(S520)
	S554= IR_MEM.Out20_16=0                                     IR_MEM-Out(S520)
	S555= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S520)
	S556= IR_MEM.Out10_6=0                                      IR_MEM-Out(S520)
	S557= IR_MEM.Out5_0=18                                      IR_MEM-Out(S520)
	S558= IR_DMMU1.Out={0,0,0,rD,0,18}                          IR_DMMU1-Out(S522)
	S559= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S522)
	S560= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S522)
	S561= IR_DMMU1.Out20_16=0                                   IR_DMMU1-Out(S522)
	S562= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S522)
	S563= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S522)
	S564= IR_DMMU1.Out5_0=18                                    IR_DMMU1-Out(S522)
	S565= IR_WB.Out={0,0,0,rD,0,18}                             IR-Out(S524)
	S566= IR_WB.Out31_26=0                                      IR-Out(S524)
	S567= IR_WB.Out25_21=0                                      IR-Out(S524)
	S568= IR_WB.Out20_16=0                                      IR-Out(S524)
	S569= IR_WB.Out15_11=rD                                     IR-Out(S524)
	S570= IR_WB.Out10_6=0                                       IR-Out(S524)
	S571= IR_WB.Out5_0=18                                       IR-Out(S524)
	S572= IR_DMMU2.Out={0,0,0,rD,0,18}                          IR_DMMU2-Out(S526)
	S573= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S526)
	S574= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S526)
	S575= IR_DMMU2.Out20_16=0                                   IR_DMMU2-Out(S526)
	S576= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S526)
	S577= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S526)
	S578= IR_DMMU2.Out5_0=18                                    IR_DMMU2-Out(S526)
	S579= IR_WB.Out=>FU.IR_WB                                   Premise(F228)
	S580= FU.IR_WB={0,0,0,rD,0,18}                              Path(S565,S579)
	S581= IR_WB.Out31_26=>CU_WB.Op                              Premise(F229)
	S582= CU_WB.Op=0                                            Path(S566,S581)
	S583= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F230)
	S584= CU_WB.IRFunc=18                                       Path(S571,S583)
	S585= FU.InWB_WReg=5'b00000                                 Premise(F231)
	S586= CtrlASIDIn=0                                          Premise(F232)
	S587= CtrlCP0=0                                             Premise(F233)
	S588= CP0[ASID]=pid                                         CP0-Hold(S494,S587)
	S589= CtrlEPCIn=0                                           Premise(F234)
	S590= CtrlExCodeIn=0                                        Premise(F235)
	S591= CtrlIMMU=0                                            Premise(F236)
	S592= CtrlPC=0                                              Premise(F237)
	S593= CtrlPCInc=0                                           Premise(F238)
	S594= PC[CIA]=addr                                          PC-Hold(S500,S593)
	S595= PC[Out]=addr+4                                        PC-Hold(S501,S592,S593)
	S596= CtrlIAddrReg=0                                        Premise(F239)
	S597= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S503,S596)
	S598= CtrlICache=0                                          Premise(F240)
	S599= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S505,S598)
	S600= CtrlIR_IMMU=0                                         Premise(F241)
	S601= CtrlICacheReg=0                                       Premise(F242)
	S602= CtrlIR_ID=0                                           Premise(F243)
	S603= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S509,S602)
	S604= CtrlIMem=0                                            Premise(F244)
	S605= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S511,S604)
	S606= CtrlIRMux=0                                           Premise(F245)
	S607= CtrlGPR=0                                             Premise(F246)
	S608= GPR[rD]=lo                                            GPR-Hold(S514,S607)
	S609= CtrlLo=0                                              Premise(F247)
	S610= [Lo]=lo                                               Lo-Hold(S516,S609)
	S611= CtrlIR_EX=0                                           Premise(F248)
	S612= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S518,S611)
	S613= CtrlIR_MEM=0                                          Premise(F249)
	S614= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Hold(S520,S613)
	S615= CtrlIR_DMMU1=0                                        Premise(F250)
	S616= [IR_DMMU1]={0,0,0,rD,0,18}                            IR_DMMU1-Hold(S522,S615)
	S617= CtrlIR_WB=0                                           Premise(F251)
	S618= [IR_WB]={0,0,0,rD,0,18}                               IR_WB-Hold(S524,S617)
	S619= CtrlIR_DMMU2=0                                        Premise(F252)
	S620= [IR_DMMU2]={0,0,0,rD,0,18}                            IR_DMMU2-Hold(S526,S619)

POST	S588= CP0[ASID]=pid                                         CP0-Hold(S494,S587)
	S594= PC[CIA]=addr                                          PC-Hold(S500,S593)
	S595= PC[Out]=addr+4                                        PC-Hold(S501,S592,S593)
	S597= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S503,S596)
	S599= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S505,S598)
	S603= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S509,S602)
	S605= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S511,S604)
	S608= GPR[rD]=lo                                            GPR-Hold(S514,S607)
	S610= [Lo]=lo                                               Lo-Hold(S516,S609)
	S612= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S518,S611)
	S614= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Hold(S520,S613)
	S616= [IR_DMMU1]={0,0,0,rD,0,18}                            IR_DMMU1-Hold(S522,S615)
	S618= [IR_WB]={0,0,0,rD,0,18}                               IR_WB-Hold(S524,S617)
	S620= [IR_DMMU2]={0,0,0,rD,0,18}                            IR_DMMU2-Hold(S526,S619)

