{
    "nl": "/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/51-openroad-fillinsertion/systolic_sorter.nl.v",
    "pnl": "/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/51-openroad-fillinsertion/systolic_sorter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/52-odb-cellfrequencytables/systolic_sorter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/52-odb-cellfrequencytables/systolic_sorter.odb",
    "sdc": "/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/51-openroad-fillinsertion/systolic_sorter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/12-openroad-staprepnr/nom_tt_025C_1v80/systolic_sorter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/12-openroad-staprepnr/nom_ss_100C_1v60/systolic_sorter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/12-openroad-staprepnr/nom_ff_n40C_1v95/systolic_sorter__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/05-yosys-jsonheader/systolic_sorter.h.json",
    "vh": "/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/28-odb-writeverilogheader/systolic_sorter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 441,
        "design__inferred_latch__count": 0,
        "design__instance__count": 47804,
        "design__instance__area": 105989,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 28,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00358435,
        "power__switching__total": 0.00203118,
        "power__leakage__total": 3.16191e-08,
        "power__total": 0.00561556,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.473644,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.478856,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.317624,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 17.1565,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.317624,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 19.0955,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3331,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 12,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 11,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7253552408467938,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 6.762858908746215,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.725355,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 14.771834,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 3331,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 12,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 11,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.05959513606838263,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 15.426835356918394,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.059595,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.019609,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 28,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.473644,
        "clock__skew__worst_setup": 0.478856,
        "timing__hold__ws": 0.317624,
        "timing__setup__ws": 17.1565,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.317624,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 19.0955,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 1751.0 1751.0",
        "design__core__bbox": "5.52 10.88 1745.24 1738.08",
        "design__io": 517,
        "design__die__area": 3066000,
        "design__core__area": 3004840,
        "design__instance__count__stdcell": 47804,
        "design__instance__area__stdcell": 105989,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0352728,
        "design__instance__utilization__stdcell": 0.0352728,
        "design__instance__count__class:inverter": 843,
        "design__instance__count__class:sequential_cell": 705,
        "design__instance__count__class:multi_input_combinational_cell": 1528,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 255706,
        "design__instance__count__class:tap_cell": 42679,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 515,
        "design__io__hpwl": 394669857,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 383776,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 1261,
        "design__instance__count__class:clock_buffer": 387,
        "design__instance__count__class:clock_inverter": 50,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 449,
        "antenna__violating__nets": 28,
        "antenna__violating__pins": 30,
        "route__antenna_violation__count": 28,
        "antenna_diodes_count": 351,
        "design__instance__count__class:antenna_cell": 351,
        "route__net": 4854,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 939,
        "route__wirelength__iter:1": 407403,
        "route__drc_errors__iter:2": 214,
        "route__wirelength__iter:2": 407017,
        "route__drc_errors__iter:3": 166,
        "route__wirelength__iter:3": 406973,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 406972,
        "route__drc_errors": 0,
        "route__wirelength": 406972,
        "route__vias": 29634,
        "route__vias__singlecut": 29634,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 1906.82
    }
}