0.6
2019.1
May 24 2019
15:06:07
D:/Digital-Electronics/Lab3 Simulating Combinational Logic/Task1-Testbench for the comparator/Task1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Digital-Electronics/Lab3 Simulating Combinational Logic/Task1-Testbench for the comparator/Task1.srcs/sources_1/imports/Task1/uni_comp_tb.sv,1603462112,systemVerilog,,,,uni_comp_tb,,,,,,,,
D:/Digital-Electronics/Lab3 Simulating Combinational Logic/Task1-Testbench for the comparator/Task1.srcs/sources_1/imports/uni_comp.sv,1603458829,systemVerilog,,D:/Digital-Electronics/Lab3 Simulating Combinational Logic/Task1-Testbench for the comparator/Task1.srcs/sources_1/imports/Task1/uni_comp_tb.sv,,uni_comp,,,,,,,,
