
;; Function qcget (qcget_, funcdef_no=0, decl_uid=3499, cgraph_uid=0, symbol_order=0)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 27 count 21 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 18 13 19 14 20 15 17 16
;; 2 succs { 17 3 }
;; 3 succs { 18 4 }
;; 4 succs { 19 5 }
;; 5 succs { 20 6 }
;; 6 succs { 18 7 }
;; 7 succs { 19 8 }
;; 8 succs { 20 9 }
;; 9 succs { 18 10 }
;; 10 succs { 19 11 }
;; 11 succs { 20 12 }
;; 12 succs { 16 }
;; 18 succs { 13 }
;; 13 succs { }
;; 19 succs { 14 }
;; 14 succs { }
;; 20 succs { 15 }
;; 15 succs { }
;; 17 succs { 16 }
;; 16 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 38.
verify found no changes in insn with uid = 68.
verify found no changes in insn with uid = 101.
verify found no changes in insn with uid = 134.
verify found no changes in insn with uid = 159.
verify found no changes in insn with uid = 174.
verify found no changes in insn with uid = 180.
verify found no changes in insn with uid = 186.
verify found no changes in insn with uid = 192.
verify found no changes in insn with uid = 195.
verify found no changes in insn with uid = 198.
verify found no changes in insn with uid = 212.
verify found no changes in insn with uid = 218.
verify found no changes in insn with uid = 224.
verify found no changes in insn with uid = 227.
verify found no changes in insn with uid = 230.
verify found no changes in insn with uid = 244.
verify found no changes in insn with uid = 250.
verify found no changes in insn with uid = 256.
verify found no changes in insn with uid = 259.
verify found no changes in insn with uid = 262.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r158: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r158,l0) best DIREG, allocno GENERAL_REGS
    r157: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r157,l0) best DIREG, allocno GENERAL_REGS
    r156: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r156,l0) best SIREG, allocno GENERAL_REGS
    r155: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r155,l0) best DIREG, allocno GENERAL_REGS
    r154: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r154,l0) best SIREG, allocno GENERAL_REGS
    r153: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r153,l0) best DIREG, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r152,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r151,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a8 (r150,l0) best DIREG, allocno GENERAL_REGS
    r149: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a9 (r149,l0) best DIREG, allocno GENERAL_REGS
    r148: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a10 (r148,l0) best SIREG, allocno GENERAL_REGS
    r147: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a11 (r147,l0) best DIREG, allocno GENERAL_REGS
    r146: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a12 (r146,l0) best SIREG, allocno GENERAL_REGS
    r145: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a13 (r145,l0) best DIREG, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r144,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r143,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a16 (r142,l0) best DIREG, allocno GENERAL_REGS
    r141: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a17 (r141,l0) best DIREG, allocno GENERAL_REGS
    r140: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a18 (r140,l0) best SIREG, allocno GENERAL_REGS
    r139: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a19 (r139,l0) best DIREG, allocno GENERAL_REGS
    r138: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a20 (r138,l0) best SIREG, allocno GENERAL_REGS
    r137: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a21 (r137,l0) best DIREG, allocno GENERAL_REGS
    r136: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a22 (r136,l0) best SIREG, allocno GENERAL_REGS
    r135: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a23 (r135,l0) best DIREG, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a26 (r132,l0) best DIREG, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a28 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a29 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a34 (r129,l0) best DIREG, allocno GENERAL_REGS
    r128: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a35 (r128,l0) best SIREG, allocno GENERAL_REGS
    r127: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a36 (r127,l0) best DREG, allocno GENERAL_REGS
    r126: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a37 (r126,l0) best CREG, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a38 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a39 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a40 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a45 (r122,l0) best DIREG, allocno GENERAL_REGS
    r121: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a46 (r121,l0) best SIREG, allocno GENERAL_REGS
    r120: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a47 (r120,l0) best DREG, allocno GENERAL_REGS
    r119: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a48 (r119,l0) best CREG, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a49 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a50 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a51 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a56 (r115,l0) best DIREG, allocno GENERAL_REGS
    r114: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a57 (r114,l0) best SIREG, allocno GENERAL_REGS
    r113: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a58 (r113,l0) best DREG, allocno GENERAL_REGS
    r112: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a59 (r112,l0) best CREG, allocno GENERAL_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a61 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a64 (r109,l0) best DIREG, allocno GENERAL_REGS
    r108: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a66 (r108,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r107: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a67 (r107,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r106: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a68 (r106,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r105: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a71 (r105,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a70 (r104,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r103,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r102: preferred SSE_REGS, alternative GENERAL_REGS, allocno SSE_REGS
    a30 (r102,l0) best SSE_REGS, allocno SSE_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r101,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a32 (r100,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a33 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred SSE_REGS, alternative GENERAL_REGS, allocno SSE_REGS
    a41 (r98,l0) best SSE_REGS, allocno SSE_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a42 (r97,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a43 (r96,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r95,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r94: preferred SSE_REGS, alternative GENERAL_REGS, allocno SSE_REGS
    a52 (r94,l0) best SSE_REGS, allocno SSE_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a53 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a54 (r92,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a55 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a62 (r90,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r89: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a63 (r89,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a65 (r88,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a69 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r158,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a1(r157,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a2(r156,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a3(r155,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a4(r154,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a5(r153,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a6(r152,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a7(r151,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a8(r150,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a9(r149,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a10(r148,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a11(r147,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a12(r146,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a13(r145,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a14(r144,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a15(r143,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a16(r142,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a17(r141,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a18(r140,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a19(r139,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a20(r138,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a21(r137,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a22(r136,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a23(r135,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a24(r134,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a25(r133,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a26(r132,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a27(r103,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a28(r131,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a29(r130,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a30(r102,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 CLOBBERED_REGS:4 Q_REGS:4 NON_Q_REGS:4 TLS_GOTBASE_REGS:4 GENERAL_REGS:4 FP_TOP_REG:31 FP_SECOND_REG:31 FLOAT_REGS:31 SSE_FIRST_REG:0 NO_REX_SSE_REGS:0 SSE_REGS:0 MMX_REGS:29 FP_TOP_SSE_REGS:33 FP_SECOND_SSE_REGS:33 FLOAT_SSE_REGS:33 FLOAT_INT_REGS:31 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:33 ALL_REGS:33 MEM:12
  a31(r101,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a32(r100,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:7
  a33(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:7
  a34(r129,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a35(r128,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a36(r127,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a37(r126,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a38(r125,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a39(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a40(r123,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a41(r98,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 CLOBBERED_REGS:4 Q_REGS:4 NON_Q_REGS:4 TLS_GOTBASE_REGS:4 GENERAL_REGS:4 FP_TOP_REG:31 FP_SECOND_REG:31 FLOAT_REGS:31 SSE_FIRST_REG:0 NO_REX_SSE_REGS:0 SSE_REGS:0 MMX_REGS:29 FP_TOP_SSE_REGS:33 FP_SECOND_SSE_REGS:33 FLOAT_SSE_REGS:33 FLOAT_INT_REGS:31 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:33 ALL_REGS:33 MEM:12
  a42(r97,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a43(r96,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:7
  a44(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:7
  a45(r122,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a46(r121,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a47(r120,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a48(r119,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a49(r118,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a50(r117,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a51(r116,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a52(r94,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 CLOBBERED_REGS:4 Q_REGS:4 NON_Q_REGS:4 TLS_GOTBASE_REGS:4 GENERAL_REGS:4 FP_TOP_REG:31 FP_SECOND_REG:31 FLOAT_REGS:31 SSE_FIRST_REG:0 NO_REX_SSE_REGS:0 SSE_REGS:0 MMX_REGS:29 FP_TOP_SSE_REGS:33 FP_SECOND_SSE_REGS:33 FLOAT_SSE_REGS:33 FLOAT_INT_REGS:31 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:33 ALL_REGS:33 MEM:12
  a53(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a54(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:7
  a55(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:7
  a56(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a57(r114,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a58(r113,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a59(r112,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a60(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a61(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a62(r90,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:6
  a63(r89,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:7
  a64(r109,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:7
  a65(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a66(r108,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a67(r107,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:8
  a68(r106,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8
  a69(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:96 NO_REX_SSE_REGS:96 SSE_REGS:96 MMX_REGS:156 INT_SSE_REGS:108 ALL_REGS:2496 MEM:46
  a70(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:16 NO_REX_SSE_REGS:16 SSE_REGS:16 MMX_REGS:26 INT_SSE_REGS:18 ALL_REGS:416 MEM:8
  a71(r105,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 TLS_GOTBASE_REGS:0 GENERAL_REGS:0 SSE_FIRST_REG:8 NO_REX_SSE_REGS:8 SSE_REGS:8 MMX_REGS:25 INT_SSE_REGS:18 ALL_REGS:312 MEM:8

   Insn 275(l0): point = 1
   Insn 262(l0): point = 4
   Insn 261(l0): point = 6
   Insn 260(l0): point = 8
   Insn 259(l0): point = 10
   Insn 258(l0): point = 12
   Insn 257(l0): point = 14
   Insn 256(l0): point = 16
   Insn 255(l0): point = 18
   Insn 254(l0): point = 20
   Insn 253(l0): point = 22
   Insn 252(l0): point = 24
   Insn 251(l0): point = 26
   Insn 250(l0): point = 28
   Insn 249(l0): point = 30
   Insn 248(l0): point = 32
   Insn 247(l0): point = 34
   Insn 246(l0): point = 36
   Insn 245(l0): point = 38
   Insn 244(l0): point = 40
   Insn 243(l0): point = 42
   Insn 242(l0): point = 44
   Insn 241(l0): point = 46
   Insn 240(l0): point = 48
   Insn 239(l0): point = 50
   Insn 238(l0): point = 52
   Insn 237(l0): point = 54
   Insn 236(l0): point = 56
   Insn 235(l0): point = 58
   Insn 234(l0): point = 60
   Insn 284(l0): point = 63
   Insn 230(l0): point = 66
   Insn 229(l0): point = 68
   Insn 228(l0): point = 70
   Insn 227(l0): point = 72
   Insn 226(l0): point = 74
   Insn 225(l0): point = 76
   Insn 224(l0): point = 78
   Insn 223(l0): point = 80
   Insn 222(l0): point = 82
   Insn 221(l0): point = 84
   Insn 220(l0): point = 86
   Insn 219(l0): point = 88
   Insn 218(l0): point = 90
   Insn 217(l0): point = 92
   Insn 216(l0): point = 94
   Insn 215(l0): point = 96
   Insn 214(l0): point = 98
   Insn 213(l0): point = 100
   Insn 212(l0): point = 102
   Insn 211(l0): point = 104
   Insn 210(l0): point = 106
   Insn 209(l0): point = 108
   Insn 208(l0): point = 110
   Insn 207(l0): point = 112
   Insn 206(l0): point = 114
   Insn 205(l0): point = 116
   Insn 204(l0): point = 118
   Insn 203(l0): point = 120
   Insn 202(l0): point = 122
   Insn 281(l0): point = 125
   Insn 198(l0): point = 128
   Insn 197(l0): point = 130
   Insn 196(l0): point = 132
   Insn 195(l0): point = 134
   Insn 194(l0): point = 136
   Insn 193(l0): point = 138
   Insn 192(l0): point = 140
   Insn 191(l0): point = 142
   Insn 190(l0): point = 144
   Insn 189(l0): point = 146
   Insn 188(l0): point = 148
   Insn 187(l0): point = 150
   Insn 186(l0): point = 152
   Insn 185(l0): point = 154
   Insn 184(l0): point = 156
   Insn 183(l0): point = 158
   Insn 182(l0): point = 160
   Insn 181(l0): point = 162
   Insn 180(l0): point = 164
   Insn 179(l0): point = 166
   Insn 178(l0): point = 168
   Insn 177(l0): point = 170
   Insn 176(l0): point = 172
   Insn 175(l0): point = 174
   Insn 174(l0): point = 176
   Insn 173(l0): point = 178
   Insn 172(l0): point = 180
   Insn 171(l0): point = 182
   Insn 170(l0): point = 184
   Insn 169(l0): point = 186
   Insn 168(l0): point = 188
   Insn 167(l0): point = 190
   Insn 166(l0): point = 192
   Insn 165(l0): point = 194
   Insn 164(l0): point = 196
   Insn 278(l0): point = 199
   Insn 271(l0): point = 202
   Insn 159(l0): point = 204
   Insn 158(l0): point = 206
   Insn 157(l0): point = 208
   Insn 156(l0): point = 210
   Insn 155(l0): point = 212
   Insn 154(l0): point = 214
   Insn 153(l0): point = 216
   Insn 152(l0): point = 218
   Insn 151(l0): point = 220
   Insn 150(l0): point = 222
   Insn 149(l0): point = 224
   Insn 148(l0): point = 226
   Insn 146(l0): point = 229
   Insn 145(l0): point = 231
   Insn 144(l0): point = 233
   Insn 142(l0): point = 236
   Insn 141(l0): point = 238
   Insn 140(l0): point = 240
   Insn 138(l0): point = 243
   Insn 137(l0): point = 245
   Insn 136(l0): point = 247
   Insn 135(l0): point = 249
   Insn 134(l0): point = 251
   Insn 133(l0): point = 253
   Insn 132(l0): point = 255
   Insn 131(l0): point = 257
   Insn 130(l0): point = 259
   Insn 129(l0): point = 261
   Insn 128(l0): point = 263
   Insn 127(l0): point = 265
   Insn 126(l0): point = 267
   Insn 125(l0): point = 269
   Insn 124(l0): point = 271
   Insn 123(l0): point = 273
   Insn 122(l0): point = 275
   Insn 121(l0): point = 277
   Insn 120(l0): point = 279
   Insn 119(l0): point = 281
   Insn 118(l0): point = 283
   Insn 117(l0): point = 285
   Insn 116(l0): point = 287
   Insn 115(l0): point = 289
   Insn 113(l0): point = 292
   Insn 112(l0): point = 294
   Insn 111(l0): point = 296
   Insn 109(l0): point = 299
   Insn 108(l0): point = 301
   Insn 107(l0): point = 303
   Insn 105(l0): point = 306
   Insn 104(l0): point = 308
   Insn 103(l0): point = 310
   Insn 102(l0): point = 312
   Insn 101(l0): point = 314
   Insn 100(l0): point = 316
   Insn 99(l0): point = 318
   Insn 98(l0): point = 320
   Insn 97(l0): point = 322
   Insn 96(l0): point = 324
   Insn 95(l0): point = 326
   Insn 94(l0): point = 328
   Insn 93(l0): point = 330
   Insn 92(l0): point = 332
   Insn 91(l0): point = 334
   Insn 90(l0): point = 336
   Insn 89(l0): point = 338
   Insn 88(l0): point = 340
   Insn 87(l0): point = 342
   Insn 86(l0): point = 344
   Insn 85(l0): point = 346
   Insn 84(l0): point = 348
   Insn 83(l0): point = 350
   Insn 82(l0): point = 352
   Insn 80(l0): point = 355
   Insn 79(l0): point = 357
   Insn 78(l0): point = 359
   Insn 76(l0): point = 362
   Insn 75(l0): point = 364
   Insn 74(l0): point = 366
   Insn 72(l0): point = 369
   Insn 71(l0): point = 371
   Insn 70(l0): point = 373
   Insn 69(l0): point = 375
   Insn 68(l0): point = 377
   Insn 67(l0): point = 379
   Insn 66(l0): point = 381
   Insn 65(l0): point = 383
   Insn 64(l0): point = 385
   Insn 63(l0): point = 387
   Insn 62(l0): point = 389
   Insn 61(l0): point = 391
   Insn 60(l0): point = 393
   Insn 59(l0): point = 395
   Insn 58(l0): point = 397
   Insn 57(l0): point = 399
   Insn 56(l0): point = 401
   Insn 55(l0): point = 403
   Insn 54(l0): point = 405
   Insn 53(l0): point = 407
   Insn 52(l0): point = 409
   Insn 51(l0): point = 411
   Insn 42(l0): point = 414
   Insn 41(l0): point = 416
   Insn 40(l0): point = 418
   Insn 39(l0): point = 420
   Insn 38(l0): point = 422
   Insn 37(l0): point = 424
   Insn 36(l0): point = 426
   Insn 35(l0): point = 428
   Insn 34(l0): point = 430
   Insn 33(l0): point = 432
   Insn 32(l0): point = 434
   Insn 31(l0): point = 436
   Insn 30(l0): point = 438
   Insn 29(l0): point = 440
   Insn 28(l0): point = 442
   Insn 27(l0): point = 444
   Insn 26(l0): point = 446
   Insn 25(l0): point = 448
   Insn 24(l0): point = 450
   Insn 23(l0): point = 452
   Insn 22(l0): point = 454
   Insn 21(l0): point = 456
   Insn 20(l0): point = 458
   Insn 19(l0): point = 460
   Insn 18(l0): point = 462
   Insn 17(l0): point = 464
   Insn 16(l0): point = 466
   Insn 15(l0): point = 468
   Insn 14(l0): point = 470
   Insn 13(l0): point = 472
   Insn 12(l0): point = 474
   Insn 11(l0): point = 476
   Insn 10(l0): point = 478
   Insn 9(l0): point = 480
   Insn 8(l0): point = 482
   Insn 4(l0): point = 484
   Insn 3(l0): point = 486
   Insn 2(l0): point = 488
 a0(r158): [13..14]
 a1(r157): [19..24]
 a2(r156): [21..26]
 a3(r155): [31..36]
 a4(r154): [33..38]
 a5(r153): [43..44]
 a6(r152): [53..54]
 a7(r151): [59..60]
 a8(r150): [75..76]
 a9(r149): [81..86]
 a10(r148): [83..88]
 a11(r147): [93..98]
 a12(r146): [95..100]
 a13(r145): [105..106]
 a14(r144): [115..116]
 a15(r143): [121..122]
 a16(r142): [137..138]
 a17(r141): [143..148]
 a18(r140): [145..150]
 a19(r139): [155..160]
 a20(r138): [157..162]
 a21(r137): [167..172]
 a22(r136): [169..174]
 a23(r135): [179..180]
 a24(r134): [189..190]
 a25(r133): [195..196]
 a26(r132): [207..208]
 a27(r103): [211..212]
 a28(r131): [219..220]
 a29(r130): [223..224]
 a30(r102): [223..226]
 a31(r101): [232..233]
 a32(r100): [239..240]
 a33(r99): [246..247]
 a34(r129): [256..271]
 a35(r128): [258..273]
 a36(r127): [260..275]
 a37(r126): [262..277]
 a38(r125): [264..279]
 a39(r124): [266..281]
 a40(r123): [286..287]
 a41(r98): [286..289]
 a42(r97): [295..296]
 a43(r96): [302..303]
 a44(r95): [309..310]
 a45(r122): [319..334]
 a46(r121): [321..336]
 a47(r120): [323..338]
 a48(r119): [325..340]
 a49(r118): [327..342]
 a50(r117): [329..344]
 a51(r116): [349..350]
 a52(r94): [349..352]
 a53(r93): [358..359]
 a54(r92): [365..366]
 a55(r91): [372..373]
 a56(r115): [382..397]
 a57(r114): [384..399]
 a58(r113): [386..401]
 a59(r112): [388..403]
 a60(r111): [390..405]
 a61(r110): [392..407]
 a62(r90): [417..418]
 a63(r89): [419..420]
 a64(r109): [425..426]
 a65(r88): [429..430]
 a66(r108): [439..440]
 a67(r107): [445..446]
 a68(r106): [451..452]
 a69(r87): [455..474]
 a70(r104): [477..480]
 a71(r105): [477..478]
Compressing live ranges: from 491 to 92 - 18%
Ranges after the compression:
 a0(r158): [0..1]
 a1(r157): [2..3]
 a2(r156): [2..3]
 a3(r155): [4..5]
 a4(r154): [4..5]
 a5(r153): [6..7]
 a6(r152): [8..9]
 a7(r151): [10..11]
 a8(r150): [12..13]
 a9(r149): [14..15]
 a10(r148): [14..15]
 a11(r147): [16..17]
 a12(r146): [16..17]
 a13(r145): [18..19]
 a14(r144): [20..21]
 a15(r143): [22..23]
 a16(r142): [24..25]
 a17(r141): [26..27]
 a18(r140): [26..27]
 a19(r139): [28..29]
 a20(r138): [28..29]
 a21(r137): [30..31]
 a22(r136): [30..31]
 a23(r135): [32..33]
 a24(r134): [34..35]
 a25(r133): [36..37]
 a26(r132): [38..39]
 a27(r103): [40..41]
 a28(r131): [42..43]
 a29(r130): [44..45]
 a30(r102): [44..45]
 a31(r101): [46..47]
 a32(r100): [48..49]
 a33(r99): [50..51]
 a34(r129): [52..53]
 a35(r128): [52..53]
 a36(r127): [52..53]
 a37(r126): [52..53]
 a38(r125): [52..53]
 a39(r124): [52..53]
 a40(r123): [54..55]
 a41(r98): [54..55]
 a42(r97): [56..57]
 a43(r96): [58..59]
 a44(r95): [60..61]
 a45(r122): [62..63]
 a46(r121): [62..63]
 a47(r120): [62..63]
 a48(r119): [62..63]
 a49(r118): [62..63]
 a50(r117): [62..63]
 a51(r116): [64..65]
 a52(r94): [64..65]
 a53(r93): [66..67]
 a54(r92): [68..69]
 a55(r91): [70..71]
 a56(r115): [72..73]
 a57(r114): [72..73]
 a58(r113): [72..73]
 a59(r112): [72..73]
 a60(r111): [72..73]
 a61(r110): [72..73]
 a62(r90): [74..75]
 a63(r89): [76..77]
 a64(r109): [78..79]
 a65(r88): [80..81]
 a66(r108): [82..83]
 a67(r107): [84..85]
 a68(r106): [86..87]
 a69(r87): [88..89]
 a70(r104): [90..91]
 a71(r105): [90..91]
  regions=1, blocks=21, points=92
    allocnos=72 (big 0), copies=0, conflicts=0, ranges=72
Disposition:
   69:r87  l0     0   65:r88  l0     0   63:r89  l0     0   62:r90  l0     0
   55:r91  l0     0   54:r92  l0     0   53:r93  l0     0   52:r94  l0    21
   44:r95  l0     0   43:r96  l0     0   42:r97  l0     0   41:r98  l0    21
   33:r99  l0     0   32:r100 l0     0   31:r101 l0     0   30:r102 l0    21
   27:r103 l0     0   70:r104 l0     0   71:r105 l0     1   68:r106 l0     0
   67:r107 l0     0   66:r108 l0     0   64:r109 l0     0   61:r110 l0    37
   60:r111 l0     5   59:r112 l0     2   58:r113 l0     1   57:r114 l0     4
   56:r115 l0     0   51:r116 l0     0   50:r117 l0    37   49:r118 l0     5
   48:r119 l0     2   47:r120 l0     1   46:r121 l0     4   45:r122 l0     0
   40:r123 l0     0   39:r124 l0    37   38:r125 l0     5   37:r126 l0     2
   36:r127 l0     1   35:r128 l0     4   34:r129 l0     0   29:r130 l0     0
   28:r131 l0     0   26:r132 l0     0   25:r133 l0     0   24:r134 l0     0
   23:r135 l0     0   22:r136 l0     2   21:r137 l0     0   20:r138 l0     2
   19:r139 l0     0   18:r140 l0     2   17:r141 l0     0   16:r142 l0     0
   15:r143 l0     0   14:r144 l0     0   13:r145 l0     0   12:r146 l0     2
   11:r147 l0     0   10:r148 l0     2    9:r149 l0     0    8:r150 l0     0
    7:r151 l0     0    6:r152 l0     0    5:r153 l0     0    4:r154 l0     2
    3:r155 l0     0    2:r156 l0     2    1:r157 l0     0    0:r158 l0     0
+++Costs: overall -34, reg -34, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


qcget

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 38 [r9]
;;  ref usage 	r0={25d,3u} r1={32d,11u} r2={25d,3u} r4={35d,14u} r5={43d,22u} r6={1d,20u} r7={10d,59u} r8={21d} r9={21d} r10={21d} r11={21d} r12={21d} r13={21d} r14={21d} r15={21d} r16={1d,19u} r17={82d,10u} r18={21d} r19={21d} r20={1d,120u} r21={22d} r22={22d} r23={22d} r24={22d} r25={22d} r26={22d} r27={22d} r28={22d} r29={21d} r30={21d} r31={21d} r32={21d} r33={21d} r34={21d} r35={21d} r36={21d} r37={25d,3u} r38={25d,3u} r39={21d} r40={21d} r45={21d} r46={21d} r47={21d} r48={21d} r49={21d} r50={21d} r51={21d} r52={21d} r53={21d} r54={21d} r55={21d} r56={21d} r57={21d} r58={21d} r59={21d} r60={21d} r61={21d} r62={21d} r63={21d} r64={21d} r65={21d} r66={21d} r67={21d} r68={21d} r69={21d} r70={21d} r71={21d} r72={21d} r73={21d} r74={21d} r75={21d} r76={21d} r77={21d} r78={21d} r79={21d} r80={21d} r87={2d,10u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} 
;;    total ref usage 2098{1730d,368u,0e} in 236{215 regular + 21 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 90 104 105 106 107 108 109
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -680 [0xfffffffffffffd58])) [13 rho+0 S8 A64])
        (reg:DI 5 di [ rho ])) "../src/qcget.f":2 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ rho ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -688 [0xfffffffffffffd50])) [13 rmu+0 S8 A64])
        (reg:DI 4 si [ rmu ])) "../src/qcget.f":2 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ rmu ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -696 [0xfffffffffffffd48])) [13 vso+0 S8 A64])
        (reg:DI 1 dx [ vso ])) "../src/qcget.f":2 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 1 dx [ vso ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -180 [0xffffffffffffff4c])) [2 lu+0 S4 A32])
        (const_int 11 [0xb])) "../src/qcget.f":6 82 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (parallel [
            (set (reg:DI 104)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":7 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 10 9 11 2 (set (reg:DI 105)
        (mem/c:DI (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1427eeab0 *lC0>) [0 MEM[(void *)"qcon.def"]+0 S8 A8])) "../src/qcget.f":7 81 {*movdi_internal}
     (nil))
(insn 11 10 12 2 (set (mem/c:DI (reg:DI 104) [0 MEM[(void *)&fname]+0 S8 A64])
        (reg:DI 105)) "../src/qcget.f":7 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 105)
        (expr_list:REG_DEAD (reg:DI 104)
            (nil))))
(insn 12 11 13 2 (parallel [
            (set (reg/f:DI 87 [ _1 ])
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":7 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 13 12 14 2 (parallel [
            (set (reg/f:DI 87 [ _1 ])
                (plus:DI (reg/f:DI 87 [ _1 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":7 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 14 13 15 2 (set (mem:DI (reg/f:DI 87 [ _1 ]) [0 MEM[(void *)_1]+0 S8 A8])
        (const_int 2314885530818453536 [0x2020202020202020])) "../src/qcget.f":7 81 {*movdi_internal}
     (nil))
(insn 15 14 16 2 (set (mem:DI (plus:DI (reg/f:DI 87 [ _1 ])
                (const_int 8 [0x8])) [0 MEM[(void *)_1]+8 S8 A8])
        (const_int 2314885530818453536 [0x2020202020202020])) "../src/qcget.f":7 81 {*movdi_internal}
     (nil))
(insn 16 15 17 2 (set (mem:DI (plus:DI (reg/f:DI 87 [ _1 ])
                (const_int 16 [0x10])) [0 MEM[(void *)_1]+16 S8 A8])
        (const_int 2314885530818453536 [0x2020202020202020])) "../src/qcget.f":7 81 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (mem:DI (plus:DI (reg/f:DI 87 [ _1 ])
                (const_int 24 [0x18])) [0 MEM[(void *)_1]+24 S8 A8])
        (const_int 2314885530818453536 [0x2020202020202020])) "../src/qcget.f":7 81 {*movdi_internal}
     (nil))
(insn 18 17 19 2 (set (mem:DI (plus:DI (reg/f:DI 87 [ _1 ])
                (const_int 32 [0x20])) [0 MEM[(void *)_1]+32 S8 A8])
        (const_int 2314885530818453536 [0x2020202020202020])) "../src/qcget.f":7 81 {*movdi_internal}
     (nil))
(insn 19 18 20 2 (set (mem:DI (plus:DI (reg/f:DI 87 [ _1 ])
                (const_int 40 [0x28])) [0 MEM[(void *)_1]+40 S8 A8])
        (const_int 2314885530818453536 [0x2020202020202020])) "../src/qcget.f":7 81 {*movdi_internal}
     (nil))
(insn 20 19 21 2 (set (mem:DI (plus:DI (reg/f:DI 87 [ _1 ])
                (const_int 48 [0x30])) [0 MEM[(void *)_1]+48 S8 A8])
        (const_int 2314885530818453536 [0x2020202020202020])) "../src/qcget.f":7 81 {*movdi_internal}
     (nil))
(insn 21 20 22 2 (set (mem:DI (plus:DI (reg/f:DI 87 [ _1 ])
                (const_int 56 [0x38])) [0 MEM[(void *)_1]+56 S8 A8])
        (const_int 2314885530818453536 [0x2020202020202020])) "../src/qcget.f":7 81 {*movdi_internal}
     (nil))
(insn 22 21 23 2 (set (mem:DI (plus:DI (reg/f:DI 87 [ _1 ])
                (const_int 64 [0x40])) [0 MEM[(void *)_1]+64 S8 A8])
        (const_int 2314885530818453536 [0x2020202020202020])) "../src/qcget.f":7 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ _1 ])
        (nil)))
(insn 23 22 24 2 (set (reg/f:DI 106)
        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1427eeb40 *lC1>)) "../src/qcget.f":8 81 {*movdi_internal}
     (nil))
(insn 24 23 25 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -664 [0xfffffffffffffd68])) [6 open_parm.0.common.filename+0 S8 A64])
        (reg/f:DI 106)) "../src/qcget.f":8 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 106)
        (nil)))
(insn 25 24 26 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -656 [0xfffffffffffffd70])) [2 open_parm.0.common.line+0 S4 A64])
        (const_int 8 [0x8])) "../src/qcget.f":8 82 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (parallel [
            (set (reg:DI 107)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":8 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 27 26 28 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -624 [0xfffffffffffffd90])) [6 open_parm.0.file+0 S8 A64])
        (reg:DI 107)) "../src/qcget.f":8 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 107)
        (nil)))
(insn 28 27 29 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -628 [0xfffffffffffffd8c])) [2 open_parm.0.file_len+0 S4 A32])
        (const_int 80 [0x50])) "../src/qcget.f":8 82 {*movsi_internal}
     (nil))
(insn 29 28 30 2 (set (reg/f:DI 108)
        (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x1427eebd0 *lC2>)) "../src/qcget.f":8 81 {*movdi_internal}
     (nil))
(insn 30 29 31 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -616 [0xfffffffffffffd98])) [6 open_parm.0.status+0 S8 A64])
        (reg/f:DI 108)) "../src/qcget.f":8 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 108)
        (nil)))
(insn 31 30 32 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -608 [0xfffffffffffffda0])) [2 open_parm.0.status_len+0 S4 A64])
        (const_int 3 [0x3])) "../src/qcget.f":8 82 {*movsi_internal}
     (nil))
(insn 32 31 33 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -440 [0xfffffffffffffe48])) [2 open_parm.0.readonly+0 S4 A64])
        (const_int 0 [0])) "../src/qcget.f":8 82 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -672 [0xfffffffffffffd60])) [2 open_parm.0.common.flags+0 S4 A64])
        (const_int 16777988 [0x1000304])) "../src/qcget.f":8 82 {*movsi_internal}
     (nil))
(insn 34 33 35 2 (set (reg:SI 88 [ lu.5_2 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -180 [0xffffffffffffff4c])) [2 lu+0 S4 A32])) "../src/qcget.f":8 82 {*movsi_internal}
     (nil))
(insn 35 34 36 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -668 [0xfffffffffffffd64])) [2 open_parm.0.common.unit+0 S4 A32])
        (reg:SI 88 [ lu.5_2 ])) "../src/qcget.f":8 82 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 88 [ lu.5_2 ])
        (nil)))
(insn 36 35 37 2 (parallel [
            (set (reg:DI 109)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":8 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 37 36 38 2 (set (reg:DI 5 di)
        (reg:DI 109)) "../src/qcget.f":8 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 109)
        (nil)))
(call_insn 38 37 39 2 (call (mem:QI (symbol_ref:DI ("_gfortran_st_open") [flags 0x41]  <function_decl 0x1427e0900 _gfortran_st_open>) [0 _gfortran_st_open S1 A8])
        (const_int 0 [0])) "../src/qcget.f":8 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 39 38 40 2 (set (reg:SI 89 [ _3 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -672 [0xfffffffffffffd60])) [2 open_parm.0.common.flags+0 S4 A64])) "../src/qcget.f":8 82 {*movsi_internal}
     (nil))
(insn 40 39 41 2 (parallel [
            (set (reg:SI 90 [ _4 ])
                (and:SI (reg:SI 89 [ _3 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":8 391 {*andsi_1}
     (expr_list:REG_DEAD (reg:SI 89 [ _3 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 41 40 42 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90 [ _4 ])
            (const_int 1 [0x1]))) "../src/qcget.f":8 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 90 [ _4 ])
        (nil)))
(jump_insn 42 41 270 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 274)
            (pc))) "../src/qcget.f":8 617 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 274)
;;  succ:       17
;;              3 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 91 110 111 112 113 114 115
(note 270 42 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 45 270 51 3 ("L.1") NOTE_INSN_DELETED_LABEL 3)
(insn 51 45 52 3 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 iline+0 S4 A64])
        (const_int 0 [0])) "../src/qcget.f":9 82 {*movsi_internal}
     (nil))
(insn 52 51 53 3 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -184 [0xffffffffffffff48])) [2 nval+0 S4 A64])
        (const_int 1 [0x1])) "../src/qcget.f":12 82 {*movsi_internal}
     (nil))
(insn 53 52 54 3 (parallel [
            (set (reg:DI 110)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -188 [0xffffffffffffff44])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":13 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 54 53 55 3 (parallel [
            (set (reg:DI 111)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -184 [0xffffffffffffff48])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":13 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 55 54 56 3 (parallel [
            (set (reg:DI 112)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -84 [0xffffffffffffffac])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":13 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 56 55 57 3 (parallel [
            (set (reg:DI 113)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":13 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 57 56 58 3 (parallel [
            (set (reg:DI 114)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":13 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 58 57 59 3 (parallel [
            (set (reg:DI 115)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -180 [0xffffffffffffff4c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":13 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 59 58 60 3 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":13 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
            (nil))))
(insn 60 59 61 3 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [2  S4 A32])
        (const_int 80 [0x50])) "../src/qcget.f":13 61 {*pushsi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 61 60 62 3 (set (reg:DI 38 r9)
        (reg:DI 110)) "../src/qcget.f":13 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 110)
        (nil)))
(insn 62 61 63 3 (set (reg:DI 37 r8)
        (reg:DI 111)) "../src/qcget.f":13 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 111)
        (nil)))
(insn 63 62 64 3 (set (reg:DI 2 cx)
        (reg:DI 112)) "../src/qcget.f":13 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 112)
        (nil)))
(insn 64 63 65 3 (set (reg:DI 1 dx)
        (reg:DI 113)) "../src/qcget.f":13 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 113)
        (nil)))
(insn 65 64 66 3 (set (reg:DI 4 si)
        (reg:DI 114)) "../src/qcget.f":13 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 114)
        (nil)))
(insn 66 65 67 3 (set (reg:DI 5 di)
        (reg:DI 115)) "../src/qcget.f":13 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 115)
        (nil)))
(insn 67 66 68 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) "../src/qcget.f":13 84 {*movqi_internal}
     (nil))
(call_insn 68 67 69 3 (call (mem:QI (symbol_ref:DI ("rread_") [flags 0x41]  <function_decl 0x1427e4900 rread>) [0 rread S1 A8])
        (const_int 16 [0x10])) "../src/qcget.f":13 655 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_DEAD (reg:QI 0 ax)
                                (nil))))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 69 68 70 3 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":13 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 70 69 71 3 (set (reg:SI 91 [ ierr.6_5 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [2 ierr+0 S4 A32])) "../src/qcget.f":14 82 {*movsi_internal}
     (nil))
(insn 71 70 72 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ ierr.6_5 ])
            (const_int 1 [0x1]))) "../src/qcget.f":14 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 91 [ ierr.6_5 ])
        (nil)))
(jump_insn 72 71 73 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 277)
            (pc))) "../src/qcget.f":14 617 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 277)
;;  succ:       18
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 92
(note 73 72 74 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 4 (set (reg:SI 92 [ ierr.7_6 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [2 ierr+0 S4 A32])) "../src/qcget.f":15 82 {*movsi_internal}
     (nil))
(insn 75 74 76 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ ierr.7_6 ])
            (const_int -1 [0xffffffffffffffff]))) "../src/qcget.f":15 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 92 [ ierr.7_6 ])
        (nil)))
(jump_insn 76 75 77 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 280)
            (pc))) "../src/qcget.f":15 617 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 280)
;;  succ:       19
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 93
(note 77 76 78 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 5 (set (reg:SI 93 [ nval.8_7 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -184 [0xffffffffffffff48])) [2 nval+0 S4 A64])) "../src/qcget.f":16 82 {*movsi_internal}
     (nil))
(insn 79 78 80 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 93 [ nval.8_7 ])
            (const_int 0 [0]))) "../src/qcget.f":16 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 93 [ nval.8_7 ])
        (nil)))
(jump_insn 80 79 81 5 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 283)
            (pc))) "../src/qcget.f":16 617 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (nil))
 -> 283)
;;  succ:       20
;;              6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 94 95 116 117 118 119 120 121 122
(note 81 80 82 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 6 (set (reg:SF 94 [ rval.9_8 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [3 rval+0 S4 A32])) "../src/qcget.f":17 127 {*movsf_internal}
     (nil))
(insn 83 82 84 6 (set (reg/f:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -680 [0xfffffffffffffd58])) [13 rho+0 S8 A64])) "../src/qcget.f":17 81 {*movdi_internal}
     (nil))
(insn 84 83 85 6 (set (mem:SF (reg/f:DI 116) [3 *rho_41(D)+0 S4 A32])
        (reg:SF 94 [ rval.9_8 ])) "../src/qcget.f":17 127 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 116)
        (expr_list:REG_DEAD (reg:SF 94 [ rval.9_8 ])
            (nil))))
(insn 85 84 86 6 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -184 [0xffffffffffffff48])) [2 nval+0 S4 A64])
        (const_int 1 [0x1])) "../src/qcget.f":20 82 {*movsi_internal}
     (nil))
(insn 86 85 87 6 (parallel [
            (set (reg:DI 117)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -188 [0xffffffffffffff44])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":21 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 87 86 88 6 (parallel [
            (set (reg:DI 118)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -184 [0xffffffffffffff48])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":21 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 88 87 89 6 (parallel [
            (set (reg:DI 119)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -84 [0xffffffffffffffac])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":21 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 89 88 90 6 (parallel [
            (set (reg:DI 120)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":21 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 90 89 91 6 (parallel [
            (set (reg:DI 121)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":21 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 91 90 92 6 (parallel [
            (set (reg:DI 122)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -180 [0xffffffffffffff4c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":21 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 92 91 93 6 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":21 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
            (nil))))
(insn 93 92 94 6 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [2  S4 A32])
        (const_int 80 [0x50])) "../src/qcget.f":21 61 {*pushsi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 94 93 95 6 (set (reg:DI 38 r9)
        (reg:DI 117)) "../src/qcget.f":21 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 117)
        (nil)))
(insn 95 94 96 6 (set (reg:DI 37 r8)
        (reg:DI 118)) "../src/qcget.f":21 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 118)
        (nil)))
(insn 96 95 97 6 (set (reg:DI 2 cx)
        (reg:DI 119)) "../src/qcget.f":21 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 119)
        (nil)))
(insn 97 96 98 6 (set (reg:DI 1 dx)
        (reg:DI 120)) "../src/qcget.f":21 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 120)
        (nil)))
(insn 98 97 99 6 (set (reg:DI 4 si)
        (reg:DI 121)) "../src/qcget.f":21 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 121)
        (nil)))
(insn 99 98 100 6 (set (reg:DI 5 di)
        (reg:DI 122)) "../src/qcget.f":21 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 122)
        (nil)))
(insn 100 99 101 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) "../src/qcget.f":21 84 {*movqi_internal}
     (nil))
(call_insn 101 100 102 6 (call (mem:QI (symbol_ref:DI ("rread_") [flags 0x41]  <function_decl 0x1427e4900 rread>) [0 rread S1 A8])
        (const_int 16 [0x10])) "../src/qcget.f":21 655 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_DEAD (reg:QI 0 ax)
                                (nil))))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 102 101 103 6 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":21 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 103 102 104 6 (set (reg:SI 95 [ ierr.10_9 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [2 ierr+0 S4 A32])) "../src/qcget.f":22 82 {*movsi_internal}
     (nil))
(insn 104 103 105 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 95 [ ierr.10_9 ])
            (const_int 1 [0x1]))) "../src/qcget.f":22 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 95 [ ierr.10_9 ])
        (nil)))
(jump_insn 105 104 106 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 277)
            (pc))) "../src/qcget.f":22 617 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 277)
;;  succ:       18
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 96
(note 106 105 107 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 7 (set (reg:SI 96 [ ierr.11_10 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [2 ierr+0 S4 A32])) "../src/qcget.f":23 82 {*movsi_internal}
     (nil))
(insn 108 107 109 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 96 [ ierr.11_10 ])
            (const_int -1 [0xffffffffffffffff]))) "../src/qcget.f":23 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 96 [ ierr.11_10 ])
        (nil)))
(jump_insn 109 108 110 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 280)
            (pc))) "../src/qcget.f":23 617 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 280)
;;  succ:       19
;;              8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 97
(note 110 109 111 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 8 (set (reg:SI 97 [ nval.12_11 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -184 [0xffffffffffffff48])) [2 nval+0 S4 A64])) "../src/qcget.f":24 82 {*movsi_internal}
     (nil))
(insn 112 111 113 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 97 [ nval.12_11 ])
            (const_int 0 [0]))) "../src/qcget.f":24 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 97 [ nval.12_11 ])
        (nil)))
(jump_insn 113 112 114 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 283)
            (pc))) "../src/qcget.f":24 617 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (nil))
 -> 283)
;;  succ:       20
;;              9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 98 99 123 124 125 126 127 128 129
(note 114 113 115 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 115 114 116 9 (set (reg:SF 98 [ rval.13_12 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [3 rval+0 S4 A32])) "../src/qcget.f":25 127 {*movsf_internal}
     (nil))
(insn 116 115 117 9 (set (reg/f:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -688 [0xfffffffffffffd50])) [13 rmu+0 S8 A64])) "../src/qcget.f":25 81 {*movdi_internal}
     (nil))
(insn 117 116 118 9 (set (mem:SF (reg/f:DI 123) [3 *rmu_45(D)+0 S4 A32])
        (reg:SF 98 [ rval.13_12 ])) "../src/qcget.f":25 127 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 123)
        (expr_list:REG_DEAD (reg:SF 98 [ rval.13_12 ])
            (nil))))
(insn 118 117 119 9 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -184 [0xffffffffffffff48])) [2 nval+0 S4 A64])
        (const_int 1 [0x1])) "../src/qcget.f":28 82 {*movsi_internal}
     (nil))
(insn 119 118 120 9 (parallel [
            (set (reg:DI 124)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -188 [0xffffffffffffff44])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":29 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 120 119 121 9 (parallel [
            (set (reg:DI 125)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -184 [0xffffffffffffff48])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":29 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 121 120 122 9 (parallel [
            (set (reg:DI 126)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -84 [0xffffffffffffffac])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":29 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 122 121 123 9 (parallel [
            (set (reg:DI 127)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":29 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 123 122 124 9 (parallel [
            (set (reg:DI 128)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":29 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 124 123 125 9 (parallel [
            (set (reg:DI 129)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -180 [0xffffffffffffff4c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":29 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 125 124 126 9 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":29 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
            (nil))))
(insn 126 125 127 9 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [2  S4 A32])
        (const_int 80 [0x50])) "../src/qcget.f":29 61 {*pushsi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 127 126 128 9 (set (reg:DI 38 r9)
        (reg:DI 124)) "../src/qcget.f":29 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 124)
        (nil)))
(insn 128 127 129 9 (set (reg:DI 37 r8)
        (reg:DI 125)) "../src/qcget.f":29 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 125)
        (nil)))
(insn 129 128 130 9 (set (reg:DI 2 cx)
        (reg:DI 126)) "../src/qcget.f":29 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 126)
        (nil)))
(insn 130 129 131 9 (set (reg:DI 1 dx)
        (reg:DI 127)) "../src/qcget.f":29 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 127)
        (nil)))
(insn 131 130 132 9 (set (reg:DI 4 si)
        (reg:DI 128)) "../src/qcget.f":29 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 128)
        (nil)))
(insn 132 131 133 9 (set (reg:DI 5 di)
        (reg:DI 129)) "../src/qcget.f":29 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 129)
        (nil)))
(insn 133 132 134 9 (set (reg:QI 0 ax)
        (const_int 0 [0])) "../src/qcget.f":29 84 {*movqi_internal}
     (nil))
(call_insn 134 133 135 9 (call (mem:QI (symbol_ref:DI ("rread_") [flags 0x41]  <function_decl 0x1427e4900 rread>) [0 rread S1 A8])
        (const_int 16 [0x10])) "../src/qcget.f":29 655 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_DEAD (reg:QI 0 ax)
                                (nil))))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 135 134 136 9 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":29 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 136 135 137 9 (set (reg:SI 99 [ ierr.14_13 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [2 ierr+0 S4 A32])) "../src/qcget.f":30 82 {*movsi_internal}
     (nil))
(insn 137 136 138 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 99 [ ierr.14_13 ])
            (const_int 1 [0x1]))) "../src/qcget.f":30 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 99 [ ierr.14_13 ])
        (nil)))
(jump_insn 138 137 139 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 277)
            (pc))) "../src/qcget.f":30 617 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 277)
;;  succ:       18
;;              10 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (RTL)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 100
(note 139 138 140 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 140 139 141 10 (set (reg:SI 100 [ ierr.15_14 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [2 ierr+0 S4 A32])) "../src/qcget.f":31 82 {*movsi_internal}
     (nil))
(insn 141 140 142 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 100 [ ierr.15_14 ])
            (const_int -1 [0xffffffffffffffff]))) "../src/qcget.f":31 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 100 [ ierr.15_14 ])
        (nil)))
(jump_insn 142 141 143 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 280)
            (pc))) "../src/qcget.f":31 617 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 280)
;;  succ:       19
;;              11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 101
(note 143 142 144 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 11 (set (reg:SI 101 [ nval.16_15 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -184 [0xffffffffffffff48])) [2 nval+0 S4 A64])) "../src/qcget.f":32 82 {*movsi_internal}
     (nil))
(insn 145 144 146 11 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 101 [ nval.16_15 ])
            (const_int 0 [0]))) "../src/qcget.f":32 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 101 [ nval.16_15 ])
        (nil)))
(jump_insn 146 145 147 11 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 283)
            (pc))) "../src/qcget.f":32 617 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (nil))
 -> 283)
;;  succ:       20
;;              12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 18, flags: (RTL)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 130 131 132
(note 147 146 148 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 12 (set (reg:SF 102 [ rval.17_16 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [3 rval+0 S4 A32])) "../src/qcget.f":33 127 {*movsf_internal}
     (nil))
(insn 149 148 150 12 (set (reg/f:DI 130)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -696 [0xfffffffffffffd48])) [13 vso+0 S8 A64])) "../src/qcget.f":33 81 {*movdi_internal}
     (nil))
(insn 150 149 151 12 (set (mem:SF (reg/f:DI 130) [3 *vso_49(D)+0 S4 A32])
        (reg:SF 102 [ rval.17_16 ])) "../src/qcget.f":33 127 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 130)
        (expr_list:REG_DEAD (reg:SF 102 [ rval.17_16 ])
            (nil))))
(insn 151 150 152 12 (set (reg/f:DI 131)
        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1427eeb40 *lC1>)) "../src/qcget.f":35 81 {*movdi_internal}
     (nil))
(insn 152 151 153 12 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -664 [0xfffffffffffffd68])) [6 close_parm.1.common.filename+0 S8 A64])
        (reg/f:DI 131)) "../src/qcget.f":35 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 131)
        (nil)))
(insn 153 152 154 12 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -656 [0xfffffffffffffd70])) [2 close_parm.1.common.line+0 S4 A64])
        (const_int 35 [0x23])) "../src/qcget.f":35 82 {*movsi_internal}
     (nil))
(insn 154 153 155 12 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -672 [0xfffffffffffffd60])) [2 close_parm.1.common.flags+0 S4 A64])
        (const_int 0 [0])) "../src/qcget.f":35 82 {*movsi_internal}
     (nil))
(insn 155 154 156 12 (set (reg:SI 103 [ lu.18_17 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -180 [0xffffffffffffff4c])) [2 lu+0 S4 A32])) "../src/qcget.f":35 82 {*movsi_internal}
     (nil))
(insn 156 155 157 12 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -668 [0xfffffffffffffd64])) [2 close_parm.1.common.unit+0 S4 A32])
        (reg:SI 103 [ lu.18_17 ])) "../src/qcget.f":35 82 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 103 [ lu.18_17 ])
        (nil)))
(insn 157 156 158 12 (parallel [
            (set (reg:DI 132)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":35 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 158 157 159 12 (set (reg:DI 5 di)
        (reg:DI 132)) "../src/qcget.f":35 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 132)
        (nil)))
(call_insn 159 158 271 12 (call (mem:QI (symbol_ref:DI ("_gfortran_st_close") [flags 0x41]  <function_decl 0x1427e0a00 _gfortran_st_close>) [0 _gfortran_st_close S1 A8])
        (const_int 0 [0])) "../src/qcget.f":35 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 271 159 272 12 (set (pc)
        (label_ref 268)) "../src/qcget.f":36 649 {jump}
     (nil)
 -> 268)
;;  succ:       16 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 272 271 277)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 13, flags: (RTL)
;;  pred:       3
;;              6
;;              9
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 277 272 276 18 10 (nil) [3 uses])
(note 276 277 278 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 278 276 162 18 (const_int 0 [0]) "../src/qcget.f":39 682 {nop}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 19, flags: (RTL)
;;  pred:       18 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 133 134 135 136 137 138 139 140 141 142
(code_label 162 278 163 13 5 (nil) [0 uses])
(note 163 162 164 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 13 (set (reg/f:DI 133)
        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1427eeb40 *lC1>)) "../src/qcget.f":43 81 {*movdi_internal}
     (nil))
(insn 165 164 166 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -664 [0xfffffffffffffd68])) [6 dt_parm.2.common.filename+0 S8 A64])
        (reg/f:DI 133)) "../src/qcget.f":43 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 133)
        (nil)))
(insn 166 165 167 13 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -656 [0xfffffffffffffd70])) [2 dt_parm.2.common.line+0 S4 A64])
        (const_int 43 [0x2b])) "../src/qcget.f":43 82 {*movsi_internal}
     (nil))
(insn 167 166 168 13 (set (reg/f:DI 134)
        (symbol_ref/f:DI ("*lC3") [flags 0x2]  <var_decl 0x1427eec60 *lC3>)) "../src/qcget.f":43 81 {*movdi_internal}
     (nil))
(insn 168 167 169 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -600 [0xfffffffffffffda8])) [6 dt_parm.2.format+0 S8 A64])
        (reg/f:DI 134)) "../src/qcget.f":43 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 134)
        (nil)))
(insn 169 168 170 13 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -592 [0xfffffffffffffdb0])) [2 dt_parm.2.format_len+0 S4 A64])
        (const_int 156 [0x9c])) "../src/qcget.f":43 82 {*movsi_internal}
     (nil))
(insn 170 169 171 13 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -672 [0xfffffffffffffd60])) [2 dt_parm.2.common.flags+0 S4 A64])
        (const_int 4096 [0x1000])) "../src/qcget.f":43 82 {*movsi_internal}
     (nil))
(insn 171 170 172 13 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -668 [0xfffffffffffffd64])) [2 dt_parm.2.common.unit+0 S4 A32])
        (const_int 6 [0x6])) "../src/qcget.f":43 82 {*movsi_internal}
     (nil))
(insn 172 171 173 13 (parallel [
            (set (reg:DI 135)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":43 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 173 172 174 13 (set (reg:DI 5 di)
        (reg:DI 135)) "../src/qcget.f":43 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 135)
        (nil)))
(call_insn 174 173 175 13 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write") [flags 0x41]  <function_decl 0x1427e0800 _gfortran_st_write>) [0 _gfortran_st_write S1 A8])
        (const_int 0 [0])) "../src/qcget.f":43 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 175 174 176 13 (parallel [
            (set (reg:DI 136)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":43 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 176 175 177 13 (parallel [
            (set (reg:DI 137)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":43 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 177 176 178 13 (set (reg:SI 1 dx)
        (const_int 64 [0x40])) "../src/qcget.f":43 82 {*movsi_internal}
     (nil))
(insn 178 177 179 13 (set (reg:DI 4 si)
        (reg:DI 136)) "../src/qcget.f":43 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 136)
        (nil)))
(insn 179 178 180 13 (set (reg:DI 5 di)
        (reg:DI 137)) "../src/qcget.f":43 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 137)
        (nil)))
(call_insn 180 179 181 13 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_character_write") [flags 0x41]  <function_decl 0x1427d4900 _gfortran_transfer_character_write>) [0 _gfortran_transfer_character_write S1 A8])
        (const_int 0 [0])) "../src/qcget.f":43 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 181 180 182 13 (parallel [
            (set (reg:DI 138)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":43 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 182 181 183 13 (parallel [
            (set (reg:DI 139)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":43 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 183 182 184 13 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/qcget.f":43 82 {*movsi_internal}
     (nil))
(insn 184 183 185 13 (set (reg:DI 4 si)
        (reg:DI 138)) "../src/qcget.f":43 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 138)
        (nil)))
(insn 185 184 186 13 (set (reg:DI 5 di)
        (reg:DI 139)) "../src/qcget.f":43 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 139)
        (nil)))
(call_insn 186 185 187 13 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_integer_write") [flags 0x41]  <function_decl 0x1427d4500 _gfortran_transfer_integer_write>) [0 _gfortran_transfer_integer_write S1 A8])
        (const_int 0 [0])) "../src/qcget.f":43 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 187 186 188 13 (parallel [
            (set (reg:DI 140)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":43 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 188 187 189 13 (parallel [
            (set (reg:DI 141)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":43 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 189 188 190 13 (set (reg:SI 1 dx)
        (const_int 80 [0x50])) "../src/qcget.f":43 82 {*movsi_internal}
     (nil))
(insn 190 189 191 13 (set (reg:DI 4 si)
        (reg:DI 140)) "../src/qcget.f":43 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 140)
        (nil)))
(insn 191 190 192 13 (set (reg:DI 5 di)
        (reg:DI 141)) "../src/qcget.f":43 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 141)
        (nil)))
(call_insn 192 191 193 13 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_character_write") [flags 0x41]  <function_decl 0x1427d4900 _gfortran_transfer_character_write>) [0 _gfortran_transfer_character_write S1 A8])
        (const_int 0 [0])) "../src/qcget.f":43 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 193 192 194 13 (parallel [
            (set (reg:DI 142)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":43 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 194 193 195 13 (set (reg:DI 5 di)
        (reg:DI 142)) "../src/qcget.f":43 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 142)
        (nil)))
(call_insn 195 194 196 13 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write_done") [flags 0x41]  <function_decl 0x1427e4300 _gfortran_st_write_done>) [0 _gfortran_st_write_done S1 A8])
        (const_int 0 [0])) "../src/qcget.f":43 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 196 195 197 13 (set (reg:SI 4 si)
        (const_int 0 [0])) "../src/qcget.f":47 82 {*movsi_internal}
     (nil))
(insn 197 196 198 13 (set (reg:DI 5 di)
        (const_int 0 [0])) "../src/qcget.f":47 81 {*movdi_internal}
     (nil))
(call_insn 198 197 199 13 (call (mem:QI (symbol_ref:DI ("_gfortran_stop_string") [flags 0x41]  <function_decl 0x1427c2200 _gfortran_stop_string>) [0 _gfortran_stop_string S1 A8])
        (const_int 0 [0])) "../src/qcget.f":47 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 199 198 280)
;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 14, flags: (RTL)
;;  pred:       4
;;              7
;;              10
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 280 199 279 19 11 (nil) [3 uses])
(note 279 280 281 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 281 279 200 19 (const_int 0 [0]) "../src/qcget.f":47 682 {nop}
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 20, flags: (RTL)
;;  pred:       19 [100.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 143 144 145 146 147 148 149 150
(code_label 200 281 201 14 6 (nil) [0 uses])
(note 201 200 202 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 202 201 203 14 (set (reg/f:DI 143)
        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1427eeb40 *lC1>)) "../src/qcget.f":50 81 {*movdi_internal}
     (nil))
(insn 203 202 204 14 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -664 [0xfffffffffffffd68])) [6 dt_parm.3.common.filename+0 S8 A64])
        (reg/f:DI 143)) "../src/qcget.f":50 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 143)
        (nil)))
(insn 204 203 205 14 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -656 [0xfffffffffffffd70])) [2 dt_parm.3.common.line+0 S4 A64])
        (const_int 50 [0x32])) "../src/qcget.f":50 82 {*movsi_internal}
     (nil))
(insn 205 204 206 14 (set (reg/f:DI 144)
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x1427eecf0 *lC4>)) "../src/qcget.f":50 81 {*movdi_internal}
     (nil))
(insn 206 205 207 14 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -600 [0xfffffffffffffda8])) [6 dt_parm.3.format+0 S8 A64])
        (reg/f:DI 144)) "../src/qcget.f":50 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 144)
        (nil)))
(insn 207 206 208 14 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -592 [0xfffffffffffffdb0])) [2 dt_parm.3.format_len+0 S4 A64])
        (const_int 147 [0x93])) "../src/qcget.f":50 82 {*movsi_internal}
     (nil))
(insn 208 207 209 14 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -672 [0xfffffffffffffd60])) [2 dt_parm.3.common.flags+0 S4 A64])
        (const_int 4096 [0x1000])) "../src/qcget.f":50 82 {*movsi_internal}
     (nil))
(insn 209 208 210 14 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -668 [0xfffffffffffffd64])) [2 dt_parm.3.common.unit+0 S4 A32])
        (const_int 6 [0x6])) "../src/qcget.f":50 82 {*movsi_internal}
     (nil))
(insn 210 209 211 14 (parallel [
            (set (reg:DI 145)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":50 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 211 210 212 14 (set (reg:DI 5 di)
        (reg:DI 145)) "../src/qcget.f":50 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 145)
        (nil)))
(call_insn 212 211 213 14 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write") [flags 0x41]  <function_decl 0x1427e0800 _gfortran_st_write>) [0 _gfortran_st_write S1 A8])
        (const_int 0 [0])) "../src/qcget.f":50 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 213 212 214 14 (parallel [
            (set (reg:DI 146)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":50 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 214 213 215 14 (parallel [
            (set (reg:DI 147)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":50 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 215 214 216 14 (set (reg:SI 1 dx)
        (const_int 64 [0x40])) "../src/qcget.f":50 82 {*movsi_internal}
     (nil))
(insn 216 215 217 14 (set (reg:DI 4 si)
        (reg:DI 146)) "../src/qcget.f":50 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 146)
        (nil)))
(insn 217 216 218 14 (set (reg:DI 5 di)
        (reg:DI 147)) "../src/qcget.f":50 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 147)
        (nil)))
(call_insn 218 217 219 14 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_character_write") [flags 0x41]  <function_decl 0x1427d4900 _gfortran_transfer_character_write>) [0 _gfortran_transfer_character_write S1 A8])
        (const_int 0 [0])) "../src/qcget.f":50 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 219 218 220 14 (parallel [
            (set (reg:DI 148)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":50 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 220 219 221 14 (parallel [
            (set (reg:DI 149)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":50 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 221 220 222 14 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/qcget.f":50 82 {*movsi_internal}
     (nil))
(insn 222 221 223 14 (set (reg:DI 4 si)
        (reg:DI 148)) "../src/qcget.f":50 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 148)
        (nil)))
(insn 223 222 224 14 (set (reg:DI 5 di)
        (reg:DI 149)) "../src/qcget.f":50 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 149)
        (nil)))
(call_insn 224 223 225 14 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_integer_write") [flags 0x41]  <function_decl 0x1427d4500 _gfortran_transfer_integer_write>) [0 _gfortran_transfer_integer_write S1 A8])
        (const_int 0 [0])) "../src/qcget.f":50 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 225 224 226 14 (parallel [
            (set (reg:DI 150)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":50 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 226 225 227 14 (set (reg:DI 5 di)
        (reg:DI 150)) "../src/qcget.f":50 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 150)
        (nil)))
(call_insn 227 226 228 14 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write_done") [flags 0x41]  <function_decl 0x1427e4300 _gfortran_st_write_done>) [0 _gfortran_st_write_done S1 A8])
        (const_int 0 [0])) "../src/qcget.f":50 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 228 227 229 14 (set (reg:SI 4 si)
        (const_int 0 [0])) "../src/qcget.f":54 82 {*movsi_internal}
     (nil))
(insn 229 228 230 14 (set (reg:DI 5 di)
        (const_int 0 [0])) "../src/qcget.f":54 81 {*movdi_internal}
     (nil))
(call_insn 230 229 231 14 (call (mem:QI (symbol_ref:DI ("_gfortran_stop_string") [flags 0x41]  <function_decl 0x1427c2200 _gfortran_stop_string>) [0 _gfortran_stop_string S1 A8])
        (const_int 0 [0])) "../src/qcget.f":54 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 231 230 283)
;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 15, flags: (RTL)
;;  pred:       5
;;              8
;;              11
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 283 231 282 20 12 (nil) [3 uses])
(note 282 283 284 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 284 282 232 20 (const_int 0 [0]) "../src/qcget.f":54 682 {nop}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 17, flags: (RTL)
;;  pred:       20 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 151 152 153 154 155 156 157 158
(code_label 232 284 233 15 7 (nil) [0 uses])
(note 233 232 234 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 15 (set (reg/f:DI 151)
        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1427eeb40 *lC1>)) "../src/qcget.f":58 81 {*movdi_internal}
     (nil))
(insn 235 234 236 15 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -664 [0xfffffffffffffd68])) [6 dt_parm.4.common.filename+0 S8 A64])
        (reg/f:DI 151)) "../src/qcget.f":58 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 151)
        (nil)))
(insn 236 235 237 15 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -656 [0xfffffffffffffd70])) [2 dt_parm.4.common.line+0 S4 A64])
        (const_int 58 [0x3a])) "../src/qcget.f":58 82 {*movsi_internal}
     (nil))
(insn 237 236 238 15 (set (reg/f:DI 152)
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x1427eecf0 *lC4>)) "../src/qcget.f":58 81 {*movdi_internal}
     (nil))
(insn 238 237 239 15 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -600 [0xfffffffffffffda8])) [6 dt_parm.4.format+0 S8 A64])
        (reg/f:DI 152)) "../src/qcget.f":58 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 152)
        (nil)))
(insn 239 238 240 15 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -592 [0xfffffffffffffdb0])) [2 dt_parm.4.format_len+0 S4 A64])
        (const_int 147 [0x93])) "../src/qcget.f":58 82 {*movsi_internal}
     (nil))
(insn 240 239 241 15 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -672 [0xfffffffffffffd60])) [2 dt_parm.4.common.flags+0 S4 A64])
        (const_int 4096 [0x1000])) "../src/qcget.f":58 82 {*movsi_internal}
     (nil))
(insn 241 240 242 15 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -668 [0xfffffffffffffd64])) [2 dt_parm.4.common.unit+0 S4 A32])
        (const_int 6 [0x6])) "../src/qcget.f":58 82 {*movsi_internal}
     (nil))
(insn 242 241 243 15 (parallel [
            (set (reg:DI 153)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":58 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 243 242 244 15 (set (reg:DI 5 di)
        (reg:DI 153)) "../src/qcget.f":58 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 153)
        (nil)))
(call_insn 244 243 245 15 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write") [flags 0x41]  <function_decl 0x1427e0800 _gfortran_st_write>) [0 _gfortran_st_write S1 A8])
        (const_int 0 [0])) "../src/qcget.f":58 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 245 244 246 15 (parallel [
            (set (reg:DI 154)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":58 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 246 245 247 15 (parallel [
            (set (reg:DI 155)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":58 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 247 246 248 15 (set (reg:SI 1 dx)
        (const_int 64 [0x40])) "../src/qcget.f":58 82 {*movsi_internal}
     (nil))
(insn 248 247 249 15 (set (reg:DI 4 si)
        (reg:DI 154)) "../src/qcget.f":58 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 154)
        (nil)))
(insn 249 248 250 15 (set (reg:DI 5 di)
        (reg:DI 155)) "../src/qcget.f":58 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 155)
        (nil)))
(call_insn 250 249 251 15 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_character_write") [flags 0x41]  <function_decl 0x1427d4900 _gfortran_transfer_character_write>) [0 _gfortran_transfer_character_write S1 A8])
        (const_int 0 [0])) "../src/qcget.f":58 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 251 250 252 15 (parallel [
            (set (reg:DI 156)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":58 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 252 251 253 15 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":58 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 253 252 254 15 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/qcget.f":58 82 {*movsi_internal}
     (nil))
(insn 254 253 255 15 (set (reg:DI 4 si)
        (reg:DI 156)) "../src/qcget.f":58 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 156)
        (nil)))
(insn 255 254 256 15 (set (reg:DI 5 di)
        (reg:DI 157)) "../src/qcget.f":58 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 157)
        (nil)))
(call_insn 256 255 257 15 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_integer_write") [flags 0x41]  <function_decl 0x1427d4500 _gfortran_transfer_integer_write>) [0 _gfortran_transfer_integer_write S1 A8])
        (const_int 0 [0])) "../src/qcget.f":58 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 257 256 258 15 (parallel [
            (set (reg:DI 158)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/qcget.f":58 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 258 257 259 15 (set (reg:DI 5 di)
        (reg:DI 158)) "../src/qcget.f":58 81 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 158)
        (nil)))
(call_insn 259 258 260 15 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write_done") [flags 0x41]  <function_decl 0x1427e4300 _gfortran_st_write_done>) [0 _gfortran_st_write_done S1 A8])
        (const_int 0 [0])) "../src/qcget.f":58 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 260 259 261 15 (set (reg:SI 4 si)
        (const_int 0 [0])) "../src/qcget.f":62 82 {*movsi_internal}
     (nil))
(insn 261 260 262 15 (set (reg:DI 5 di)
        (const_int 0 [0])) "../src/qcget.f":62 81 {*movdi_internal}
     (nil))
(call_insn 262 261 263 15 (call (mem:QI (symbol_ref:DI ("_gfortran_stop_string") [flags 0x41]  <function_decl 0x1427c2200 _gfortran_stop_string>) [0 _gfortran_stop_string S1 A8])
        (const_int 0 [0])) "../src/qcget.f":62 655 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 263 262 274)
;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 16, flags: (RTL)
;;  pred:       2
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 274 263 273 17 9 (nil) [1 uses])
(note 273 274 275 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 275 273 268 17 (const_int 0 [0]) "../src/qcget.f":39 682 {nop}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 1, flags: (RTL)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              12 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 268 275 269 16 1 (nil) [1 uses])
(note 269 268 0 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

