// Seed: 261049029
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  logic [-1 : -1 'd0] id_4;
  ;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4,
    input wire id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wire id_9,
    output wire id_10,
    output tri id_11,
    output wire id_12,
    input wor id_13,
    output wor id_14,
    input uwire id_15,
    input supply1 id_16,
    output tri1 id_17
);
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6
  );
  assign modCall_1.id_0 = 0;
  logic id_20;
  ;
endmodule
