attach ./modelgen_0.so
attach ../vams/vsine.so

verilog

`modelgen
module test_lap_nd0(p, n);
	(* desc="" *) real ll1;
	(* desc="" *) real ll2;
	(* desc="" *) real ll3;
	electrical p, n;
	analog begin
		ll1 = laplace_nd(V(p,n), '{2.}, '{2.});
		ll2 = laplace_nd(V(p,n), '{1., 1.}, '{1., 1.});
		ll3 = laplace_nd(V(p,n), '{.5, .5}, '{.5, .5});
	end
endmodule

!make test_lap_nd0.so > /dev/null
attach ./test_lap_nd0.so

verilog
parameter r=1
parameter v=0

test_lap_nd0 #() dut(1,0);
vsine #(.dc(v), .ampl(1)) v1(1, 0);

list

print tran v(1) ll1(dut) ll2(dut) ll3(dut)
tran 1 .1 trace=n
print ac v(1) ll1(dut) ll2(dut) ll3(dut)
ac 2 4 * 2
status notime
end
