Vivado Simulator 2018.3
Time resolution is 1 ps
picture read over
maxpooling complete
          0 :  0   0   0   0   0   0   0   0   0   0   0   0  
          1 :  0   0   0   0   0   0 101  69   0   0   0   0  
          2 :  0   0   0   0  70 255 255 255 252   1   0   0  
          3 :  0   0   0  16 255 255 216 163 255  15   0   0  
          4 :  0   0   0 116 255 102   0  17 255 178   0   0  
          5 :  0   0   0 255 255  40   0  18 255 161   0   0  
          6 :  0   0   2 255 255   1   0 174 255 134   0   0  
          7 :  0   0   0 255 255  15  29 255 255  12   0   0  
          8 :  0   0   0 255 255  91 255 255 192   0   0   0  
          9 :  0   0   0  78 255 255 255 108   0   0   0   0  
         10 :  0   0   0   0 105 149   0   0   0   0   0   0  
         11 :  0   0   0   0   0   0   0   0   0   0   0   0  
         12 :$finish called at time : 11560 ns : File "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/maxpooling_tb.v" Line 108
picture read over
maxpooling complete
          0 :  0   0   0   0   0   0   0   0   0   0   0   0  
          1 :  0   0   0   0   0   0 101  69   0   0   0   0  
          2 :  0   0   0   0  70 255 255 255 252   1   0   0  
          3 :  0   0   0  16 255 255 216 163 255  15   0   0  
          4 :  0   0   0 116 255 102   0  17 255 178   0   0  
          5 :  0   0   0 255 255  40   0  18 255 161   0   0  
          6 :  0   0   2 255 255   1   0 174 255 134   0   0  
          7 :  0   0   0 255 255  15  29 255 255  12   0   0  
          8 :  0   0   0 255 255  91 255 255 192   0   0   0  
          9 :  0   0   0  78 255 255 255 108   0   0   0   0  
         10 :  0   0   0   0 105 149   0   0   0   0   0   0  
         11 :  0   0   0   0   0   0   0   0   0   0   0   0  
         12 :$finish called at time : 11560 ns : File "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/maxpooling_tb.v" Line 108
picture read over
maxpooling complete
          0 :  0   0   0   0   0   0   0   0   0   0   0   0  
          1 :  0   0   0   0   0   0 101  69   0   0   0   0  
          2 :  0   0   0   0  70 255 255 255 252   1   0   0  
          3 :  0   0   0  16 255 255 216 163 255  15   0   0  
          4 :  0   0   0 116 255 102   0  17 255 178   0   0  
          5 :  0   0   0 255 255  40   0  18 255 161   0   0  
          6 :  0   0   2 255 255   1   0 174 255 134   0   0  
          7 :  0   0   0 255 255  15  29 255 255  12   0   0  
          8 :  0   0   0 255 255  91 255 255 192   0   0   0  
          9 :  0   0   0  78 255 255 255 108   0   0   0   0  
         10 :  0   0   0   0 105 149   0   0   0   0   0   0  
         11 :  0   0   0   0   0   0   0   0   0   0   0   0  
         12 :$finish called at time : 11560 ns : File "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/maxpooling_tb.v" Line 108
