// Seed: 4019991076
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_5 == {{1{id_6}} {1}};
  assign module_1.id_23 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wand id_5
    , id_26,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input tri id_10,
    output tri1 id_11,
    output tri0 id_12,
    output uwire id_13,
    output tri1 id_14,
    input tri0 id_15,
    input wire id_16,
    output supply0 id_17,
    input wire id_18,
    input tri0 id_19,
    input tri1 id_20,
    input tri0 id_21,
    input wor id_22,
    input supply0 id_23,
    output wire id_24
);
  wor id_27 = 1;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27
  );
  wire id_28;
  assign id_14 = 1;
  supply0 id_29 = 1'b0;
endmodule
