strict digraph "" {
	node [label="\N"];
	"297:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adbb90>",
		fillcolor=firebrick,
		label="297:NS
AssembledTimerValue[15:0] <= 16'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adbb90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_294:AL"	 [def_var="['AssembledTimerValue']",
		label="Leaf_294:AL"];
	"297:NS" -> "Leaf_294:AL"	 [cond="[]",
		lineno=None];
	"300:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adbe50>",
		fillcolor=firebrick,
		label="300:NS
AssembledTimerValue[15:0] <= 16'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adbe50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"300:NS" -> "Leaf_294:AL"	 [cond="[]",
		lineno=None];
	"302:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2ba5b020d0>",
		fillcolor=turquoise,
		label="302:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"305:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b025d0>",
		fillcolor=springgreen,
		label="305:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"302:BL" -> "305:IF"	 [cond="[]",
		lineno=None];
	"303:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02110>",
		fillcolor=springgreen,
		label="303:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"302:BL" -> "303:IF"	 [cond="[]",
		lineno=None];
	"306:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b02610>",
		fillcolor=firebrick,
		label="306:NS
AssembledTimerValue[7:0] <= RxData[7:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b02610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"305:IF" -> "306:NS"	 [cond="['DetectionWindow', 'ByteCntEq17']",
		label="(DetectionWindow & ByteCntEq17)",
		lineno=305];
	"304:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b021d0>",
		fillcolor=firebrick,
		label="304:NS
AssembledTimerValue[15:8] <= RxData[7:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b021d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"303:IF" -> "304:NS"	 [cond="['DetectionWindow', 'ByteCntEq16']",
		label="(DetectionWindow & ByteCntEq16)",
		lineno=303];
	"299:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02a10>",
		fillcolor=springgreen,
		label="299:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"299:IF" -> "300:NS"	 [cond="['RxStartFrm']",
		label=RxStartFrm,
		lineno=299];
	"299:IF" -> "302:BL"	 [cond="['RxStartFrm']",
		label="!(RxStartFrm)",
		lineno=299];
	"304:NS" -> "Leaf_294:AL"	 [cond="[]",
		lineno=None];
	"295:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2ba5b02a90>",
		fillcolor=turquoise,
		label="295:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"296:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02ad0>",
		fillcolor=springgreen,
		label="296:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"295:BL" -> "296:IF"	 [cond="[]",
		lineno=None];
	"296:IF" -> "297:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=296];
	"296:IF" -> "299:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=296];
	"294:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2ba5b02b50>",
		clk_sens=True,
		fillcolor=gold,
		label="294:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RxStartFrm', 'RxData', 'DetectionWindow', 'RxReset', 'ByteCntEq17', 'ByteCntEq16']"];
	"294:AL" -> "295:BL"	 [cond="[]",
		lineno=None];
	"306:NS" -> "Leaf_294:AL"	 [cond="[]",
		lineno=None];
}
