logic__87: logic__87
case__12: case__12
reg__40: reg__19
reg__16: reg__16
reg__8: reg__8
reg__33: reg__19
datapath__21: datapath__21
case__17: case__17
case__4: case__4
muxpart__11: muxpart__11
clockDiv__3: clockDiv
reg__7: reg__7
clockDiv__13: clockDiv
clockDiv__18: clockDiv
datapath__18: datapath__18
top__GB0: top__GB0
reg__3: reg__3
ascii_test: ascii_test
case__14: case__14
reg__45: reg__19
hexDisplay: hexDisplay
logic__99: logic__63
logic__5: logic__5
logic__81: logic__81
reg__6: reg__6
logic__109: logic__63
muxpart__9: muxpart__9
reg__5: reg__5
datapath__20: datapath__20
case__18: case__18
dsp48e1__2: dsp48e1__2
reg__19: reg__19
reg__9: reg__9
logic__106: logic__63
datapath__12: datapath__12
logic__47: logic__47
datapath__1: datapath__1
logic__98: logic__63
logic__108: logic__63
dsp48e1__3: dsp48e1__3
logic__100: logic__63
logic__104: logic__63
datapath__14: datapath__14
datapath__17: datapath__17
case__9: case__9
logic__17: logic__17
logic__91: logic__91
vga_controller: vga_controller
clockDiv__8: clockDiv
datapath__5: datapath__5
reg: reg
reg__20: reg__20
clockDiv__10: clockDiv
reg__4: reg__4
logic__68: logic__68
reg__44: reg__19
datapath__8: datapath__8
reg__36: reg__19
logic__112: logic__63
datapath__6: datapath__6
logic__72: logic__72
muxpart__8: muxpart__8
muxpart__12: muxpart__12
ascii_rom: ascii_rom
reg__17: reg__17
counter__1: counter__1
baud_gen: baud_gen
dsp48e1__1: dsp48e1__1
reg__46: reg__19
logic__41: logic__41
datapath__11: datapath__11
case__6: case__6
reg__41: reg__19
clockDiv__9: clockDiv
reg__38: reg__19
clockDiv__16: clockDiv
muxpart__6: muxpart__6
muxpart__13: muxpart__13
reg__29: reg__19
case__5: case__5
clockDiv: clockDiv
clockDiv__5: clockDiv
reg__12: reg__12
case__7: case__7
logic__7: logic__7
logic__93: logic__93
logic__102: logic__63
clockDiv__7: clockDiv
reg__26: reg__26
datapath__15: datapath__15
uart_system: uart_system
case__16: case__16
reg__35: reg__19
reg__15: reg__15
logic__64: logic__64
logic__103: logic__63
case: case
dsp48e1__4: dsp48e1__4
case__2: case__2
uart_rx: uart_rx
reg__25: reg__25
muxpart__2: muxpart__2
logic__21: logic__21
clockDiv__17: clockDiv
hexTo7Segment: hexTo7Segment
logic__38: logic__38
datapath__7: datapath__7
reg__31: reg__19
logic__107: logic__63
logic__101: logic__63
logic__80: logic__80
logic__110: logic__63
muxpart: muxpart
datapath: datapath
clockDiv__11: clockDiv
logic__111: logic__63
clockDiv__14: clockDiv
logic__1: logic__1
uart_tx: uart_tx
clockDiv__6: clockDiv
case__15: case__15
datapath__10: datapath__10
logic__97: logic__63
reg__23: reg__23
logic__76: logic__76
logic: logic
extrom: extrom
reg__13: reg__13
reg__24: reg__24
case__1: case__1
datapath__9: datapath__9
reg__10: reg__10
logic__63: logic__63
reg__42: reg__19
reg__32: reg__19
case__13: case__13
quadSevenSeg: quadSevenSeg
datapath__3: datapath__3
logic__94: logic__94
muxpart__15: muxpart__15
logic__50: logic__50
reg__28: reg__28
reg__30: reg__19
datapath__2: datapath__2
reg__18: reg__18
top__GB1: top__GB1
case__8: case__8
muxpart__7: muxpart__7
muxpart__3: muxpart__3
logic__4: logic__4
reg__14: reg__14
reg__1: reg__1
case__11: case__11
muxpart__14: muxpart__14
ascii_grid: ascii_grid
logic__105: logic__63
case__10: case__10
counter: counter
reg__39: reg__19
reg__34: reg__19
datapath__22: datapath__22
reg__43: reg__19
dsp48e1: dsp48e1
muxpart__1: muxpart__1
case__19: case__19
logic__114: logic__63
datapath__4: datapath__4
reg__21: reg__21
clockDiv__12: clockDiv
clockDiv__1: clockDiv
reg__37: reg__19
muxpart__4: muxpart__4
reg__22: reg__22
datapath__16: datapath__16
datapath__13: datapath__13
reg__27: reg__27
logic__59: logic__59
reg__2: reg__2
datapath__19: datapath__19
logic__113: logic__63
counter__2: counter__2
clockDiv__4: clockDiv
reg__11: reg__11
clockDiv__2: clockDiv
clockDiv__15: clockDiv
