

================================================================
== Vitis HLS Report for 'Attention_layer'
================================================================
* Date:           Tue Sep  5 09:21:22 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.090 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      889|      889|  8.890 us|  8.890 us|  889|  889|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outp_V = alloca i64 1" [kernel.cpp:70]   --->   Operation 7 'alloca' 'outp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outp_V_1 = alloca i64 1" [kernel.cpp:70]   --->   Operation 8 'alloca' 'outp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outp_V_2 = alloca i64 1" [kernel.cpp:70]   --->   Operation 9 'alloca' 'outp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outp_V_3 = alloca i64 1" [kernel.cpp:70]   --->   Operation 10 'alloca' 'outp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outp_V_4 = alloca i64 1" [kernel.cpp:70]   --->   Operation 11 'alloca' 'outp_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outp_V_5 = alloca i64 1" [kernel.cpp:70]   --->   Operation 12 'alloca' 'outp_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%outp_V_6 = alloca i64 1" [kernel.cpp:70]   --->   Operation 13 'alloca' 'outp_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outp_V_7 = alloca i64 1" [kernel.cpp:70]   --->   Operation 14 'alloca' 'outp_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outp_V_8 = alloca i64 1" [kernel.cpp:70]   --->   Operation 15 'alloca' 'outp_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outp_V_9 = alloca i64 1" [kernel.cpp:70]   --->   Operation 16 'alloca' 'outp_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outp_V_10 = alloca i64 1" [kernel.cpp:70]   --->   Operation 17 'alloca' 'outp_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%outp_V_11 = alloca i64 1" [kernel.cpp:70]   --->   Operation 18 'alloca' 'outp_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outp_V_12 = alloca i64 1" [kernel.cpp:70]   --->   Operation 19 'alloca' 'outp_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%outp_V_13 = alloca i64 1" [kernel.cpp:70]   --->   Operation 20 'alloca' 'outp_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%outp_V_14 = alloca i64 1" [kernel.cpp:70]   --->   Operation 21 'alloca' 'outp_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%outp_V_15 = alloca i64 1" [kernel.cpp:70]   --->   Operation 22 'alloca' 'outp_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_2, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i24 %outp_V_4, i24 %outp_V_5, i24 %outp_V_6, i24 %outp_V_7, i24 %outp_V_8, i24 %outp_V_9, i24 %outp_V_10, i24 %outp_V_11, i24 %outp_V_12, i24 %outp_V_13, i24 %outp_V_14, i24 %outp_V_15"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4, i32 %v22_0_0, i32 %v22_0_1, i32 %v22_0_2, i32 %v22_0_3, i32 %v22_1_0, i32 %v22_1_1, i32 %v22_1_2, i32 %v22_1_3, i32 %v22_2_0, i32 %v22_2_1, i32 %v22_2_2, i32 %v22_2_3, i32 %v22_3_0, i32 %v22_3_1, i32 %v22_3_2, i32 %v22_3_3"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_2, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i24 %outp_V_4, i24 %outp_V_5, i24 %outp_V_6, i24 %outp_V_7, i24 %outp_V_8, i24 %outp_V_9, i24 %outp_V_10, i24 %outp_V_11, i24 %outp_V_12, i24 %outp_V_13, i24 %outp_V_14, i24 %outp_V_15"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4, i32 %v22_0_0, i32 %v22_0_1, i32 %v22_0_2, i32 %v22_0_3, i32 %v22_1_0, i32 %v22_1_1, i32 %v22_1_2, i32 %v22_1_3, i32 %v22_2_0, i32 %v22_2_1, i32 %v22_2_2, i32 %v22_2_3, i32 %v22_3_0, i32 %v22_3_1, i32 %v22_3_2, i32 %v22_3_3"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i24 %outp_V_4, i24 %outp_V_5, i24 %outp_V_6, i24 %outp_V_7, i24 %outp_V_8, i24 %outp_V_9, i24 %outp_V_10, i24 %outp_V_11, i24 %outp_V_12, i24 %outp_V_13, i24 %outp_V_14, i24 %outp_V_15, i24 %v20_0, i24 %v20_1, i24 %v20_2, i24 %v20_3, i24 %v21_0, i24 %v21_1, i24 %v21_2, i24 %v21_3"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i24 %outp_V_4, i24 %outp_V_5, i24 %outp_V_6, i24 %outp_V_7, i24 %outp_V_8, i24 %outp_V_9, i24 %outp_V_10, i24 %outp_V_11, i24 %outp_V_12, i24 %outp_V_13, i24 %outp_V_14, i24 %outp_V_15, i24 %v20_0, i24 %v20_1, i24 %v20_2, i24 %v20_3, i24 %v21_0, i24 %v21_1, i24 %v21_2, i24 %v21_3"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_norm_i2_l_j1, i32 %v22_0_0, i32 %v22_0_1, i32 %v22_0_2, i32 %v22_0_3, i32 %v22_1_0, i32 %v22_1_1, i32 %v22_1_2, i32 %v22_1_3, i32 %v22_2_0, i32 %v22_2_1, i32 %v22_2_2, i32 %v22_2_3, i32 %v22_3_0, i32 %v22_3_1, i32 %v22_3_2, i32 %v22_3_3, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i24 %outp_V_4, i24 %outp_V_5, i24 %outp_V_6, i24 %outp_V_7, i24 %outp_V_8, i24 %outp_V_9, i24 %outp_V_10, i24 %outp_V_11, i24 %outp_V_12, i24 %outp_V_13, i24 %outp_V_14, i24 %outp_V_15"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_norm_i2_l_j1, i32 %v22_0_0, i32 %v22_0_1, i32 %v22_0_2, i32 %v22_0_3, i32 %v22_1_0, i32 %v22_1_1, i32 %v22_1_2, i32 %v22_1_3, i32 %v22_2_0, i32 %v22_2_1, i32 %v22_2_2, i32 %v22_2_3, i32 %v22_3_0, i32 %v22_3_1, i32 %v22_3_2, i32 %v22_3_3, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i24 %outp_V_4, i24 %outp_V_5, i24 %outp_V_6, i24 %outp_V_7, i24 %outp_V_8, i24 %outp_V_9, i24 %outp_V_10, i24 %outp_V_11, i24 %outp_V_12, i24 %outp_V_13, i24 %outp_V_14, i24 %outp_V_15"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln112 = ret" [kernel.cpp:112]   --->   Operation 31 'ret' 'ret_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
