
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003376                       # Number of seconds simulated
sim_ticks                                  3375559956                       # Number of ticks simulated
final_tick                               574906597632                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 344074                       # Simulator instruction rate (inst/s)
host_op_rate                                   442873                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 270426                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917588                       # Number of bytes of host memory used
host_seconds                                 12482.40                       # Real time elapsed on the host
sim_insts                                  4294863996                       # Number of instructions simulated
sim_ops                                    5528114987                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       267776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       358016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       173312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       230528                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1050752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       298624                       # Number of bytes written to this memory
system.physmem.bytes_written::total            298624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2092                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2797                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1354                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1801                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8209                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2333                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2333                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1516785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     79327876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1516785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    106061218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1630544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51343185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1592625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     68293262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               311282280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1516785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1516785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1630544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1592625                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6256740                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          88466507                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               88466507                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          88466507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1516785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     79327876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1516785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    106061218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1630544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51343185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1592625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     68293262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              399748788                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8094869                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855293                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489124                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189230                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1435022                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383124                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5703                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499303                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15862466                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855293                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583678                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877178                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        364084                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721087                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91551                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7908931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.311533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.289918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4550188     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600600      7.59%     65.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294046      3.72%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221373      2.80%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181627      2.30%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160338      2.03%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54696      0.69%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195936      2.48%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650127     20.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7908931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352729                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.959570                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622754                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       340583                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245422                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16205                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683966                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312641                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2849                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17734546                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4454                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683966                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3774326                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         157041                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40909                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108648                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       144034                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17173864                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70478                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22744494                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78200087                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78200087                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7841044                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2141                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           366337                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7619                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       160123                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16151803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13776824                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18142                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4668705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12663141                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7908931                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.741933                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.860298                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2847806     36.01%     36.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1688368     21.35%     57.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       834569     10.55%     67.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       994860     12.58%     80.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       751281      9.50%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477330      6.04%     96.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207179      2.62%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60414      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47124      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7908931                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58599     72.76%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12638     15.69%     88.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9302     11.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10808561     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109446      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360572     17.13%     96.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       497249      3.61%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13776824                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.701921                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80539                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005846                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35561256                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20822762                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13293853                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13857363                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22302                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739486                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156059                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683966                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          91875                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7637                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16153952                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627564                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595816                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1133                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207201                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13474602                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258466                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302218                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2742119                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017353                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483653                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.664586                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13319289                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13293853                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7999573                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19707776                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.642257                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405909                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4783905                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187466                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7224965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.573736                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289628                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3388444     46.90%     46.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533531     21.23%     68.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838624     11.61%     79.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305368      4.23%     83.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261175      3.61%     87.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115574      1.60%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280138      3.88%     93.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76985      1.07%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       425126      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7224965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       425126                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22953824                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32993055                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 185938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.809487                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.809487                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.235351                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.235351                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62394285                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17446327                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18293812                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8094869                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2918255                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2368337                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199173                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1200434                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1144133                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          310429                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8634                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3055847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16088957                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2918255                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1454562                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3395334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1047725                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        565362                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1503203                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90671                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7860487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.523569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.325084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4465153     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          213607      2.72%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          241518      3.07%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          440321      5.60%     68.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197345      2.51%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          305126      3.88%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167412      2.13%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140645      1.79%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1689360     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7860487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360507                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.987550                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3225051                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       520856                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3239503                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33055                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842017                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       495529                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2913                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19145121                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4581                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842017                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3401065                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         136589                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       142507                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3092535                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       245769                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18394953                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4180                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132226                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71588                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          529                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25764375                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85694082                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85694082                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15831162                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9933183                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3895                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2356                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           631895                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1715960                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       877734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12426                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       330983                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17280225                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3891                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13907111                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27004                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5843014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17498158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          761                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7860487                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2763135     35.15%     35.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1648853     20.98%     56.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1157530     14.73%     70.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       790128     10.05%     80.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       646779      8.23%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       355998      4.53%     93.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349751      4.45%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79302      1.01%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69011      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7860487                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101000     77.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14368     10.95%     87.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15801     12.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11598118     83.40%     83.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196521      1.41%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1532      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1386999      9.97%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       723941      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13907111                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.718016                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131173                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009432                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35832880                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23127279                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13505930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14038284                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27043                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       671655                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223413                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842017                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53079                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8451                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17284116                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60052                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1715960                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       877734                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2330                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6132                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117573                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232065                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13646733                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1294448                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260372                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1992192                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1932397                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            697744                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.685850                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13516536                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13505930                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8842545                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24812457                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.668456                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356375                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9279187                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11396800                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5887350                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3130                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201738                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7018470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623830                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.158090                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2787356     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1903260     27.12%     66.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       779056     11.10%     77.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       389048      5.54%     83.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399787      5.70%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158586      2.26%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172904      2.46%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89002      1.27%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       339471      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7018470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9279187                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11396800                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1698626                       # Number of memory references committed
system.switch_cpus1.commit.loads              1044305                       # Number of loads committed
system.switch_cpus1.commit.membars               1556                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1638689                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10267470                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231887                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       339471                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23962993                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35411075                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 234382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9279187                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11396800                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9279187                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.872368                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.872368                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146305                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146305                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61348536                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18673996                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17716798                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3124                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8094869                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3026454                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2465384                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201136                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1239542                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1174150                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          322399                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8869                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3114814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16528193                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3026454                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1496549                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3460319                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1082062                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        487774                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1528550                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7940999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.577718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.372076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4480680     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          241200      3.04%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          250324      3.15%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          399209      5.03%     67.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          185332      2.33%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          264616      3.33%     73.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          179154      2.26%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          133020      1.68%     77.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1807464     22.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7940999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.373873                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.041811                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3280544                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       445390                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3310381                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27566                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        877114                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       513703                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          955                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19738443                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3669                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        877114                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3446445                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          98673                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       133767                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3170098                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       214898                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19024004                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        123882                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        63436                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26654423                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88671447                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88671447                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16229222                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10425176                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3271                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1676                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           568243                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1769699                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       911550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9907                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       284936                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17824565                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3286                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14149270                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25371                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6154982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18994626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7940999                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.781800                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.931418                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2771154     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1720570     21.67%     56.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1114385     14.03%     70.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       752509      9.48%     80.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       696700      8.77%     88.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       382790      4.82%     93.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       351771      4.43%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        77933      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73187      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7940999                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106347     77.92%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15000     10.99%     88.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15133     11.09%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11808770     83.46%     83.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       187982      1.33%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1596      0.01%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1403265      9.92%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       747657      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14149270                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.747931                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             136480                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009646                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36401389                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23982944                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13741781                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14285750                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20055                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       707854                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239510                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        877114                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          59038                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12221                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17827856                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        44839                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1769699                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       911550                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1665                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          115                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121185                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       234341                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13889577                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1307466                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       259692                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2027293                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1974654                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            719827                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.715850                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13752200                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13741781                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9017340                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25640824                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.697592                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351679                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9456500                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11642455                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6185435                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       202979                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7063885                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.648166                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2718761     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1993608     28.22%     66.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       793870     11.24%     77.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       398049      5.63%     83.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       364950      5.17%     88.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166065      2.35%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       179826      2.55%     93.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92169      1.30%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       356587      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7063885                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9456500                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11642455                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1733882                       # Number of memory references committed
system.switch_cpus2.commit.loads              1061842                       # Number of loads committed
system.switch_cpus2.commit.membars               1621                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1680913                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10488123                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239937                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       356587                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24535019                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36533873                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 153870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9456500                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11642455                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9456500                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.856011                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.856011                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.168209                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.168209                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62356929                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19064562                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18174096                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8094869                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2910189                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2368324                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196048                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1200299                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1125919                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          306740                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8739                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2904487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16063311                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2910189                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1432659                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3535104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1051324                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        621456                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1421932                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82927                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7912734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.511525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.305769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4377630     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          310346      3.92%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          250782      3.17%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          607130      7.67%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          160931      2.03%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219486      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152254      1.92%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88349      1.12%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1745826     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7912734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.359510                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.984382                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3032530                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       608622                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3398298                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21865                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        851413                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       496516                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19234814                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1433                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        851413                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3254925                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         109931                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       177915                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3193251                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       325294                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18551115                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          356                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130951                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       105534                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           77                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25951229                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86600415                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86600415                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15905456                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10045770                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3881                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2325                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           910269                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1743672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       902581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18587                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       347206                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17517413                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3879                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13892091                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28817                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6039375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18587392                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          713                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7912734                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755663                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.891940                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2780401     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1681029     21.24%     56.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1118291     14.13%     70.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       815012     10.30%     80.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       704105      8.90%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       368451      4.66%     94.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       315042      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62707      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67696      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7912734                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82037     69.76%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17881     15.20%     84.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17680     15.03%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11550269     83.14%     83.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193873      1.40%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1550      0.01%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1388228      9.99%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       758171      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13892091                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.716160                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             117600                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008465                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35843333                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23560849                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13534522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14009691                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53632                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       690510                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          356                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227433                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           43                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        851413                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61526                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7869                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17521293                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37839                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1743672                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       902581                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2301                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118497                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230265                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13670925                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1299529                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       221166                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2039422                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1927282                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            739893                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.688838                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13543948                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13534522                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8798601                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24997411                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.671988                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351980                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9319698                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11454561                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6066807                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3166                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199198                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7061321                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622156                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141200                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2760441     39.09%     39.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1947181     27.58%     66.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       784965     11.12%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       451987      6.40%     84.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       361822      5.12%     89.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       152230      2.16%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       180357      2.55%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87795      1.24%     95.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       334543      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7061321                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9319698                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11454561                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1728310                       # Number of memory references committed
system.switch_cpus3.commit.loads              1053162                       # Number of loads committed
system.switch_cpus3.commit.membars               1574                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1642991                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10324142                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       233513                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       334543                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24247990                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35894756                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 182135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9319698                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11454561                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9319698                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.868576                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.868576                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.151309                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.151309                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61499632                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18699108                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17738747                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3160                       # number of misc regfile writes
system.l2.replacements                           8211                       # number of replacements
system.l2.tagsinuse                       8186.974954                       # Cycle average of tags in use
system.l2.total_refs                           413569                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16394                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.226851                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            80.245516                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.639769                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    944.605024                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.291677                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1114.197982                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.011032                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    602.800375                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     28.195842                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    813.580762                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1161.963775                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1255.077396                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            932.213660                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1167.152144                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009796                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003496                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.115308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003454                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.136010                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003663                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.073584                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.099314                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.141841                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.153208                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.113796                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.142475                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999387                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3326                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4084                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2830                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3409                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13660                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4478                       # number of Writeback hits
system.l2.Writeback_hits::total                  4478                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   181                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3349                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4142                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2882                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3457                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13841                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3349                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4142                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2882                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3457                       # number of overall hits
system.l2.overall_hits::total                   13841                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2092                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2797                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1354                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1799                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8207                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2092                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2797                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1354                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1801                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8209                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2092                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2797                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1354                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1801                       # number of overall misses
system.l2.overall_misses::total                  8209                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2513786                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    127440124                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2293729                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    169287381                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2469921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     85669541                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2407427                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    108465333                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       500547242                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       161716                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        161716                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2513786                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    127440124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2293729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    169287381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2469921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     85669541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2407427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    108627049                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        500708958                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2513786                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    127440124                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2293729                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    169287381                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2469921                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     85669541                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2407427                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    108627049                       # number of overall miss cycles
system.l2.overall_miss_latency::total       500708958                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5418                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6881                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4184                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21867                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4478                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4478                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               183                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5441                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6939                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4236                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5258                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22050                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5441                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6939                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4236                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5258                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22050                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.386120                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.406482                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.323614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.345430                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.375314                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.040000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010929                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.384488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.403084                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.319641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.342526                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.372290                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.384488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.403084                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.319641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.342526                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.372290                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 62844.650000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60917.841300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57343.225000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60524.626743                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 57440.023256                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63271.448301                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 57319.690476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60292.013897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60990.281711                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        80858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        80858                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 62844.650000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60917.841300                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57343.225000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60524.626743                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 57440.023256                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63271.448301                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 57319.690476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60314.852304                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60995.122183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 62844.650000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60917.841300                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57343.225000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60524.626743                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 57440.023256                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63271.448301                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 57319.690476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60314.852304                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60995.122183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2333                       # number of writebacks
system.l2.writebacks::total                      2333                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2092                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2797                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1354                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1799                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8207                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8209                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8209                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2284883                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    115337267                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2063703                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    153175888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2222602                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     77852993                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2170345                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     98023977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    453131658                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       150123                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       150123                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2284883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    115337267                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2063703                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    153175888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2222602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     77852993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2170345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     98174100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    453281781                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2284883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    115337267                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2063703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    153175888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2222602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     77852993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2170345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     98174100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    453281781                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.386120                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.406482                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.323614                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.345430                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.375314                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.040000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010929                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.384488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.403084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.319641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.342526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.372290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.384488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.403084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.319641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.342526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.372290                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57122.075000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55132.536807                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51592.575000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54764.350375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51688.418605                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57498.517725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 51674.880952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54488.036131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55212.825393                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 75061.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75061.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 57122.075000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55132.536807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51592.575000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54764.350375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 51688.418605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57498.517725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 51674.880952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54510.882843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55217.661225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 57122.075000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55132.536807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51592.575000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54764.350375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 51688.418605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57498.517725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 51674.880952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54510.882843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55217.661225                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               555.699373                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753551                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785656.953654                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.457205                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242168                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064835                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825709                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.890544                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721030                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721030                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721030                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721030                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721030                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721030                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3811461                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3811461                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3811461                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3811461                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3811461                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3811461                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721087                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721087                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721087                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721087                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721087                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721087                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 66867.736842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66867.736842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 66867.736842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66867.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 66867.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66867.736842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2971977                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2971977                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2971977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2971977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2971977                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2971977                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69115.744186                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69115.744186                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 69115.744186                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69115.744186                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 69115.744186                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69115.744186                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5441                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250869                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5697                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39187.444093                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.770522                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.229478                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784260                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215740                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056422                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056422                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494010                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494010                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494010                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494010                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18114                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18114                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18182                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18182                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18182                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18182                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    901129172                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    901129172                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2497162                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2497162                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    903626334                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    903626334                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    903626334                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    903626334                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074536                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074536                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512192                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512192                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512192                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512192                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008732                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008732                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007238                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007238                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007238                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007238                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49747.663244                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49747.663244                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36722.970588                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36722.970588                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49698.951380                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49698.951380                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49698.951380                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49698.951380                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          759                       # number of writebacks
system.cpu0.dcache.writebacks::total              759                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12696                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12696                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12741                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12741                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12741                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12741                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5418                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5418                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5441                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5441                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    162727530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    162727530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       595303                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       595303                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    163322833                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    163322833                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    163322833                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    163322833                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30034.612403                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30034.612403                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25882.739130                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25882.739130                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30017.061753                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30017.061753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30017.061753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30017.061753                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.949616                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088476504                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2109450.589147                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.949616                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064022                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820432                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1503153                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1503153                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1503153                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1503153                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1503153                       # number of overall hits
system.cpu1.icache.overall_hits::total        1503153                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3192900                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3192900                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3192900                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3192900                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3192900                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3192900                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1503203                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1503203                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1503203                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1503203                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1503203                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1503203                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        63858                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        63858                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        63858                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        63858                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        63858                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        63858                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2791615                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2791615                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2791615                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2791615                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2791615                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2791615                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 63445.795455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63445.795455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 63445.795455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63445.795455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 63445.795455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63445.795455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6939                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177674145                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7195                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24694.113273                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.016402                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.983598                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886783                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113217                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1009660                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1009660                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       650901                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        650901                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2257                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2257                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1562                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1562                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1660561                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1660561                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1660561                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1660561                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13582                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13582                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          230                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13812                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13812                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13812                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13812                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    550958969                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    550958969                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9712871                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9712871                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    560671840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    560671840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    560671840                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    560671840                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1023242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1023242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       651131                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       651131                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1562                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1562                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1674373                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1674373                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1674373                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1674373                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013273                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013273                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000353                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000353                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008249                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008249                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008249                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008249                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40565.378368                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40565.378368                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 42229.873913                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42229.873913                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40593.095859                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40593.095859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40593.095859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40593.095859                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          921                       # number of writebacks
system.cpu1.dcache.writebacks::total              921                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6701                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6701                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          172                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          172                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6873                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6873                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6873                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6873                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6881                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6881                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6939                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6939                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6939                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6939                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    213885045                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    213885045                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1709699                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1709699                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    215594744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    215594744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    215594744                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    215594744                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006725                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006725                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004144                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004144                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004144                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004144                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 31083.424648                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 31083.424648                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 29477.568966                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 29477.568966                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 31070.002018                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 31070.002018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 31070.002018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31070.002018                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               504.043770                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086304520                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2138394.724409                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.043770                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.067378                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.807762                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1528494                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1528494                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1528494                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1528494                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1528494                       # number of overall hits
system.cpu2.icache.overall_hits::total        1528494                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3575798                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3575798                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3575798                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3575798                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3575798                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3575798                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1528550                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1528550                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1528550                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1528550                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1528550                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1528550                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 63853.535714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63853.535714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 63853.535714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63853.535714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 63853.535714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63853.535714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2919151                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2919151                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2919151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2919151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2919151                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2919151                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 63459.804348                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63459.804348                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 63459.804348                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63459.804348                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 63459.804348                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63459.804348                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4236                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166149546                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4492                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36987.877560                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.876011                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.123989                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.870609                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.129391                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1023122                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1023122                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       668603                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        668603                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1622                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1622                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1621                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1691725                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1691725                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1691725                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1691725                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10614                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10614                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10780                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10780                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10780                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10780                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    456580901                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    456580901                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6112496                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6112496                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    462693397                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    462693397                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    462693397                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    462693397                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1033736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1033736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       668769                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       668769                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1702505                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1702505                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1702505                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1702505                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010268                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010268                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000248                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000248                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006332                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006332                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006332                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006332                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43016.855191                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43016.855191                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36822.265060                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36822.265060                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42921.465399                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42921.465399                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42921.465399                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42921.465399                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          888                       # number of writebacks
system.cpu2.dcache.writebacks::total              888                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6430                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6430                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6544                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6544                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6544                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6544                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4184                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4184                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4236                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4236                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4236                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4236                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    114630052                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    114630052                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1391975                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1391975                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    116022027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    116022027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    116022027                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    116022027                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002488                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002488                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002488                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002488                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27397.239962                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27397.239962                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26768.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26768.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27389.524788                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27389.524788                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27389.524788                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27389.524788                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               514.134801                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086507792                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2101562.460348                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.134801                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064319                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823934                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1421876                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1421876                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1421876                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1421876                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1421876                       # number of overall hits
system.cpu3.icache.overall_hits::total        1421876                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3386031                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3386031                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3386031                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3386031                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3386031                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3386031                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1421932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1421932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1421932                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1421932                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1421932                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1421932                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 60464.839286                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60464.839286                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 60464.839286                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60464.839286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 60464.839286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60464.839286                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2682107                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2682107                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2682107                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2682107                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2682107                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2682107                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62374.581395                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62374.581395                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62374.581395                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62374.581395                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62374.581395                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62374.581395                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5258                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170688218                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5514                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30955.425825                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.032570                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.967430                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882940                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117060                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       985908                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         985908                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       671499                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        671499                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1741                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1580                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1580                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1657407                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1657407                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1657407                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1657407                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13365                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13365                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          329                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          329                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13694                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13694                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13694                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13694                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    602587115                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    602587115                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     18092379                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     18092379                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    620679494                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    620679494                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    620679494                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    620679494                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       999273                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       999273                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       671828                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       671828                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1580                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1580                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1671101                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1671101                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1671101                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1671101                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013375                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013375                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000490                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000490                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008195                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008195                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008195                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008195                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 45086.952114                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45086.952114                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 54992.033435                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54992.033435                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 45324.922886                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45324.922886                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 45324.922886                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45324.922886                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       176734                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 58911.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1910                       # number of writebacks
system.cpu3.dcache.writebacks::total             1910                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8157                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8157                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          279                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8436                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8436                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8436                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8436                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5208                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5208                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           50                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5258                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5258                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    144384717                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    144384717                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1191219                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1191219                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    145575936                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    145575936                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    145575936                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    145575936                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005212                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005212                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003146                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003146                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003146                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003146                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27723.639977                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27723.639977                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23824.380000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23824.380000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27686.560669                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27686.560669                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27686.560669                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27686.560669                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
