Filename, Number of Infected, Total Number, Infection Percentage
Verilog3/Infected/Inf_gate_level_1194_in32_out8_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_767_in8_out32_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_622_in8_out4_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_450_in4_out16_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_510_in4_out32_gates57.v, 2, 58, 0.034482758620689655
Verilog3/Infected/Inf_gate_level_476_in4_out16_gates55.v, 6, 59, 0.1016949152542373
Verilog3/Infected/Inf_gate_level_759_in8_out32_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_287_in4_out2_gates30.v, 2, 31, 0.06451612903225806
Verilog3/Infected/Inf_gate_level_985_in16_out16_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_933_in16_out8_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_593_in8_out4_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_22_in2_out2_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_1482_in64_out16_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_630_in8_out4_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_381_in4_out8_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_1528_in64_out32_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1239_in32_out16_gates44.v, 5, 47, 0.10638297872340426
Verilog3/Infected/Inf_gate_level_472_in4_out16_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_908_in16_out8_gates19.v, 2, 20, 0.1
Verilog3/Infected/Inf_gate_level_156_in2_out8_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_1300_in64_out2_gates11.v, 2, 12, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_1150_in32_out4_gates59.v, 6, 63, 0.09523809523809523
Verilog3/Infected/Inf_gate_level_1273_in32_out32_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_216_in2_out16_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1198_in32_out8_gates51.v, 2, 52, 0.038461538461538464
Verilog3/Infected/Inf_gate_level_151_in2_out8_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_103_in2_out4_gates44.v, 4, 46, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_981_in16_out16_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_546_in8_out2_gates31.v, 2, 32, 0.0625
Verilog3/Infected/Inf_gate_level_1269_in32_out32_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_1474_in64_out16_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_1257_in32_out16_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_978_in16_out16_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1087_in32_out2_gates56.v, 2, 57, 0.03508771929824561
Verilog3/Infected/Inf_gate_level_40_in2_out2_gates41.v, 5, 44, 0.11363636363636363
Verilog3/Infected/Inf_gate_level_1166_in32_out8_gates19.v, 2, 20, 0.1
Verilog3/Infected/Inf_gate_level_1197_in32_out8_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_1080_in32_out2_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_325_in4_out4_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_1229_in32_out16_gates34.v, 2, 35, 0.05714285714285714
Verilog3/Infected/Inf_gate_level_1138_in32_out4_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_1361_in64_out4_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_1026_in16_out32_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_563_in8_out2_gates48.v, 2, 49, 0.04081632653061224
Verilog3/Infected/Inf_gate_level_207_in2_out16_gates44.v, 2, 45, 0.044444444444444446
Verilog3/Infected/Inf_gate_level_799_in16_out2_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_1206_in32_out8_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_348_in4_out4_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_907_in16_out8_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_1037_in32_out2_gates6.v, 2, 7, 0.2857142857142857
Verilog3/Infected/Inf_gate_level_910_in16_out8_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_296_in4_out2_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_1182_in32_out8_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_80_in2_out4_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_1074_in32_out2_gates43.v, 2, 44, 0.045454545454545456
Verilog3/Infected/Inf_gate_level_801_in16_out2_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_1221_in32_out16_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_312_in4_out2_gates55.v, 2, 56, 0.03571428571428571
Verilog3/Infected/Inf_gate_level_1476_in64_out16_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_347_in4_out4_gates30.v, 2, 31, 0.06451612903225806
Verilog3/Infected/Inf_gate_level_663_in8_out8_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_453_in4_out16_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_955_in16_out16_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_1326_in64_out2_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_596_in8_out4_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_1434_in64_out8_gates29.v, 2, 30, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1460_in64_out8_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_743_in8_out32_gates32.v, 2, 33, 0.06060606060606061
Verilog3/Infected/Inf_gate_level_70_in2_out4_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_932_in16_out8_gates43.v, 2, 44, 0.045454545454545456
Verilog3/Infected/Inf_gate_level_250_in2_out32_gates55.v, 2, 56, 0.03571428571428571
Verilog3/Infected/Inf_gate_level_830_in16_out2_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_931_in16_out8_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_1451_in64_out8_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_438_in4_out16_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_959_in16_out16_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_387_in4_out8_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_1242_in32_out16_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_446_in4_out16_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_800_in16_out2_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_1486_in64_out16_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_143_in2_out8_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_454_in4_out16_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1105_in32_out4_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_633_in8_out4_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_607_in8_out4_gates32.v, 2, 33, 0.06060606060606061
Verilog3/Infected/Inf_gate_level_1293_in64_out2_gates4.v, 3, 6, 0.5
Verilog3/Infected/Inf_gate_level_52_in2_out2_gates53.v, 2, 54, 0.037037037037037035
Verilog3/Infected/Inf_gate_level_720_in8_out16_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1251_in32_out16_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_911_in16_out8_gates22.v, 6, 26, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_963_in16_out16_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_109_in2_out4_gates50.v, 2, 51, 0.0392156862745098
Verilog3/Infected/Inf_gate_level_1268_in32_out32_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_1483_in64_out16_gates30.v, 2, 31, 0.06451612903225806
Verilog3/Infected/Inf_gate_level_855_in16_out4_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_1478_in64_out16_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_64_in2_out4_gates5.v, 3, 7, 0.42857142857142855
Verilog3/Infected/Inf_gate_level_1398_in64_out4_gates49.v, 7, 53, 0.1320754716981132
Verilog3/Infected/Inf_gate_level_641_in8_out8_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_1204_in32_out8_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_860_in16_out4_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_587_in8_out4_gates12.v, 2, 13, 0.15384615384615385
Verilog3/Infected/Inf_gate_level_644_in8_out8_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_10_in2_out2_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_1493_in64_out16_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_449_in4_out16_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_271_in4_out2_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_442_in4_out16_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_1116_in32_out4_gates25.v, 3, 27, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_1014_in16_out32_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_382_in4_out8_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_1360_in64_out4_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_1546_in64_out32_gates61.v, 6, 65, 0.09230769230769231
Verilog3/Infected/Inf_gate_level_399_in4_out8_gates26.v, 2, 27, 0.07407407407407407
Verilog3/Infected/Inf_gate_level_1414_in64_out8_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_666_in8_out8_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_359_in4_out4_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_1223_in32_out16_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_1306_in64_out2_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_232_in2_out32_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_822_in16_out2_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1151_in32_out4_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_1530_in64_out32_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_617_in8_out4_gates42.v, 2, 43, 0.046511627906976744
Verilog3/Infected/Inf_gate_level_1186_in32_out8_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_733_in8_out16_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1096_in32_out4_gates5.v, 3, 7, 0.42857142857142855
Verilog3/Infected/Inf_gate_level_755_in8_out32_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_376_in4_out4_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_942_in16_out8_gates53.v, 2, 54, 0.037037037037037035
Verilog3/Infected/Inf_gate_level_1059_in32_out2_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_773_in8_out32_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_927_in16_out8_gates38.v, 2, 39, 0.05128205128205128
Verilog3/Infected/Inf_gate_level_1462_in64_out8_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_902_in16_out8_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_917_in16_out8_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_18_in2_out2_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_1050_in32_out2_gates19.v, 2, 20, 0.1
Verilog3/Infected/Inf_gate_level_1092_in32_out2_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_26_in2_out2_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_425_in4_out8_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1009_in16_out32_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_157_in2_out8_gates42.v, 2, 43, 0.046511627906976744
Verilog3/Infected/Inf_gate_level_1296_in64_out2_gates7.v, 3, 9, 0.3333333333333333
Verilog3/Infected/Inf_gate_level_97_in2_out4_gates38.v, 2, 39, 0.05128205128205128
Verilog3/Infected/Inf_gate_level_1054_in32_out2_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_1019_in16_out32_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_763_in8_out32_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1137_in32_out4_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1058_in32_out2_gates27.v, 2, 28, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_346_in4_out4_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_994_in16_out16_gates57.v, 2, 58, 0.034482758620689655
Verilog3/Infected/Inf_gate_level_1233_in32_out16_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_702_in8_out16_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_556_in8_out2_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1168_in32_out8_gates21.v, 2, 22, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_1200_in32_out8_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1078_in32_out2_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_534_in8_out2_gates19.v, 2, 20, 0.1
Verilog3/Infected/Inf_gate_level_654_in8_out8_gates23.v, 2, 24, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1013_in16_out32_gates44.v, 2, 45, 0.044444444444444446
Verilog3/Infected/Inf_gate_level_788_in16_out2_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_1356_in64_out4_gates7.v, 3, 9, 0.3333333333333333
Verilog3/Infected/Inf_gate_level_32_in2_out2_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_31_in2_out2_gates32.v, 2, 33, 0.06060606060606061
Verilog3/Infected/Inf_gate_level_148_in2_out8_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_848_in16_out4_gates15.v, 2, 16, 0.125
Verilog3/Infected/Inf_gate_level_50_in2_out2_gates51.v, 2, 52, 0.038461538461538464
Verilog3/Infected/Inf_gate_level_1372_in64_out4_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_1039_in32_out2_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_48_in2_out2_gates49.v, 2, 50, 0.04
Verilog3/Infected/Inf_gate_level_1375_in64_out4_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_820_in16_out2_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_1413_in64_out8_gates8.v, 2, 9, 0.2222222222222222
Verilog3/Infected/Inf_gate_level_1417_in64_out8_gates12.v, 2, 13, 0.15384615384615385
Verilog3/Infected/Inf_gate_level_1212_in32_out16_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_1123_in32_out4_gates32.v, 5, 35, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_222_in2_out16_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_601_in8_out4_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_1157_in32_out8_gates10.v, 2, 11, 0.18181818181818182
Verilog3/Infected/Inf_gate_level_389_in4_out8_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_30_in2_out2_gates31.v, 2, 32, 0.0625
Verilog3/Infected/Inf_gate_level_1203_in32_out8_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_722_in8_out16_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1444_in64_out8_gates39.v, 2, 40, 0.05
Verilog3/Infected/Inf_gate_level_132_in2_out8_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_529_in8_out2_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_669_in8_out8_gates38.v, 2, 39, 0.05128205128205128
Verilog3/Infected/Inf_gate_level_714_in8_out16_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1490_in64_out16_gates37.v, 2, 38, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_421_in4_out8_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_88_in2_out4_gates29.v, 6, 33, 0.18181818181818182
Verilog3/Infected/Inf_gate_level_619_in8_out4_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_579_in8_out4_gates4.v, 2, 5, 0.4
Verilog3/Infected/Inf_gate_level_930_in16_out8_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_180_in2_out16_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_586_in8_out4_gates11.v, 2, 12, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_474_in4_out16_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1218_in32_out16_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_1266_in32_out32_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_812_in16_out2_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_8_in2_out2_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_894_in16_out4_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_211_in2_out16_gates48.v, 6, 52, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_1379_in64_out4_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_91_in2_out4_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_724_in8_out16_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_1_in2_out2_gates2.v, 3, 4, 0.75
Verilog3/Infected/Inf_gate_level_100_in2_out4_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_65_in2_out4_gates6.v, 3, 8, 0.375
Verilog3/Infected/Inf_gate_level_1110_in32_out4_gates19.v, 2, 20, 0.1
Verilog3/Infected/Inf_gate_level_1275_in32_out32_gates48.v, 5, 51, 0.09803921568627451
Verilog3/Infected/Inf_gate_level_861_in16_out4_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_659_in8_out8_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_825_in16_out2_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1122_in32_out4_gates31.v, 2, 32, 0.0625
Verilog3/Infected/Inf_gate_level_309_in4_out2_gates52.v, 2, 53, 0.03773584905660377
Verilog3/Infected/Inf_gate_level_119_in2_out4_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_1411_in64_out4_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_20_in2_out2_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_187_in2_out16_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_1294_in64_out2_gates5.v, 3, 7, 0.42857142857142855
Verilog3/Infected/Inf_gate_level_269_in4_out2_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_1004_in16_out32_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_12_in2_out2_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_301_in4_out2_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_948_in16_out8_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_291_in4_out2_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_310_in4_out2_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_203_in2_out16_gates40.v, 6, 44, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_1381_in64_out4_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_1210_in32_out8_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_361_in4_out4_gates44.v, 2, 45, 0.044444444444444446
Verilog3/Infected/Inf_gate_level_208_in2_out16_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_1049_in32_out2_gates18.v, 2, 19, 0.10526315789473684
Verilog3/Infected/Inf_gate_level_1027_in16_out32_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1199_in32_out8_gates52.v, 2, 53, 0.03773584905660377
Verilog3/Infected/Inf_gate_level_1302_in64_out2_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_1347_in64_out2_gates58.v, 5, 61, 0.08196721311475409
Verilog3/Infected/Inf_gate_level_259_in4_out2_gates2.v, 3, 4, 0.75
Verilog3/Infected/Inf_gate_level_165_in2_out8_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_467_in4_out16_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_195_in2_out16_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_1254_in32_out16_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_814_in16_out2_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_655_in8_out8_gates24.v, 2, 25, 0.08
Verilog3/Infected/Inf_gate_level_3_in2_out2_gates4.v, 3, 6, 0.5
Verilog3/Infected/Inf_gate_level_13_in2_out2_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_74_in2_out4_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_284_in4_out2_gates27.v, 2, 28, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_575_in8_out2_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_779_in16_out2_gates6.v, 3, 8, 0.375
Verilog3/Infected/Inf_gate_level_1177_in32_out8_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_95_in2_out4_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_747_in8_out32_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_190_in2_out16_gates27.v, 2, 28, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_1457_in64_out8_gates52.v, 6, 56, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_17_in2_out2_gates18.v, 6, 22, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_1439_in64_out8_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_176_in2_out8_gates61.v, 2, 62, 0.03225806451612903
Verilog3/Infected/Inf_gate_level_34_in2_out2_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_1264_in32_out32_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_609_in8_out4_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_754_in8_out32_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_231_in2_out32_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_1494_in64_out16_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_893_in16_out4_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_279_in4_out2_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_660_in8_out8_gates29.v, 2, 30, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_912_in16_out8_gates23.v, 2, 24, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_698_in8_out16_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_1332_in64_out2_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1164_in32_out8_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_153_in2_out8_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_1312_in64_out2_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_1367_in64_out4_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_418_in4_out8_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_690_in8_out8_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_1240_in32_out16_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_1441_in64_out8_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_749_in8_out32_gates38.v, 5, 41, 0.12195121951219512
Verilog3/Infected/Inf_gate_level_782_in16_out2_gates9.v, 2, 10, 0.2
Verilog3/Infected/Inf_gate_level_1224_in32_out16_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_1285_in32_out32_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_297_in4_out2_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_649_in8_out8_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_445_in4_out16_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_885_in16_out4_gates52.v, 5, 55, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_1481_in64_out16_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_1443_in64_out8_gates38.v, 5, 41, 0.12195121951219512
Verilog3/Infected/Inf_gate_level_1135_in32_out4_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_925_in16_out8_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_564_in8_out2_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1536_in64_out32_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_939_in16_out8_gates50.v, 2, 51, 0.0392156862745098
Verilog3/Infected/Inf_gate_level_364_in4_out4_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_144_in2_out8_gates29.v, 2, 30, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_490_in4_out32_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_82_in2_out4_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_113_in2_out4_gates54.v, 2, 55, 0.03636363636363636
Verilog3/Infected/Inf_gate_level_402_in4_out8_gates29.v, 5, 32, 0.15625
Verilog3/Infected/Inf_gate_level_1499_in64_out16_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1271_in32_out32_gates44.v, 2, 45, 0.044444444444444446
Verilog3/Infected/Inf_gate_level_989_in16_out16_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_286_in4_out2_gates29.v, 2, 30, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1405_in64_out4_gates56.v, 2, 57, 0.03508771929824561
Verilog3/Infected/Inf_gate_level_664_in8_out8_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_898_in16_out8_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_1309_in64_out2_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_682_in8_out8_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_615_in8_out4_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_247_in2_out32_gates52.v, 2, 53, 0.03773584905660377
Verilog3/Infected/Inf_gate_level_1101_in32_out4_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_1095_in32_out4_gates4.v, 3, 6, 0.5
Verilog3/Infected/Inf_gate_level_1391_in64_out4_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_614_in8_out4_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_331_in4_out4_gates14.v, 2, 15, 0.13333333333333333
Verilog3/Infected/Inf_gate_level_1005_in16_out32_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_198_in2_out16_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_721_in8_out16_gates42.v, 2, 43, 0.046511627906976744
Verilog3/Infected/Inf_gate_level_1235_in32_out16_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_962_in16_out16_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_973_in16_out16_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_434_in4_out8_gates61.v, 4, 63, 0.06349206349206349
Verilog3/Infected/Inf_gate_level_463_in4_out16_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_344_in4_out4_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_1541_in64_out32_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_1119_in32_out4_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_1386_in64_out4_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_257_in2_out32_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_823_in16_out2_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_1442_in64_out8_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1480_in64_out16_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_1429_in64_out8_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_520_in8_out2_gates5.v, 3, 7, 0.42857142857142855
Verilog3/Infected/Inf_gate_level_868_in16_out4_gates35.v, 9, 41, 0.21951219512195122
Verilog3/Infected/Inf_gate_level_701_in8_out16_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_141_in2_out8_gates26.v, 2, 27, 0.07407407407407407
Verilog3/Infected/Inf_gate_level_414_in4_out8_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_562_in8_out2_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_787_in16_out2_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_858_in16_out4_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1368_in64_out4_gates19.v, 2, 20, 0.1
Verilog3/Infected/Inf_gate_level_1445_in64_out8_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_522_in8_out2_gates7.v, 2, 8, 0.25
Verilog3/Infected/Inf_gate_level_37_in2_out2_gates38.v, 2, 39, 0.05128205128205128
Verilog3/Infected/Inf_gate_level_424_in4_out8_gates51.v, 2, 52, 0.038461538461538464
Verilog3/Infected/Inf_gate_level_1407_in64_out4_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1479_in64_out16_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_1344_in64_out2_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_1330_in64_out2_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_413_in4_out8_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_1188_in32_out8_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_918_in16_out8_gates29.v, 2, 30, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1006_in16_out32_gates37.v, 2, 38, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_876_in16_out4_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_66_in2_out4_gates7.v, 3, 9, 0.3333333333333333
Verilog3/Infected/Inf_gate_level_1120_in32_out4_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_936_in16_out8_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_940_in16_out8_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_241_in2_out32_gates46.v, 2, 47, 0.0425531914893617
Verilog3/Infected/Inf_gate_level_278_in4_out2_gates21.v, 2, 22, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_193_in2_out16_gates30.v, 2, 31, 0.06451612903225806
Verilog3/Infected/Inf_gate_level_178_in2_out8_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_1185_in32_out8_gates38.v, 2, 39, 0.05128205128205128
Verilog3/Infected/Inf_gate_level_778_in16_out2_gates5.v, 3, 7, 0.42857142857142855
Verilog3/Infected/Inf_gate_level_951_in16_out8_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_437_in4_out16_gates16.v, 2, 17, 0.11764705882352941
Verilog3/Infected/Inf_gate_level_1459_in64_out8_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_142_in2_out8_gates27.v, 2, 28, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_588_in8_out4_gates13.v, 2, 14, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_817_in16_out2_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_1404_in64_out4_gates55.v, 2, 56, 0.03571428571428571
Verilog3/Infected/Inf_gate_level_1227_in32_out16_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_913_in16_out8_gates24.v, 2, 25, 0.08
Verilog3/Infected/Inf_gate_level_1131_in32_out4_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_1141_in32_out4_gates50.v, 2, 51, 0.0392156862745098
Verilog3/Infected/Inf_gate_level_188_in2_out16_gates25.v, 3, 27, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_851_in16_out4_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_116_in2_out4_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_786_in16_out2_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_307_in4_out2_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_1098_in32_out4_gates7.v, 2, 8, 0.25
Verilog3/Infected/Inf_gate_level_1303_in64_out2_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_1524_in64_out32_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_204_in2_out16_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1075_in32_out2_gates44.v, 2, 45, 0.044444444444444446
Verilog3/Infected/Inf_gate_level_903_in16_out8_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_1384_in64_out4_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1220_in32_out16_gates25.v, 3, 27, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_1159_in32_out8_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_784_in16_out2_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_1323_in64_out2_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_879_in16_out4_gates46.v, 7, 50, 0.14
Verilog3/Infected/Inf_gate_level_628_in8_out4_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_90_in2_out4_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_1533_in64_out32_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_699_in8_out16_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_329_in4_out4_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_1394_in64_out4_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_407_in4_out8_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_886_in16_out4_gates53.v, 2, 54, 0.037037037037037035
Verilog3/Infected/Inf_gate_level_213_in2_out16_gates50.v, 2, 51, 0.0392156862745098
Verilog3/Infected/Inf_gate_level_1031_in16_out32_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_459_in4_out16_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_1534_in64_out32_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1351_in64_out2_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_1500_in64_out16_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_7_in2_out2_gates8.v, 2, 9, 0.2222222222222222
Verilog3/Infected/Inf_gate_level_944_in16_out8_gates55.v, 2, 56, 0.03571428571428571
Verilog3/Infected/Inf_gate_level_1011_in16_out32_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_263_in4_out2_gates6.v, 2, 7, 0.2857142857142857
Verilog3/Infected/Inf_gate_level_694_in8_out8_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_916_in16_out8_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_1222_in32_out16_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_1466_in64_out8_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1232_in32_out16_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1340_in64_out2_gates51.v, 2, 52, 0.038461538461538464
Verilog3/Infected/Inf_gate_level_1252_in32_out16_gates57.v, 2, 58, 0.034482758620689655
Verilog3/Infected/Inf_gate_level_972_in16_out16_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1283_in32_out32_gates56.v, 2, 57, 0.03508771929824561
Verilog3/Infected/Inf_gate_level_482_in4_out16_gates61.v, 2, 62, 0.03225806451612903
Verilog3/Infected/Inf_gate_level_1213_in32_out16_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_202_in2_out16_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_1498_in64_out16_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_501_in4_out32_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_748_in8_out32_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1377_in64_out4_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_1170_in32_out8_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_345_in4_out4_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_1211_in32_out16_gates16.v, 2, 17, 0.11764705882352941
Verilog3/Infected/Inf_gate_level_35_in2_out2_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_111_in2_out4_gates52.v, 2, 53, 0.03773584905660377
Verilog3/Infected/Inf_gate_level_471_in4_out16_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_866_in16_out4_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_351_in4_out4_gates34.v, 2, 35, 0.05714285714285714
Verilog3/Infected/Inf_gate_level_995_in16_out16_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1276_in32_out32_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1107_in32_out4_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_400_in4_out8_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_736_in8_out16_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_991_in16_out16_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1327_in64_out2_gates38.v, 2, 39, 0.05128205128205128
Verilog3/Infected/Inf_gate_level_625_in8_out4_gates50.v, 2, 51, 0.0392156862745098
Verilog3/Infected/Inf_gate_level_1262_in32_out32_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_953_in16_out16_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_653_in8_out8_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_1008_in16_out32_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_737_in8_out16_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_466_in4_out16_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_938_in16_out8_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_330_in4_out4_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_491_in4_out32_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_818_in16_out2_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_813_in16_out2_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_1520_in64_out32_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_210_in2_out16_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_573_in8_out2_gates58.v, 2, 59, 0.03389830508474576
Verilog3/Infected/Inf_gate_level_775_in16_out2_gates2.v, 3, 4, 0.75
Verilog3/Infected/Inf_gate_level_1134_in32_out4_gates43.v, 2, 44, 0.045454545454545456
Verilog3/Infected/Inf_gate_level_751_in8_out32_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_401_in4_out8_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_1093_in32_out2_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_1259_in32_out32_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_646_in8_out8_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_1475_in64_out16_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_1426_in64_out8_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_199_in2_out16_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_1286_in32_out32_gates59.v, 6, 63, 0.09523809523809523
Verilog3/Infected/Inf_gate_level_96_in2_out4_gates37.v, 2, 38, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_1238_in32_out16_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1084_in32_out2_gates53.v, 2, 54, 0.037037037037037035
Verilog3/Infected/Inf_gate_level_323_in4_out4_gates6.v, 3, 8, 0.375
Verilog3/Infected/Inf_gate_level_914_in16_out8_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1209_in32_out8_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_478_in4_out16_gates57.v, 4, 59, 0.06779661016949153
Verilog3/Infected/Inf_gate_level_378_in4_out4_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_419_in4_out8_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_507_in4_out32_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_581_in8_out4_gates6.v, 3, 8, 0.375
Verilog3/Infected/Inf_gate_level_380_in4_out4_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_412_in4_out8_gates39.v, 2, 40, 0.05
Verilog3/Infected/Inf_gate_level_220_in2_out16_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_846_in16_out4_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_497_in4_out32_gates44.v, 6, 48, 0.125
Verilog3/Infected/Inf_gate_level_515_in4_out32_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_844_in16_out4_gates11.v, 2, 12, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_651_in8_out8_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_540_in8_out2_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_369_in4_out4_gates52.v, 2, 53, 0.03773584905660377
Verilog3/Infected/Inf_gate_level_373_in4_out4_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_638_in8_out4_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_834_in16_out2_gates61.v, 2, 62, 0.03225806451612903
Verilog3/Infected/Inf_gate_level_1290_in32_out32_gates63.v, 4, 65, 0.06153846153846154
Verilog3/Infected/Inf_gate_level_1053_in32_out2_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_1456_in64_out8_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_547_in8_out2_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_229_in2_out32_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_315_in4_out2_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_266_in4_out2_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_182_in2_out16_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_1051_in32_out2_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_711_in8_out16_gates32.v, 2, 33, 0.06060606060606061
Verilog3/Infected/Inf_gate_level_504_in4_out32_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_212_in2_out16_gates49.v, 2, 50, 0.04
Verilog3/Infected/Inf_gate_level_862_in16_out4_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_1325_in64_out2_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_567_in8_out2_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_794_in16_out2_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_456_in4_out16_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_423_in4_out8_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_302_in4_out2_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_514_in4_out32_gates61.v, 2, 62, 0.03225806451612903
Verilog3/Infected/Inf_gate_level_580_in8_out4_gates5.v, 2, 6, 0.3333333333333333
Verilog3/Infected/Inf_gate_level_162_in2_out8_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_1191_in32_out8_gates44.v, 2, 45, 0.044444444444444446
Verilog3/Infected/Inf_gate_level_69_in2_out4_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_358_in4_out4_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1108_in32_out4_gates17.v, 2, 18, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_1339_in64_out2_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_1380_in64_out4_gates31.v, 2, 32, 0.0625
Verilog3/Infected/Inf_gate_level_1102_in32_out4_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_395_in4_out8_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_920_in16_out8_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_1018_in16_out32_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_240_in2_out32_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_1331_in64_out2_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_1313_in64_out2_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_397_in4_out8_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_595_in8_out4_gates20.v, 2, 21, 0.09523809523809523
Verilog3/Infected/Inf_gate_level_869_in16_out4_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_340_in4_out4_gates23.v, 2, 24, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1289_in32_out32_gates62.v, 6, 66, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_477_in4_out16_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_517_in8_out2_gates2.v, 3, 4, 0.75
Verilog3/Infected/Inf_gate_level_83_in2_out4_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_1345_in64_out2_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_479_in4_out16_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1094_in32_out2_gates63.v, 6, 67, 0.08955223880597014
Verilog3/Infected/Inf_gate_level_2_in2_out2_gates3.v, 2, 4, 0.5
Verilog3/Infected/Inf_gate_level_1104_in32_out4_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_532_in8_out2_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_1195_in32_out8_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_101_in2_out4_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_1427_in64_out8_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_557_in8_out2_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_147_in2_out8_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_718_in8_out16_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_235_in2_out32_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_836_in16_out2_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_223_in2_out16_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_765_in8_out32_gates54.v, 5, 57, 0.08771929824561403
Verilog3/Infected/Inf_gate_level_341_in4_out4_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_131_in2_out8_gates16.v, 2, 17, 0.11764705882352941
Verilog3/Infected/Inf_gate_level_1517_in64_out32_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_58_in2_out2_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_582_in8_out4_gates7.v, 3, 9, 0.3333333333333333
Verilog3/Infected/Inf_gate_level_1149_in32_out4_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_174_in2_out8_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_634_in8_out4_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_1088_in32_out2_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_1155_in32_out8_gates8.v, 2, 9, 0.2222222222222222
Verilog3/Infected/Inf_gate_level_1097_in32_out4_gates6.v, 2, 7, 0.2857142857142857
Verilog3/Infected/Inf_gate_level_1023_in16_out32_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1354_in64_out4_gates5.v, 3, 7, 0.42857142857142855
Verilog3/Infected/Inf_gate_level_337_in4_out4_gates20.v, 2, 21, 0.09523809523809523
Verilog3/Infected/Inf_gate_level_227_in2_out32_gates32.v, 2, 33, 0.06060606060606061
Verilog3/Infected/Inf_gate_level_1112_in32_out4_gates21.v, 2, 22, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_1215_in32_out16_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_887_in16_out4_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1035_in32_out2_gates4.v, 3, 6, 0.5
Verilog3/Infected/Inf_gate_level_129_in2_out8_gates14.v, 2, 15, 0.13333333333333333
Verilog3/Infected/Inf_gate_level_905_in16_out8_gates16.v, 2, 17, 0.11764705882352941
Verilog3/Infected/Inf_gate_level_328_in4_out4_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_59_in2_out2_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_218_in2_out16_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_637_in8_out4_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_678_in8_out8_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_758_in8_out32_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_845_in16_out4_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_1409_in64_out4_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_671_in8_out8_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_883_in16_out4_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_9_in2_out2_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_945_in16_out8_gates56.v, 4, 58, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_1453_in64_out8_gates48.v, 2, 49, 0.04081632653061224
Verilog3/Infected/Inf_gate_level_574_in8_out2_gates59.v, 9, 65, 0.13846153846153847
Verilog3/Infected/Inf_gate_level_1525_in64_out32_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_1118_in32_out4_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_679_in8_out8_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_1287_in32_out32_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_857_in16_out4_gates24.v, 2, 25, 0.08
Verilog3/Infected/Inf_gate_level_505_in4_out32_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_342_in4_out4_gates25.v, 3, 27, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_1450_in64_out8_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_992_in16_out16_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_1041_in32_out2_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_796_in16_out2_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_798_in16_out2_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_766_in8_out32_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_89_in2_out4_gates30.v, 2, 31, 0.06451612903225806
Verilog3/Infected/Inf_gate_level_1471_in64_out16_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_1205_in32_out8_gates58.v, 2, 59, 0.03389830508474576
Verilog3/Infected/Inf_gate_level_538_in8_out2_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_810_in16_out2_gates37.v, 2, 38, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_332_in4_out4_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_716_in8_out16_gates37.v, 2, 38, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_1237_in32_out16_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_734_in8_out16_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_16_in2_out2_gates17.v, 2, 18, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_365_in4_out4_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_244_in2_out32_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1349_in64_out2_gates60.v, 8, 65, 0.12307692307692308
Verilog3/Infected/Inf_gate_level_1129_in32_out4_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_1216_in32_out16_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_388_in4_out8_gates15.v, 2, 16, 0.125
Verilog3/Infected/Inf_gate_level_636_in8_out4_gates61.v, 5, 64, 0.078125
Verilog3/Infected/Inf_gate_level_362_in4_out4_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_41_in2_out2_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_277_in4_out2_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_551_in8_out2_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_1165_in32_out8_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_1060_in32_out2_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_1180_in32_out8_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1172_in32_out8_gates25.v, 3, 27, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_238_in2_out32_gates43.v, 2, 44, 0.045454545454545456
Verilog3/Infected/Inf_gate_level_1406_in64_out4_gates57.v, 5, 60, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_300_in4_out2_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1277_in32_out32_gates50.v, 2, 51, 0.0392156862745098
Verilog3/Infected/Inf_gate_level_852_in16_out4_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_1383_in64_out4_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_965_in16_out16_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_772_in8_out32_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_584_in8_out4_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_169_in2_out8_gates54.v, 2, 55, 0.03636363636363636
Verilog3/Infected/Inf_gate_level_137_in2_out8_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_843_in16_out4_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_952_in16_out8_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_1241_in32_out16_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1307_in64_out2_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_230_in2_out32_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_228_in2_out32_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_684_in8_out8_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_512_in4_out32_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_1390_in64_out4_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1492_in64_out16_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_613_in8_out4_gates38.v, 4, 40, 0.1
Verilog3/Infected/Inf_gate_level_1526_in64_out32_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1156_in32_out8_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_647_in8_out8_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_1062_in32_out2_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_1428_in64_out8_gates23.v, 2, 24, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1505_in64_out16_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1410_in64_out4_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_299_in4_out2_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_432_in4_out8_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_1171_in32_out8_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_375_in4_out4_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1136_in32_out4_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_1322_in64_out2_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_27_in2_out2_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_1374_in64_out4_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_639_in8_out8_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_486_in4_out32_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_727_in8_out16_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_145_in2_out8_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_1301_in64_out2_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_1163_in32_out8_gates16.v, 2, 17, 0.11764705882352941
Verilog3/Infected/Inf_gate_level_1362_in64_out4_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_121_in2_out4_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_1083_in32_out2_gates52.v, 5, 55, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_1002_in16_out32_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_430_in4_out8_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_125_in2_out8_gates10.v, 2, 11, 0.18181818181818182
Verilog3/Infected/Inf_gate_level_969_in16_out16_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_475_in4_out16_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_246_in2_out32_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_997_in16_out16_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_1387_in64_out4_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_1292_in64_out2_gates3.v, 3, 5, 0.6
Verilog3/Infected/Inf_gate_level_1100_in32_out4_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_1226_in32_out16_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_943_in16_out8_gates54.v, 2, 55, 0.03636363636363636
Verilog3/Infected/Inf_gate_level_571_in8_out2_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_28_in2_out2_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_771_in8_out32_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_372_in4_out4_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_179_in2_out16_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_1420_in64_out8_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_757_in8_out32_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_621_in8_out4_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1076_in32_out2_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_252_in2_out32_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_192_in2_out16_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_1353_in64_out4_gates4.v, 3, 6, 0.5
Verilog3/Infected/Inf_gate_level_355_in4_out4_gates38.v, 2, 39, 0.05128205128205128
Verilog3/Infected/Inf_gate_level_764_in8_out32_gates53.v, 2, 54, 0.037037037037037035
Verilog3/Infected/Inf_gate_level_750_in8_out32_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_24_in2_out2_gates25.v, 3, 27, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_1436_in64_out8_gates31.v, 2, 32, 0.0625
Verilog3/Infected/Inf_gate_level_964_in16_out16_gates27.v, 2, 28, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_370_in4_out4_gates53.v, 106, 106, 1.0
Verilog3/Infected/Inf_gate_level_897_in16_out8_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_523_in8_out2_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_1280_in32_out32_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1183_in32_out8_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_160_in2_out8_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_84_in2_out4_gates25.v, 3, 27, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_5_in2_out2_gates6.v, 2, 7, 0.2857142857142857
Verilog3/Infected/Inf_gate_level_1488_in64_out16_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_922_in16_out8_gates33.v, 5, 36, 0.1388888888888889
Verilog3/Infected/Inf_gate_level_1545_in64_out32_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_790_in16_out2_gates17.v, 2, 18, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_1440_in64_out8_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_1128_in32_out4_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1091_in32_out2_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_643_in8_out8_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_681_in8_out8_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_294_in4_out2_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_977_in16_out16_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_1040_in32_out2_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_353_in4_out4_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_349_in4_out4_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_1255_in32_out16_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_598_in8_out4_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_1248_in32_out16_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1324_in64_out2_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1295_in64_out2_gates6.v, 2, 7, 0.2857142857142857
Verilog3/Infected/Inf_gate_level_1365_in64_out4_gates16.v, 2, 17, 0.11764705882352941
Verilog3/Infected/Inf_gate_level_1284_in32_out32_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_1003_in16_out32_gates34.v, 2, 35, 0.05714285714285714
Verilog3/Infected/Inf_gate_level_128_in2_out8_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_114_in2_out4_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_184_in2_out16_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_1274_in32_out32_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_251_in2_out32_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_576_in8_out2_gates61.v, 6, 65, 0.09230769230769231
Verilog3/Infected/Inf_gate_level_1315_in64_out2_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_1470_in64_out16_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_117_in2_out4_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_685_in8_out8_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_873_in16_out4_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_599_in8_out4_gates24.v, 6, 28, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_999_in16_out16_gates62.v, 8, 67, 0.11940298507462686
Verilog3/Infected/Inf_gate_level_1334_in64_out2_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_824_in16_out2_gates51.v, 6, 55, 0.10909090909090909
Verilog3/Infected/Inf_gate_level_172_in2_out8_gates57.v, 2, 58, 0.034482758620689655
Verilog3/Infected/Inf_gate_level_1234_in32_out16_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_1079_in32_out2_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_276_in4_out2_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_954_in16_out16_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_809_in16_out2_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_1408_in64_out4_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_554_in8_out2_gates39.v, 2, 40, 0.05
Verilog3/Infected/Inf_gate_level_1174_in32_out8_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_343_in4_out4_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_770_in8_out32_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_1085_in32_out2_gates54.v, 2, 55, 0.03636363636363636
Verilog3/Infected/Inf_gate_level_1175_in32_out8_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_780_in16_out2_gates7.v, 2, 8, 0.25
Verilog3/Infected/Inf_gate_level_626_in8_out4_gates51.v, 6, 55, 0.10909090909090909
Verilog3/Infected/Inf_gate_level_785_in16_out2_gates12.v, 2, 13, 0.15384615384615385
Verilog3/Infected/Inf_gate_level_443_in4_out16_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_1496_in64_out16_gates43.v, 5, 46, 0.10869565217391304
Verilog3/Infected/Inf_gate_level_577_in8_out2_gates62.v, 6, 66, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_333_in4_out4_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_327_in4_out4_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_303_in4_out2_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_731_in8_out16_gates52.v, 2, 53, 0.03773584905660377
Verilog3/Infected/Inf_gate_level_324_in4_out4_gates7.v, 3, 9, 0.3333333333333333
Verilog3/Infected/Inf_gate_level_640_in8_out8_gates9.v, 2, 10, 0.2
Verilog3/Infected/Inf_gate_level_719_in8_out16_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_1288_in32_out32_gates61.v, 7, 65, 0.1076923076923077
Verilog3/Infected/Inf_gate_level_806_in16_out2_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_956_in16_out16_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_688_in8_out8_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_61_in2_out2_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_140_in2_out8_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_92_in2_out4_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_1463_in64_out8_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_827_in16_out2_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1373_in64_out4_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_166_in2_out8_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_1304_in64_out2_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_1366_in64_out4_gates17.v, 2, 18, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_608_in8_out4_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_776_in16_out2_gates3.v, 2, 4, 0.5
Verilog3/Infected/Inf_gate_level_127_in2_out8_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_1548_in64_out32_gates63.v, 2, 64, 0.03125
Verilog3/Infected/Inf_gate_level_384_in4_out8_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_548_in8_out2_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_696_in8_out16_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_1043_in32_out2_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_692_in8_out8_gates61.v, 2, 62, 0.03225806451612903
Verilog3/Infected/Inf_gate_level_531_in8_out2_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_275_in4_out2_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_1396_in64_out4_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_1153_in32_out4_gates62.v, 5, 65, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1278_in32_out32_gates51.v, 2, 52, 0.038461538461538464
Verilog3/Infected/Inf_gate_level_1007_in16_out32_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_1346_in64_out2_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_485_in4_out32_gates32.v, 2, 33, 0.06060606060606061
Verilog3/Infected/Inf_gate_level_610_in8_out4_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_967_in16_out16_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_1236_in32_out16_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_803_in16_out2_gates30.v, 2, 31, 0.06451612903225806
Verilog3/Infected/Inf_gate_level_186_in2_out16_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_1099_in32_out4_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_723_in8_out16_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_260_in4_out2_gates3.v, 3, 5, 0.6
Verilog3/Infected/Inf_gate_level_1317_in64_out2_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_1318_in64_out2_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_760_in8_out32_gates49.v, 2, 50, 0.04
Verilog3/Infected/Inf_gate_level_957_in16_out16_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_322_in4_out4_gates5.v, 3, 7, 0.42857142857142855
Verilog3/Infected/Inf_gate_level_63_in2_out4_gates4.v, 3, 6, 0.5
Verilog3/Infected/Inf_gate_level_1042_in32_out2_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_306_in4_out2_gates49.v, 2, 50, 0.04
Verilog3/Infected/Inf_gate_level_986_in16_out16_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_457_in4_out16_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_982_in16_out16_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_126_in2_out8_gates11.v, 2, 12, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_761_in8_out32_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_51_in2_out2_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_549_in8_out2_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1538_in64_out32_gates53.v, 2, 54, 0.037037037037037035
Verilog3/Infected/Inf_gate_level_1113_in32_out4_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_214_in2_out16_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_1430_in64_out8_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1397_in64_out4_gates48.v, 2, 49, 0.04081632653061224
Verilog3/Infected/Inf_gate_level_1358_in64_out4_gates9.v, 2, 10, 0.2
Verilog3/Infected/Inf_gate_level_753_in8_out32_gates42.v, 2, 43, 0.046511627906976744
Verilog3/Infected/Inf_gate_level_904_in16_out8_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_422_in4_out8_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1448_in64_out8_gates43.v, 2, 44, 0.045454545454545456
Verilog3/Infected/Inf_gate_level_270_in4_out2_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_1072_in32_out2_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_661_in8_out8_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_503_in4_out32_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_511_in4_out32_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1320_in64_out2_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_460_in4_out16_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_1173_in32_out8_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_215_in2_out16_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1424_in64_out8_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_85_in2_out4_gates26.v, 2, 27, 0.07407407407407407
Verilog3/Infected/Inf_gate_level_527_in8_out2_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_1419_in64_out8_gates14.v, 2, 15, 0.13333333333333333
Verilog3/Infected/Inf_gate_level_110_in2_out4_gates51.v, 6, 55, 0.10909090909090909
Verilog3/Infected/Inf_gate_level_1543_in64_out32_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_489_in4_out32_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_1495_in64_out16_gates42.v, 2, 43, 0.046511627906976744
Verilog3/Infected/Inf_gate_level_1438_in64_out8_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_108_in2_out4_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1514_in64_out16_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_429_in4_out8_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_672_in8_out8_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_493_in4_out32_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_426_in4_out8_gates53.v, 2, 54, 0.037037037037037035
Verilog3/Infected/Inf_gate_level_1458_in64_out8_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_976_in16_out16_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_1393_in64_out4_gates44.v, 2, 45, 0.044444444444444446
Verilog3/Infected/Inf_gate_level_488_in4_out32_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_585_in8_out4_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_441_in4_out16_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_1048_in32_out2_gates17.v, 2, 18, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_1201_in32_out8_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1298_in64_out2_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_319_in4_out2_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_966_in16_out16_gates29.v, 2, 30, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_496_in4_out32_gates43.v, 2, 44, 0.045454545454545456
Verilog3/Infected/Inf_gate_level_826_in16_out2_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_705_in8_out16_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_99_in2_out4_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_1321_in64_out2_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_544_in8_out2_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_6_in2_out2_gates7.v, 3, 9, 0.3333333333333333
Verilog3/Infected/Inf_gate_level_1162_in32_out8_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_1512_in64_out16_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_1328_in64_out2_gates39.v, 2, 40, 0.05
Verilog3/Infected/Inf_gate_level_1065_in32_out2_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_888_in16_out4_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_170_in2_out8_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_842_in16_out4_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_1253_in32_out16_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_819_in16_out2_gates46.v, 5, 49, 0.10204081632653061
Verilog3/Infected/Inf_gate_level_1265_in32_out32_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_447_in4_out16_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_1370_in64_out4_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_742_in8_out16_gates63.v, 2, 64, 0.03125
Verilog3/Infected/Inf_gate_level_62_in2_out2_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_1357_in64_out4_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_884_in16_out4_gates51.v, 5, 54, 0.09259259259259259
Verilog3/Infected/Inf_gate_level_159_in2_out8_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_1158_in32_out8_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_706_in8_out16_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_1214_in32_out16_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_403_in4_out8_gates30.v, 2, 31, 0.06451612903225806
Verilog3/Infected/Inf_gate_level_436_in4_out8_gates63.v, 2, 64, 0.03125
Verilog3/Infected/Inf_gate_level_1047_in32_out2_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_217_in2_out16_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1343_in64_out2_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_683_in8_out8_gates52.v, 4, 54, 0.07407407407407407
Verilog3/Infected/Inf_gate_level_1021_in16_out32_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1231_in32_out16_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_123_in2_out8_gates8.v, 2, 9, 0.2222222222222222
Verilog3/Infected/Inf_gate_level_983_in16_out16_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_71_in2_out4_gates12.v, 2, 13, 0.15384615384615385
Verilog3/Infected/Inf_gate_level_1291_in64_out2_gates2.v, 2, 3, 0.6666666666666666
Verilog3/Infected/Inf_gate_level_841_in16_out4_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_408_in4_out8_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_864_in16_out4_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_974_in16_out16_gates37.v, 5, 40, 0.125
Verilog3/Infected/Inf_gate_level_262_in4_out2_gates5.v, 3, 7, 0.42857142857142855
Verilog3/Infected/Inf_gate_level_415_in4_out8_gates42.v, 2, 43, 0.046511627906976744
Verilog3/Infected/Inf_gate_level_1402_in64_out4_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1038_in32_out2_gates7.v, 2, 8, 0.25
Verilog3/Infected/Inf_gate_level_1515_in64_out16_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_934_in16_out8_gates45.v, 6, 49, 0.12244897959183673
Verilog3/Infected/Inf_gate_level_558_in8_out2_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_620_in8_out4_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_185_in2_out16_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_1208_in32_out8_gates61.v, 2, 62, 0.03225806451612903
Verilog3/Infected/Inf_gate_level_53_in2_out2_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_744_in8_out32_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1030_in16_out32_gates61.v, 2, 62, 0.03225806451612903
Verilog3/Infected/Inf_gate_level_1245_in32_out16_gates50.v, 2, 51, 0.0392156862745098
Verilog3/Infected/Inf_gate_level_509_in4_out32_gates56.v, 2, 57, 0.03508771929824561
Verilog3/Infected/Inf_gate_level_537_in8_out2_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_828_in16_out2_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_73_in2_out4_gates14.v, 2, 15, 0.13333333333333333
Verilog3/Infected/Inf_gate_level_906_in16_out8_gates17.v, 2, 18, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_1452_in64_out8_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_448_in4_out16_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_947_in16_out8_gates58.v, 2, 59, 0.03389830508474576
Verilog3/Infected/Inf_gate_level_656_in8_out8_gates25.v, 3, 27, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_526_in8_out2_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_1029_in16_out32_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_21_in2_out2_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_816_in16_out2_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1329_in64_out2_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_1522_in64_out32_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_483_in4_out16_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_420_in4_out8_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_181_in2_out16_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_234_in2_out32_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_808_in16_out2_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_553_in8_out2_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_1270_in32_out32_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_366_in4_out4_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_811_in16_out2_gates38.v, 2, 39, 0.05128205128205128
Verilog3/Infected/Inf_gate_level_336_in4_out4_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_308_in4_out2_gates51.v, 2, 52, 0.038461538461538464
Verilog3/Infected/Inf_gate_level_396_in4_out8_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_1130_in32_out4_gates39.v, 2, 40, 0.05
Verilog3/Infected/Inf_gate_level_72_in2_out4_gates13.v, 2, 14, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_1147_in32_out4_gates56.v, 5, 59, 0.0847457627118644
Verilog3/Infected/Inf_gate_level_602_in8_out4_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_417_in4_out8_gates44.v, 6, 48, 0.125
Verilog3/Infected/Inf_gate_level_642_in8_out8_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_280_in4_out2_gates23.v, 2, 24, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_444_in4_out16_gates23.v, 2, 24, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_838_in16_out4_gates5.v, 3, 7, 0.42857142857142855
Verilog3/Infected/Inf_gate_level_272_in4_out2_gates15.v, 2, 16, 0.125
Verilog3/Infected/Inf_gate_level_398_in4_out8_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_729_in8_out16_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_670_in8_out8_gates39.v, 2, 40, 0.05
Verilog3/Infected/Inf_gate_level_19_in2_out2_gates20.v, 2, 21, 0.09523809523809523
Verilog3/Infected/Inf_gate_level_657_in8_out8_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_1181_in32_out8_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1455_in64_out8_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_1089_in32_out2_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_611_in8_out4_gates36.v, 5, 39, 0.1282051282051282
Verilog3/Infected/Inf_gate_level_508_in4_out32_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_1121_in32_out4_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_1364_in64_out4_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_1167_in32_out8_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_428_in4_out8_gates55.v, 2, 56, 0.03571428571428571
Verilog3/Infected/Inf_gate_level_38_in2_out2_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_589_in8_out4_gates14.v, 2, 15, 0.13333333333333333
Verilog3/Infected/Inf_gate_level_139_in2_out8_gates24.v, 2, 25, 0.08
Verilog3/Infected/Inf_gate_level_935_in16_out8_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1416_in64_out8_gates11.v, 2, 12, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_521_in8_out2_gates6.v, 2, 7, 0.2857142857142857
Verilog3/Infected/Inf_gate_level_75_in2_out4_gates16.v, 2, 17, 0.11764705882352941
Verilog3/Infected/Inf_gate_level_242_in2_out32_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_495_in4_out32_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_226_in2_out16_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_383_in4_out8_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_513_in4_out32_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_697_in8_out16_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_167_in2_out8_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_469_in4_out16_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_1337_in64_out2_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_1032_in16_out32_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_368_in4_out4_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_283_in4_out2_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_704_in8_out16_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1052_in32_out2_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_219_in2_out16_gates56.v, 2, 57, 0.03508771929824561
Verilog3/Infected/Inf_gate_level_550_in8_out2_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_1297_in64_out2_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_839_in16_out4_gates6.v, 2, 7, 0.2857142857142857
Verilog3/Infected/Inf_gate_level_47_in2_out2_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_201_in2_out16_gates38.v, 6, 42, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_909_in16_out8_gates20.v, 2, 21, 0.09523809523809523
Verilog3/Infected/Inf_gate_level_350_in4_out4_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_33_in2_out2_gates34.v, 2, 35, 0.05714285714285714
Verilog3/Infected/Inf_gate_level_674_in8_out8_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_603_in8_out4_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_1117_in32_out4_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_597_in8_out4_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_975_in16_out16_gates38.v, 2, 39, 0.05128205128205128
Verilog3/Infected/Inf_gate_level_79_in2_out4_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_1067_in32_out2_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_807_in16_out2_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1046_in32_out2_gates15.v, 2, 16, 0.125
Verilog3/Infected/Inf_gate_level_1230_in32_out16_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_990_in16_out16_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1473_in64_out16_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_1187_in32_out8_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_542_in8_out2_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_1161_in32_out8_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_728_in8_out16_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_915_in16_out8_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_710_in8_out16_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_1341_in64_out2_gates52.v, 2, 53, 0.03773584905660377
Verilog3/Infected/Inf_gate_level_484_in4_out16_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_837_in16_out4_gates4.v, 3, 6, 0.5
Verilog3/Infected/Inf_gate_level_1425_in64_out8_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_152_in2_out8_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1359_in64_out4_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_122_in2_out4_gates63.v, 5, 66, 0.07575757575757576
Verilog3/Infected/Inf_gate_level_1305_in64_out2_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_1125_in32_out4_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1010_in16_out32_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1140_in32_out4_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1267_in32_out32_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_94_in2_out4_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_592_in8_out4_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_1400_in64_out4_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_268_in4_out2_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_1132_in32_out4_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_177_in2_out8_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_1335_in64_out2_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1144_in32_out4_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_795_in16_out2_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_833_in16_out2_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_23_in2_out2_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_559_in8_out2_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_667_in8_out8_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_317_in4_out2_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_57_in2_out2_gates58.v, 2, 59, 0.03389830508474576
Verilog3/Infected/Inf_gate_level_462_in4_out16_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_840_in16_out4_gates7.v, 3, 9, 0.3333333333333333
Verilog3/Infected/Inf_gate_level_1371_in64_out4_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_632_in8_out4_gates57.v, 2, 58, 0.034482758620689655
Verilog3/Infected/Inf_gate_level_715_in8_out16_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_1506_in64_out16_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1064_in32_out2_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1432_in64_out8_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_1071_in32_out2_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_282_in4_out2_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1352_in64_out2_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_539_in8_out2_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_124_in2_out8_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_339_in4_out4_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_689_in8_out8_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1532_in64_out32_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_334_in4_out4_gates17.v, 2, 18, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_1477_in64_out16_gates24.v, 6, 28, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_236_in2_out32_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_146_in2_out8_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_371_in4_out4_gates54.v, 2, 55, 0.03636363636363636
Verilog3/Infected/Inf_gate_level_1282_in32_out32_gates55.v, 2, 56, 0.03571428571428571
Verilog3/Infected/Inf_gate_level_1467_in64_out8_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_1509_in64_out16_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_1260_in32_out32_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1355_in64_out4_gates6.v, 3, 8, 0.375
Verilog3/Infected/Inf_gate_level_777_in16_out2_gates4.v, 3, 6, 0.5
Verilog3/Infected/Inf_gate_level_627_in8_out4_gates52.v, 4, 54, 0.07407407407407407
Verilog3/Infected/Inf_gate_level_924_in16_out8_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_248_in2_out32_gates53.v, 2, 54, 0.037037037037037035
Verilog3/Infected/Inf_gate_level_730_in8_out16_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_391_in4_out8_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_360_in4_out4_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_901_in16_out8_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_289_in4_out2_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_1521_in64_out32_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_850_in16_out4_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_1503_in64_out16_gates50.v, 6, 54, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_1449_in64_out8_gates44.v, 2, 45, 0.044444444444444446
Verilog3/Infected/Inf_gate_level_1491_in64_out16_gates38.v, 6, 42, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_890_in16_out4_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_629_in8_out4_gates54.v, 2, 55, 0.03636363636363636
Verilog3/Infected/Inf_gate_level_623_in8_out4_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_1382_in64_out4_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_1489_in64_out16_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_288_in4_out2_gates31.v, 2, 32, 0.0625
Verilog3/Infected/Inf_gate_level_853_in16_out4_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_285_in4_out2_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_318_in4_out2_gates61.v, 2, 62, 0.03225806451612903
Verilog3/Infected/Inf_gate_level_677_in8_out8_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1279_in32_out32_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_42_in2_out2_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_363_in4_out4_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_693_in8_out8_gates62.v, 6, 66, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_316_in4_out2_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_1068_in32_out2_gates37.v, 2, 38, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_616_in8_out4_gates41.v, 6, 45, 0.13333333333333333
Verilog3/Infected/Inf_gate_level_130_in2_out8_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_870_in16_out4_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_233_in2_out32_gates38.v, 2, 39, 0.05128205128205128
Verilog3/Infected/Inf_gate_level_735_in8_out16_gates56.v, 2, 57, 0.03508771929824561
Verilog3/Infected/Inf_gate_level_535_in8_out2_gates20.v, 2, 21, 0.09523809523809523
Verilog3/Infected/Inf_gate_level_545_in8_out2_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_1484_in64_out16_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_831_in16_out2_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_411_in4_out8_gates38.v, 5, 41, 0.12195121951219512
Verilog3/Infected/Inf_gate_level_732_in8_out16_gates53.v, 2, 54, 0.037037037037037035
Verilog3/Infected/Inf_gate_level_1523_in64_out32_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_464_in4_out16_gates43.v, 9, 49, 0.1836734693877551
Verilog3/Infected/Inf_gate_level_1244_in32_out16_gates49.v, 2, 50, 0.04
Verilog3/Infected/Inf_gate_level_1539_in64_out32_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1388_in64_out4_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_305_in4_out2_gates48.v, 2, 49, 0.04081632653061224
Verilog3/Infected/Inf_gate_level_896_in16_out4_gates63.v, 5, 66, 0.07575757575757576
Verilog3/Infected/Inf_gate_level_1103_in32_out4_gates12.v, 3, 14, 0.21428571428571427
Verilog3/Infected/Inf_gate_level_1142_in32_out4_gates51.v, 2, 52, 0.038461538461538464
Verilog3/Infected/Inf_gate_level_648_in8_out8_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_1415_in64_out8_gates10.v, 2, 11, 0.18181818181818182
Verilog3/Infected/Inf_gate_level_290_in4_out2_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_225_in2_out16_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_171_in2_out8_gates56.v, 7, 60, 0.11666666666666667
Verilog3/Infected/Inf_gate_level_11_in2_out2_gates12.v, 2, 13, 0.15384615384615385
Verilog3/Infected/Inf_gate_level_618_in8_out4_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_164_in2_out8_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_847_in16_out4_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_1527_in64_out32_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_1256_in32_out16_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_196_in2_out16_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_393_in4_out8_gates20.v, 2, 21, 0.09523809523809523
Verilog3/Infected/Inf_gate_level_1519_in64_out32_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_481_in4_out16_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_1431_in64_out8_gates26.v, 2, 27, 0.07407407407407407
Verilog3/Infected/Inf_gate_level_606_in8_out4_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_468_in4_out16_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_1207_in32_out8_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_313_in4_out2_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_1217_in32_out16_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_769_in8_out32_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1508_in64_out16_gates55.v, 2, 56, 0.03571428571428571
Verilog3/Infected/Inf_gate_level_961_in16_out16_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_680_in8_out8_gates49.v, 2, 50, 0.04
Verilog3/Infected/Inf_gate_level_135_in2_out8_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_993_in16_out16_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_635_in8_out4_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_984_in16_out16_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_1501_in64_out16_gates48.v, 2, 49, 0.04081632653061224
Verilog3/Infected/Inf_gate_level_44_in2_out2_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_1025_in16_out32_gates56.v, 2, 57, 0.03508771929824561
Verilog3/Infected/Inf_gate_level_859_in16_out4_gates26.v, 2, 27, 0.07407407407407407
Verilog3/Infected/Inf_gate_level_570_in8_out2_gates55.v, 2, 56, 0.03571428571428571
Verilog3/Infected/Inf_gate_level_104_in2_out4_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_494_in4_out32_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_506_in4_out32_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1437_in64_out8_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_1143_in32_out4_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_867_in16_out4_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_292_in4_out2_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_928_in16_out8_gates39.v, 2, 40, 0.05
Verilog3/Infected/Inf_gate_level_87_in2_out4_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_200_in2_out16_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_872_in16_out4_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_427_in4_out8_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_77_in2_out4_gates18.v, 2, 19, 0.10526315789473684
Verilog3/Infected/Inf_gate_level_431_in4_out8_gates58.v, 2, 59, 0.03389830508474576
Verilog3/Infected/Inf_gate_level_14_in2_out2_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_543_in8_out2_gates28.v, 2, 29, 0.06896551724137931
Verilog3/Infected/Inf_gate_level_1412_in64_out4_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_354_in4_out4_gates37.v, 6, 41, 0.14634146341463414
Verilog3/Infected/Inf_gate_level_802_in16_out2_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_832_in16_out2_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_120_in2_out4_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_385_in4_out8_gates12.v, 2, 13, 0.15384615384615385
Verilog3/Infected/Inf_gate_level_1246_in32_out16_gates51.v, 2, 52, 0.038461538461538464
Verilog3/Infected/Inf_gate_level_245_in2_out32_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_691_in8_out8_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_1036_in32_out2_gates5.v, 2, 6, 0.3333333333333333
Verilog3/Infected/Inf_gate_level_791_in16_out2_gates18.v, 2, 19, 0.10526315789473684
Verilog3/Infected/Inf_gate_level_25_in2_out2_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_295_in4_out2_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_410_in4_out8_gates37.v, 2, 38, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_524_in8_out2_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_1017_in16_out32_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_1513_in64_out16_gates60.v, 6, 64, 0.09375
Verilog3/Infected/Inf_gate_level_1001_in16_out32_gates32.v, 2, 33, 0.06060606060606061
Verilog3/Infected/Inf_gate_level_703_in8_out16_gates24.v, 2, 25, 0.08
Verilog3/Infected/Inf_gate_level_658_in8_out8_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_752_in8_out32_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_1518_in64_out32_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_923_in16_out8_gates34.v, 2, 35, 0.05714285714285714
Verilog3/Infected/Inf_gate_level_717_in8_out16_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_1316_in64_out2_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_1310_in64_out2_gates21.v, 5, 24, 0.20833333333333334
Verilog3/Infected/Inf_gate_level_815_in16_out2_gates42.v, 2, 43, 0.046511627906976744
Verilog3/Infected/Inf_gate_level_1464_in64_out8_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_1314_in64_out2_gates25.v, 3, 27, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_566_in8_out2_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_205_in2_out16_gates42.v, 2, 43, 0.046511627906976744
Verilog3/Infected/Inf_gate_level_1202_in32_out8_gates55.v, 6, 59, 0.1016949152542373
Verilog3/Infected/Inf_gate_level_439_in4_out16_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_726_in8_out16_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_1435_in64_out8_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_950_in16_out8_gates61.v, 2, 62, 0.03225806451612903
Verilog3/Infected/Inf_gate_level_612_in8_out4_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1192_in32_out8_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_1433_in64_out8_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_1028_in16_out32_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_1146_in32_out4_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_374_in4_out4_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_255_in2_out32_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_209_in2_out16_gates46.v, 2, 47, 0.0425531914893617
Verilog3/Infected/Inf_gate_level_1348_in64_out2_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_138_in2_out8_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_194_in2_out16_gates31.v, 5, 34, 0.14705882352941177
Verilog3/Infected/Inf_gate_level_650_in8_out8_gates19.v, 2, 20, 0.1
Verilog3/Infected/Inf_gate_level_86_in2_out4_gates27.v, 3, 29, 0.10344827586206896
Verilog3/Infected/Inf_gate_level_1511_in64_out16_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1160_in32_out8_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_175_in2_out8_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_15_in2_out2_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_605_in8_out4_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_452_in4_out16_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_480_in4_out16_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_1179_in32_out8_gates32.v, 2, 33, 0.06060606060606061
Verilog3/Infected/Inf_gate_level_112_in2_out4_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_797_in16_out2_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_738_in8_out16_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_533_in8_out2_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_1504_in64_out16_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_591_in8_out4_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_1016_in16_out32_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_1395_in64_out4_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1228_in32_out16_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_804_in16_out2_gates31.v, 2, 32, 0.0625
Verilog3/Infected/Inf_gate_level_774_in8_out32_gates63.v, 2, 64, 0.03125
Verilog3/Infected/Inf_gate_level_149_in2_out8_gates34.v, 2, 35, 0.05714285714285714
Verilog3/Infected/Inf_gate_level_662_in8_out8_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_880_in16_out4_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_243_in2_out32_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_1247_in32_out16_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_224_in2_out16_gates61.v, 4, 63, 0.06349206349206349
Verilog3/Infected/Inf_gate_level_854_in16_out4_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_54_in2_out2_gates55.v, 6, 59, 0.1016949152542373
Verilog3/Infected/Inf_gate_level_1114_in32_out4_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_1126_in32_out4_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_105_in2_out4_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_498_in4_out32_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_919_in16_out8_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_81_in2_out4_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_569_in8_out2_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_552_in8_out2_gates37.v, 2, 38, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_338_in4_out4_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_673_in8_out8_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_1401_in64_out4_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_115_in2_out4_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_725_in8_out16_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1385_in64_out4_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_1249_in32_out16_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1363_in64_out4_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_958_in16_out16_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_624_in8_out4_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_168_in2_out8_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1392_in64_out4_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_745_in8_out32_gates34.v, 2, 35, 0.05714285714285714
Verilog3/Infected/Inf_gate_level_435_in4_out8_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_46_in2_out2_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_386_in4_out8_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_1111_in32_out4_gates20.v, 2, 21, 0.09523809523809523
Verilog3/Infected/Inf_gate_level_1485_in64_out16_gates32.v, 2, 33, 0.06060606060606061
Verilog3/Infected/Inf_gate_level_249_in2_out32_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_76_in2_out4_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_541_in8_out2_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_455_in4_out16_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_273_in4_out2_gates16.v, 2, 17, 0.11764705882352941
Verilog3/Infected/Inf_gate_level_1145_in32_out4_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1447_in64_out8_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_102_in2_out4_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_404_in4_out8_gates31.v, 2, 32, 0.0625
Verilog3/Infected/Inf_gate_level_451_in4_out16_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_267_in4_out2_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_892_in16_out4_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_158_in2_out8_gates43.v, 2, 44, 0.045454545454545456
Verilog3/Infected/Inf_gate_level_1169_in32_out8_gates22.v, 3, 24, 0.125
Verilog3/Infected/Inf_gate_level_713_in8_out16_gates34.v, 2, 35, 0.05714285714285714
Verilog3/Infected/Inf_gate_level_675_in8_out8_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_1154_in32_out4_gates63.v, 2, 64, 0.03125
Verilog3/Infected/Inf_gate_level_1196_in32_out8_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_98_in2_out4_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_768_in8_out32_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_1403_in64_out4_gates54.v, 2, 55, 0.03636363636363636
Verilog3/Infected/Inf_gate_level_133_in2_out8_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_1133_in32_out4_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_36_in2_out2_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_487_in4_out32_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_865_in16_out4_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_367_in4_out4_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_968_in16_out16_gates31.v, 2, 32, 0.0625
Verilog3/Infected/Inf_gate_level_1020_in16_out32_gates51.v, 9, 56, 0.16071428571428573
Verilog3/Infected/Inf_gate_level_519_in8_out2_gates4.v, 2, 5, 0.4
Verilog3/Infected/Inf_gate_level_877_in16_out4_gates44.v, 2, 45, 0.044444444444444446
Verilog3/Infected/Inf_gate_level_1272_in32_out32_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_281_in4_out2_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_578_in8_out2_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_518_in8_out2_gates3.v, 3, 5, 0.6
Verilog3/Infected/Inf_gate_level_1531_in64_out32_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_700_in8_out16_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_979_in16_out16_gates42.v, 4, 44, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_988_in16_out16_gates51.v, 2, 52, 0.038461538461538464
Verilog3/Infected/Inf_gate_level_1529_in64_out32_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_536_in8_out2_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_1350_in64_out2_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_891_in16_out4_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1152_in32_out4_gates61.v, 2, 62, 0.03225806451612903
Verilog3/Infected/Inf_gate_level_793_in16_out2_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_320_in4_out2_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_1063_in32_out2_gates32.v, 2, 33, 0.06060606060606061
Verilog3/Infected/Inf_gate_level_1193_in32_out8_gates46.v, 2, 47, 0.0425531914893617
Verilog3/Infected/Inf_gate_level_1422_in64_out8_gates17.v, 2, 18, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_572_in8_out2_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_465_in4_out16_gates44.v, 6, 48, 0.125
Verilog3/Infected/Inf_gate_level_631_in8_out4_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_600_in8_out4_gates25.v, 3, 27, 0.1111111111111111
Verilog3/Infected/Inf_gate_level_881_in16_out4_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_996_in16_out16_gates59.v, 5, 62, 0.08064516129032258
Verilog3/Infected/Inf_gate_level_470_in4_out16_gates49.v, 5, 52, 0.09615384615384616
Verilog3/Infected/Inf_gate_level_405_in4_out8_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_499_in4_out32_gates46.v, 2, 47, 0.0425531914893617
Verilog3/Infected/Inf_gate_level_237_in2_out32_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_107_in2_out4_gates48.v, 4, 50, 0.08
Verilog3/Infected/Inf_gate_level_1109_in32_out4_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_1537_in64_out32_gates52.v, 5, 55, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_55_in2_out2_gates56.v, 5, 59, 0.0847457627118644
Verilog3/Infected/Inf_gate_level_1090_in32_out2_gates59.v, 2, 60, 0.03333333333333333
Verilog3/Infected/Inf_gate_level_739_in8_out16_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_805_in16_out2_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_254_in2_out32_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_687_in8_out8_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_555_in8_out2_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_239_in2_out32_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_937_in16_out8_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_1299_in64_out2_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_980_in16_out16_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1069_in32_out2_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_875_in16_out4_gates42.v, 2, 43, 0.046511627906976744
Verilog3/Infected/Inf_gate_level_652_in8_out8_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_183_in2_out16_gates20.v, 2, 21, 0.09523809523809523
Verilog3/Infected/Inf_gate_level_971_in16_out16_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_440_in4_out16_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_941_in16_out8_gates52.v, 2, 53, 0.03773584905660377
Verilog3/Infected/Inf_gate_level_106_in2_out4_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_668_in8_out8_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_874_in16_out4_gates41.v, 3, 43, 0.06976744186046512
Verilog3/Infected/Inf_gate_level_461_in4_out16_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_987_in16_out16_gates50.v, 2, 51, 0.0392156862745098
Verilog3/Infected/Inf_gate_level_502_in4_out32_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_756_in8_out32_gates45.v, 4, 47, 0.0851063829787234
Verilog3/Infected/Inf_gate_level_740_in8_out16_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_311_in4_out2_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1535_in64_out32_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_568_in8_out2_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_665_in8_out8_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_43_in2_out2_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_583_in8_out4_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_60_in2_out2_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1176_in32_out8_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_590_in8_out4_gates15.v, 2, 16, 0.125
Verilog3/Infected/Inf_gate_level_39_in2_out2_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_1189_in32_out8_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_1106_in32_out4_gates15.v, 2, 16, 0.125
Verilog3/Infected/Inf_gate_level_900_in16_out8_gates11.v, 3, 13, 0.23076923076923078
Verilog3/Infected/Inf_gate_level_1465_in64_out8_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_163_in2_out8_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_134_in2_out8_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_525_in8_out2_gates10.v, 2, 11, 0.18181818181818182
Verilog3/Infected/Inf_gate_level_530_in8_out2_gates15.v, 3, 17, 0.17647058823529413
Verilog3/Infected/Inf_gate_level_1124_in32_out4_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_1399_in64_out4_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_1542_in64_out32_gates57.v, 5, 60, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1022_in16_out32_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1057_in32_out2_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_1015_in16_out32_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1034_in32_out2_gates3.v, 3, 5, 0.6
Verilog3/Infected/Inf_gate_level_1472_in64_out16_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_1421_in64_out8_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_856_in16_out4_gates23.v, 3, 25, 0.12
Verilog3/Infected/Inf_gate_level_899_in16_out8_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_746_in8_out32_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_1378_in64_out4_gates29.v, 2, 30, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_56_in2_out2_gates57.v, 7, 61, 0.11475409836065574
Verilog3/Infected/Inf_gate_level_1073_in32_out2_gates42.v, 3, 44, 0.06818181818181818
Verilog3/Infected/Inf_gate_level_1333_in64_out2_gates44.v, 2, 45, 0.044444444444444446
Verilog3/Infected/Inf_gate_level_49_in2_out2_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_189_in2_out16_gates26.v, 3, 28, 0.10714285714285714
Verilog3/Infected/Inf_gate_level_565_in8_out2_gates50.v, 2, 51, 0.0392156862745098
Verilog3/Infected/Inf_gate_level_946_in16_out8_gates57.v, 2, 58, 0.034482758620689655
Verilog3/Infected/Inf_gate_level_261_in4_out2_gates4.v, 3, 6, 0.5
Verilog3/Infected/Inf_gate_level_433_in4_out8_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_394_in4_out8_gates21.v, 2, 22, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_352_in4_out4_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_1243_in32_out16_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_274_in4_out2_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_492_in4_out32_gates39.v, 2, 40, 0.05
Verilog3/Infected/Inf_gate_level_357_in4_out4_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_500_in4_out32_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_1540_in64_out32_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_1139_in32_out4_gates48.v, 3, 50, 0.06
Verilog3/Infected/Inf_gate_level_741_in8_out16_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_1184_in32_out8_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_560_in8_out2_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_1225_in32_out16_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_191_in2_out16_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_1376_in64_out4_gates27.v, 2, 28, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_136_in2_out8_gates21.v, 3, 23, 0.13043478260869565
Verilog3/Infected/Inf_gate_level_150_in2_out8_gates35.v, 3, 37, 0.08108108108108109
Verilog3/Infected/Inf_gate_level_1502_in64_out16_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1369_in64_out4_gates20.v, 3, 22, 0.13636363636363635
Verilog3/Infected/Inf_gate_level_1066_in32_out2_gates35.v, 2, 36, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_889_in16_out4_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_416_in4_out8_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_871_in16_out4_gates38.v, 3, 40, 0.075
Verilog3/Infected/Inf_gate_level_1086_in32_out2_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_1461_in64_out8_gates56.v, 6, 60, 0.1
Verilog3/Infected/Inf_gate_level_335_in4_out4_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_78_in2_out4_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_528_in8_out2_gates13.v, 3, 15, 0.2
Verilog3/Infected/Inf_gate_level_1418_in64_out8_gates13.v, 2, 14, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_1308_in64_out2_gates19.v, 2, 20, 0.1
Verilog3/Infected/Inf_gate_level_1469_in64_out16_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_390_in4_out8_gates17.v, 3, 19, 0.15789473684210525
Verilog3/Infected/Inf_gate_level_676_in8_out8_gates45.v, 2, 46, 0.043478260869565216
Verilog3/Infected/Inf_gate_level_1000_in16_out16_gates63.v, 2, 64, 0.03125
Verilog3/Infected/Inf_gate_level_709_in8_out16_gates30.v, 2, 31, 0.06451612903225806
Verilog3/Infected/Inf_gate_level_155_in2_out8_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_594_in8_out4_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_1024_in16_out32_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_1389_in64_out4_gates40.v, 3, 42, 0.07142857142857142
Verilog3/Infected/Inf_gate_level_29_in2_out2_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_321_in4_out4_gates4.v, 3, 6, 0.5
Verilog3/Infected/Inf_gate_level_1487_in64_out16_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1190_in32_out8_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_1423_in64_out8_gates18.v, 3, 20, 0.15
Verilog3/Infected/Inf_gate_level_473_in4_out16_gates52.v, 3, 54, 0.05555555555555555
Verilog3/Infected/Inf_gate_level_356_in4_out4_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_895_in16_out4_gates62.v, 3, 64, 0.046875
Verilog3/Infected/Inf_gate_level_1336_in64_out2_gates47.v, 3, 49, 0.061224489795918366
Verilog3/Infected/Inf_gate_level_1061_in32_out2_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_878_in16_out4_gates45.v, 3, 47, 0.06382978723404255
Verilog3/Infected/Inf_gate_level_1516_in64_out16_gates63.v, 2, 64, 0.03125
Verilog3/Infected/Inf_gate_level_1045_in32_out2_gates14.v, 3, 16, 0.1875
Verilog3/Infected/Inf_gate_level_93_in2_out4_gates34.v, 2, 35, 0.05714285714285714
Verilog3/Infected/Inf_gate_level_789_in16_out2_gates16.v, 2, 17, 0.11764705882352941
Verilog3/Infected/Inf_gate_level_882_in16_out4_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_1507_in64_out16_gates54.v, 2, 55, 0.03636363636363636
Verilog3/Infected/Inf_gate_level_863_in16_out4_gates30.v, 3, 32, 0.09375
Verilog3/Infected/Inf_gate_level_1510_in64_out16_gates57.v, 2, 58, 0.034482758620689655
Verilog3/Infected/Inf_gate_level_326_in4_out4_gates9.v, 2, 10, 0.2
Verilog3/Infected/Inf_gate_level_821_in16_out2_gates48.v, 2, 49, 0.04081632653061224
Verilog3/Infected/Inf_gate_level_221_in2_out16_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1338_in64_out2_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_949_in16_out8_gates60.v, 2, 61, 0.03278688524590164
Verilog3/Infected/Inf_gate_level_1342_in64_out2_gates53.v, 3, 55, 0.05454545454545454
Verilog3/Infected/Inf_gate_level_1219_in32_out16_gates24.v, 2, 25, 0.08
Verilog3/Infected/Inf_gate_level_293_in4_out2_gates36.v, 3, 38, 0.07894736842105263
Verilog3/Infected/Inf_gate_level_1044_in32_out2_gates13.v, 2, 14, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_712_in8_out16_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_458_in4_out16_gates37.v, 6, 41, 0.14634146341463414
Verilog3/Infected/Inf_gate_level_314_in4_out2_gates57.v, 3, 59, 0.05084745762711865
Verilog3/Infected/Inf_gate_level_926_in16_out8_gates37.v, 3, 39, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1468_in64_out8_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_1446_in64_out8_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_1281_in32_out32_gates54.v, 3, 56, 0.05357142857142857
Verilog3/Infected/Inf_gate_level_1070_in32_out2_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_1081_in32_out2_gates50.v, 3, 52, 0.057692307692307696
Verilog3/Infected/Inf_gate_level_762_in8_out32_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_1082_in32_out2_gates51.v, 3, 53, 0.05660377358490566
Verilog3/Infected/Inf_gate_level_173_in2_out8_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1261_in32_out32_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1148_in32_out4_gates57.v, 2, 58, 0.034482758620689655
Verilog3/Infected/Inf_gate_level_379_in4_out4_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_960_in16_out16_gates23.v, 2, 24, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_1311_in64_out2_gates22.v, 2, 23, 0.08695652173913043
Verilog3/Infected/Inf_gate_level_998_in16_out16_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_68_in2_out4_gates9.v, 3, 11, 0.2727272727272727
Verilog3/Infected/Inf_gate_level_1033_in32_out2_gates2.v, 3, 4, 0.75
Verilog3/Infected/Inf_gate_level_921_in16_out8_gates32.v, 3, 34, 0.08823529411764706
Verilog3/Infected/Inf_gate_level_929_in16_out8_gates40.v, 2, 41, 0.04878048780487805
Verilog3/Infected/Inf_gate_level_298_in4_out2_gates41.v, 2, 42, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_708_in8_out16_gates29.v, 3, 31, 0.0967741935483871
Verilog3/Infected/Inf_gate_level_516_in4_out32_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_4_in2_out2_gates5.v, 3, 7, 0.42857142857142855
Verilog3/Infected/Inf_gate_level_1258_in32_out16_gates63.v, 5, 66, 0.07575757575757576
Verilog3/Infected/Inf_gate_level_265_in4_out2_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_1319_in64_out2_gates30.v, 2, 31, 0.06451612903225806
Verilog3/Infected/Inf_gate_level_67_in2_out4_gates8.v, 3, 10, 0.3
Verilog3/Infected/Inf_gate_level_118_in2_out4_gates59.v, 3, 61, 0.04918032786885246
Verilog3/Infected/Inf_gate_level_707_in8_out16_gates28.v, 3, 30, 0.1
Verilog3/Infected/Inf_gate_level_686_in8_out8_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_392_in4_out8_gates19.v, 3, 21, 0.14285714285714285
Verilog3/Infected/Inf_gate_level_264_in4_out2_gates7.v, 3, 9, 0.3333333333333333
Verilog3/Infected/Inf_gate_level_377_in4_out4_gates60.v, 3, 62, 0.04838709677419355
Verilog3/Infected/Inf_gate_level_45_in2_out2_gates46.v, 2, 47, 0.0425531914893617
Verilog3/Infected/Inf_gate_level_695_in8_out16_gates16.v, 3, 18, 0.16666666666666666
Verilog3/Infected/Inf_gate_level_1497_in64_out16_gates44.v, 3, 46, 0.06521739130434782
Verilog3/Infected/Inf_gate_level_409_in4_out8_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_1263_in32_out32_gates36.v, 2, 37, 0.05405405405405406
Verilog3/Infected/Inf_gate_level_1056_in32_out2_gates25.v, 2, 26, 0.07692307692307693
Verilog3/Infected/Inf_gate_level_1115_in32_out4_gates24.v, 3, 26, 0.11538461538461539
Verilog3/Infected/Inf_gate_level_1250_in32_out16_gates55.v, 3, 57, 0.05263157894736842
Verilog3/Infected/Inf_gate_level_256_in2_out32_gates61.v, 3, 63, 0.047619047619047616
Verilog3/Infected/Inf_gate_level_253_in2_out32_gates58.v, 3, 60, 0.05
Verilog3/Infected/Inf_gate_level_1454_in64_out8_gates49.v, 3, 51, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_645_in8_out8_gates14.v, 2, 15, 0.13333333333333333
Verilog3/Infected/Inf_gate_level_197_in2_out16_gates34.v, 3, 36, 0.08333333333333333
Verilog3/Infected/Inf_gate_level_206_in2_out16_gates43.v, 2, 44, 0.045454545454545456
Verilog3/Infected/Inf_gate_level_1547_in64_out32_gates62.v, 6, 66, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_970_in16_out16_gates33.v, 2, 34, 0.058823529411764705
Verilog3/Infected/Inf_gate_level_406_in4_out8_gates33.v, 3, 35, 0.08571428571428572
Verilog3/Infected/Inf_gate_level_792_in16_out2_gates19.v, 9, 25, 0.36
Verilog3/Infected/Inf_gate_level_849_in16_out4_gates16.v, 2, 17, 0.11764705882352941
Verilog3/Infected/Inf_gate_level_258_in2_out32_gates63.v, 3, 65, 0.046153846153846156
Verilog3/Infected/Inf_gate_level_1055_in32_out2_gates24.v, 2, 25, 0.08
Verilog3/Infected/Inf_gate_level_781_in16_out2_gates8.v, 2, 9, 0.2222222222222222
Verilog3/Infected/Inf_gate_level_154_in2_out8_gates39.v, 3, 41, 0.07317073170731707
Verilog3/Infected/Inf_gate_level_835_in16_out2_gates62.v, 2, 63, 0.031746031746031744
Verilog3/Infected/Inf_gate_level_1077_in32_out2_gates46.v, 2, 47, 0.0425531914893617
Verilog3/Infected/Inf_gate_level_829_in16_out2_gates56.v, 3, 58, 0.05172413793103448
Verilog3/Infected/Inf_gate_level_604_in8_out4_gates29.v, 2, 30, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_161_in2_out8_gates46.v, 2, 47, 0.0425531914893617
Verilog3/Infected/Inf_gate_level_783_in16_out2_gates10.v, 3, 12, 0.25
Verilog3/Infected/Inf_gate_level_1012_in16_out32_gates43.v, 3, 45, 0.06666666666666667
Verilog3/Infected/Inf_gate_level_561_in8_out2_gates46.v, 3, 48, 0.0625
Verilog3/Infected/Inf_gate_level_1544_in64_out32_gates59.v, 5, 62, 0.08064516129032258
Verilog3/Infected/Inf_gate_level_304_in4_out2_gates47.v, 2, 48, 0.041666666666666664
Verilog3/Infected/Inf_gate_level_1178_in32_out8_gates31.v, 3, 33, 0.09090909090909091
Verilog3/Infected/Inf_gate_level_1127_in32_out4_gates36.v, 3, 38, 0.07894736842105263
