Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 02:41:32 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_85_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 ModCount641_instance/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No9_instance/Y_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.466ns (13.791%)  route 2.913ns (86.209%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns = ( 6.467 - 4.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.921ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.836ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=12820, routed)       2.061     3.012    ModCount641_instance/clk_IBUF_BUFG
    SLICE_X132Y426       FDCE                                         r  ModCount641_instance/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y426       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.091 r  ModCount641_instance/count_reg[5]/Q
                         net (fo=136, routed)         0.772     3.863    ModCount641_instance/Q[5]
    SLICE_X148Y398       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     3.962 r  ModCount641_instance/g0_b3/O
                         net (fo=69, routed)          0.812     4.774    MUX_Sum1_1_impl_1_instance/MUX_Sum1_1_impl_1_LUT_out[3]
    SLICE_X126Y410       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.874 r  MUX_Sum1_1_impl_1_instance/Y[33]_i_20/O
                         net (fo=68, routed)          0.865     5.739    MUX_Sum1_1_impl_1_instance/Y[33]_i_20_n_0
    SLICE_X148Y420       MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     5.809 r  MUX_Sum1_1_impl_1_instance/Y_reg[26]_i_9/O
                         net (fo=1, routed)           0.422     6.231    MUX_Sum1_1_impl_1_instance/Y_reg[26]_i_9_n_0
    SLICE_X142Y419       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     6.284 r  MUX_Sum1_1_impl_1_instance/Y[26]_i_3/O
                         net (fo=1, routed)           0.011     6.295    MUX_Sum1_1_impl_1_instance/Y[26]_i_3_n_0
    SLICE_X142Y419       MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     6.360 r  MUX_Sum1_1_impl_1_instance/Y_reg[26]_i_1/O
                         net (fo=1, routed)           0.031     6.391    Delay1No9_instance/count_reg[0]_rep[26]
    SLICE_X142Y419       FDCE                                         r  Delay1No9_instance/Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=12820, routed)       1.807     6.467    Delay1No9_instance/clk_IBUF_BUFG
    SLICE_X142Y419       FDCE                                         r  Delay1No9_instance/Y_reg[26]/C
                         clock pessimism              0.384     6.851    
                         clock uncertainty           -0.035     6.815    
    SLICE_X142Y419       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.840    Delay1No9_instance/Y_reg[26]
  -------------------------------------------------------------------
                         required time                          6.840    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  0.450    




