KEY LIBERO "2025.2"
KEY CAPTURE "2025.2.0.14"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\A3P_Verilog_labs\lab2"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFireSoC"
KEY VendorTechnology_Die "PA5SOC095T"
KEY VendorTechnology_Package "fcsg325"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "EXT"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5SOC095T"
KEY VendorTechnology_TEMPR "EXT"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.8_VOLTR "EXT"
KEY VendorTechnology_VCCI_2.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_3.3_VOLTR "EXT"
KEY VendorTechnology_VOLTR "EXT"
KEY ProjectLocation "C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "TRUE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "BaseDesign::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREJTAGDEBUG_LIB
CORETIMER_LIB
MIV_APB3_LIB
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_MIV_APB3_LIB
ALIAS=MIV_APB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\COREAHBLSRAM_PF\3.0.102\COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1768559067"
SIZE="372"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1768763217"
SIZE="752"
PARENT="<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1767614727"
SIZE="1916"
PARENT="<project>\component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1767453909"
SIZE="24714"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v,hdl"
STATE="utd"
TIME="1767453909"
SIZE="1033"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v,hdl"
STATE="utd"
TIME="1767453909"
SIZE="6203"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1767453909"
SIZE="18296"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\mti\corejtagdebug_wave.do,do"
STATE="utd"
TIME="1767453909"
SIZE="1934"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
STATE="utd"
TIME="1767453909"
SIZE="9726"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
STATE="utd"
TIME="1767453909"
SIZE="11170"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
STATE="utd"
TIME="1767453909"
SIZE="13990"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
MODULE_UNDER_TEST="COREJTAGDEBUG_TESTBENCH"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERESET_PF\2.3.100\CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1767614727"
SIZE="485"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1768573473"
SIZE="2315"
PARENT="<project>\component\work\CoreTimer_C0\CoreTimer_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1767879952"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1767879952"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1767879952"
SIZE="4635"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1767879952"
SIZE="9072"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1767879952"
SIZE="4698"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1767879952"
SIZE="122453"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1767879952"
SIZE="40025"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
STATE="utd"
TIME="1767879952"
SIZE="13865"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1767879952"
SIZE="3183"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.7.100\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1768763217"
SIZE="779"
PARENT="<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.2.222\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1768398262"
SIZE="279"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DPSRAM\1.1.110\PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1768773970"
SIZE="246"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_TPSRAM\1.1.108\PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1768559070"
SIZE="246"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.cxf"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_APB3\2.0.100\MIV_APB3.cxf,actgen_cxf"
STATE="utd"
TIME="1768763217"
SIZE="792"
PARENT="<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.cxf"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v,hdl"
STATE="utd"
TIME="1768212486"
SIZE="33998"
LIBRARY="MIV_APB3_LIB"
PARENT="<project>\component\Microchip\MiV\MIV_APB3\2.0.100\MIV_APB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1768212486"
SIZE="6222"
LIBRARY="MIV_APB3_LIB"
PARENT="<project>\component\Microchip\MiV\MIV_APB3\2.0.100\MIV_APB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_muxptob3.v,hdl"
STATE="utd"
TIME="1768212486"
SIZE="7249"
LIBRARY="MIV_APB3_LIB"
PARENT="<project>\component\Microchip\MiV\MIV_APB3\2.0.100\MIV_APB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\MIV_ESS_APB_TO_APB.cxf,actgen_cxf"
STATE="utd"
TIME="1768763217"
SIZE="476"
PARENT="<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.cxf"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v,hdl"
STATE="utd"
TIME="1768212486"
SIZE="10038"
PARENT="<project>\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\MIV_ESS_APB_TO_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\MIV_ESS_RESET_CTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1768763217"
SIZE="563"
PARENT="<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.cxf"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\MIV_ESS_RESET_CTRL.v,hdl"
STATE="utd"
TIME="1768212486"
SIZE="3355"
PARENT="<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\MIV_ESS_RESET_CTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\RESET_CTRL.v,hdl"
STATE="utd"
TIME="1768212486"
SIZE="3573"
PARENT="<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\MIV_ESS_RESET_CTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\apb_interface.v,hdl"
STATE="utd"
TIME="1768508280"
SIZE="5859"
PARENT="<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\MIV_PLIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v,hdl"
STATE="utd"
TIME="1768508280"
SIZE="13849"
PARENT="<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\MIV_PLIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_enable_register.v,hdl"
STATE="utd"
TIME="1768508280"
SIZE="2941"
PARENT="<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\MIV_PLIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_pending_register.v,hdl"
STATE="utd"
TIME="1768508280"
SIZE="3335"
PARENT="<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\MIV_PLIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\miv_plic.v,hdl"
STATE="utd"
TIME="1768508280"
SIZE="8401"
PARENT="<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\MIV_PLIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\plic_gateway.v,hdl"
STATE="utd"
TIME="1768508280"
SIZE="3113"
PARENT="<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\MIV_PLIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\MIV_PLIC.cxf,actgen_cxf"
STATE="utd"
TIME="1768763217"
SIZE="1253"
PARENT="<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.cxf"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\test\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1768508280"
SIZE="0"
PARENT="<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\MIV_PLIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\test\miv_plic_tb.v,tb_hdl"
STATE="utd"
TIME="1768508280"
SIZE="6380"
PARENT="<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\MIV_PLIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v,hdl"
STATE="utd"
TIME="1768212460"
SIZE="2231213"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v,hdl"
STATE="utd"
TIME="1768212460"
SIZE="2646538"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v,hdl"
STATE="utd"
TIME="1768212460"
SIZE="2731825"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1768573363"
SIZE="1084"
PARENT="<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v,hdl"
STATE="utd"
TIME="1768212460"
SIZE="8274"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v,hdl"
STATE="utd"
TIME="1768212460"
SIZE="91878"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v,hdl"
STATE="utd"
TIME="1768212460"
SIZE="18418"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v,hdl"
STATE="utd"
TIME="1768212460"
SIZE="769533"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\SgCore\PFSOC_INIT_MONITOR\1.0.309\PFSOC_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1767614752"
SIZE="295"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf"
ENDFILE
VALUE "<project>\component\work\BaseDesign\BaseDesign.cxf,actgen_cxf"
STATE="utd"
TIME="1768776319"
SIZE="4395"
ENDFILE
VALUE "<project>\component\work\BaseDesign\BaseDesign.v,hdl"
STATE="utd"
TIME="1768776318"
SIZE="17224"
PARENT="<project>\component\work\BaseDesign\BaseDesign.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1767614727"
SIZE="6939"
ENDFILE
VALUE "<project>\component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.v,hdl"
STATE="utd"
TIME="1767614727"
SIZE="12102"
PARENT="<project>\component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1767614727"
SIZE="3376"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v,hdl"
STATE="utd"
TIME="1767614727"
SIZE="3421"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1767614727"
SIZE="871"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1767614727"
SIZE="2667"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1767614727"
SIZE="5491"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreTimer_C0\CoreTimer_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1768507477"
SIZE="3839"
ENDFILE
VALUE "<project>\component\work\CoreTimer_C0\CoreTimer_C0.v,hdl"
STATE="utd"
TIME="1768507476"
SIZE="3047"
PARENT="<project>\component\work\CoreTimer_C0\CoreTimer_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1768763217"
SIZE="1218"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="4039"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1768763217"
SIZE="3316"
PARENT="<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.cxf"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="8102"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="11224"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="2483"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="48772"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="4657"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="9138"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="25149"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="36295"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="4720"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="122553"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1768763217"
SIZE="29298"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="13854"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\wave_vlog.do,do"
STATE="utd"
TIME="1768763217"
SIZE="1452"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="605"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1768763217"
SIZE="4137"
PARENT="<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.cxf"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1768763217"
SIZE="1011"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1768763217"
SIZE="2034"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="8108"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="11255"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="2511"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="48850"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="4660"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="9147"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="25202"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="36323"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="4723"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="122528"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1768763217"
SIZE="13252"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1768763217"
SIZE="14290"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1768763217"
SIZE="13957"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1768763217"
SIZE="8275"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1768763217"
SIZE="21161"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1768763217"
SIZE="8863"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1768763217"
SIZE="8969"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1768763218"
SIZE="10093"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.v,hdl"
STATE="utd"
TIME="1768763218"
SIZE="37604"
PARENT="<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1768573364"
SIZE="14847"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.v,hdl"
STATE="utd"
TIME="1768573363"
SIZE="17527"
PARENT="<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1768573363"
SIZE="502"
PARENT="<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.cxf"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v,hdl"
STATE="utd"
TIME="1768573363"
SIZE="33269"
PARENT="<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1768398263"
SIZE="18189"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0.v,hdl"
STATE="utd"
TIME="1768398262"
SIZE="10172"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1768398262"
SIZE="479"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1768398262"
SIZE="3827"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1768773970"
SIZE="6536"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.v,hdl"
STATE="utd"
TIME="1768773970"
SIZE="4584"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1768773970"
SIZE="993"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1768773970"
SIZE="3102"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1767614752"
SIZE="8011"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v,hdl"
STATE="utd"
TIME="1767614752"
SIZE="8539"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1767614752"
SIZE="539"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1767614752"
SIZE="1743"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1768559067"
SIZE="1189"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v,hdl"
STATE="utd"
TIME="1768559067"
SIZE="24653"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v,hdl"
STATE="utd"
TIME="1768559067"
SIZE="31970"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC_RT.v,hdl"
STATE="utd"
TIME="1768559067"
SIZE="35620"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_RT.v,hdl"
STATE="utd"
TIME="1768559067"
SIZE="28023"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v,hdl"
STATE="utd"
TIME="1768559067"
SIZE="10166"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1768559070"
SIZE="5936"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.v,hdl"
STATE="utd"
TIME="1768559070"
SIZE="21203"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1768559070"
SIZE="8572"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1768559070"
SIZE="392455"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\BaseDesign_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1768776367"
SIZE="669"
ENDFILE
VALUE "<project>\constraint\io\RV32_IO.pdc,io_pdc"
STATE="utd"
TIME="1768682711"
SIZE="1357"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1768689278"
SIZE="1252"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\io_jtag_constraints.sdc,sdc"
STATE="utd"
TIME="1767614775"
SIZE="313"
ENDFILE
VALUE "<project>\hdl\sram_test_module.v,hdl"
STATE="utd"
TIME="1768776267"
SIZE="3460"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1767614743"
SIZE="2823"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1767614743"
SIZE="23755"
PARENT="<project>\component\work\MIV_ESS_C0\CoreGPIO_0\MIV_ESS_C0_CoreGPIO_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1767614749"
SIZE="2906"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1767614749"
SIZE="13597"
PARENT="<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0.mem,sim"
STATE="utd"
TIME="1768773969"
SIZE="22528"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0.mem,sim"
STATE="utd"
TIME="1768559069"
SIZE="22528"
PARENT="<project>\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1767453909"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
VALUE "<project>\synthesis\BaseDesign.so,so"
STATE="utd"
TIME="1768479971"
SIZE="279"
ENDFILE
VALUE "<project>\synthesis\BaseDesign.vm,syn_vm"
STATE="utd"
TIME="1768479969"
SIZE="3434509"
ENDFILE
VALUE "<project>\synthesis\BaseDesign_syn.prj,prj"
STATE="utd"
TIME="1768504847"
SIZE="10038"
ENDFILE
VALUE "<project>\synthesis\BaseDesign_vm.sdc,syn_sdc"
STATE="utd"
TIME="1768479969"
SIZE="1607"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "BaseDesign::work"
FILE "<project>\component\work\BaseDesign\BaseDesign.v,hdl"
LIST SynthesisConstraints
VALUE "<project>\constraint\BaseDesign_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\io_jtag_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\BaseDesign_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\io_jtag_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>\constraint\BaseDesign_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\io\RV32_IO.pdc,io_pdc"
VALUE "<project>\constraint\io_jtag_constraints.sdc,sdc"
VALUE "<project>\constraint\io\user.pdc,io_pdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSYNTHESIS(<project>\synthesis\BaseDesign.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work"
FILE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "MIV_ESS_C0::work"
FILE "<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\wave_vlog.do,do"
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\test\miv_plic_tb.v,tb_hdl"
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\test\coreparameters.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\test\miv_plic_tb.v,tb_hdl"
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\test\coreparameters.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM::work"
FILE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0.mem,sim"
ENDLIST
ENDLIST
LIST "PF_SRAM_AHB_C0::work"
FILE "<project>\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0.mem,sim"
ENDLIST
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB"
FILE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\mti\corejtagdebug_wave.do,do"
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST MIV_ESS_C0
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\test\miv_plic_tb.v,tb_hdl"
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\test\coreparameters.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
LIST COREJTAGDEBUG
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\mti\corejtagdebug_wave.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST MIV_ESS_C0
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\MIV_ESS_C0\CoreGPIO_0\wave_vlog.do,do"
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\test\miv_plic_tb.v,tb_hdl"
VALUE "<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\test\coreparameters.v,tb_hdl"
ENDLIST
LIST PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM
VALUE "<project>\simulation\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0.mem,sim"
ENDLIST
LIST PF_SRAM_AHB_C0
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0.mem,sim"
VALUE "<project>\simulation\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0.mem,sim"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=C:/Microchip/Libero_SoC_2025.2/Libero_SoC/Designer/lib/questasim/pli/pf_crypto_win_questa_me64_pli.dll
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microchip\Libero_SoC_2025.2\Libero_SoC\ModelSim_Pro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "BaseDesign::work"
LIST Impl1
ideSYNTHESIS(<project>\synthesis\BaseDesign.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "MIV_ESS_C0::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Run Programming Action:BaseDesign_PROGRAM.log
Timing Report Explorer;Timing Report Explorer;0
Constraint Manager;Constraint Manager;0
SmartDesign;BaseDesign;0
HDL;hdl\sram_test_module.v;0
HDL;component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v;0
HDL;constraint\io\RV32_IO.pdc;0
ACTIVEVIEW;BaseDesign
ENDLIST
LIST ModuleSubBlockList
LIST "apb_interface::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\apb_interface.v","FALSE","FALSE"
ENDLIST
LIST "BaseDesign::work","component\work\BaseDesign\BaseDesign.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C0::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0.v","TRUE","FALSE"
SUBBLOCK "CoreJTAGDebug_TRSTN_C0::work","component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.v","TRUE","FALSE"
SUBBLOCK "CoreTimer_C0::work","component\work\CoreTimer_C0\CoreTimer_C0.v","TRUE","FALSE"
SUBBLOCK "MIV_ESS_C0::work","component\work\MIV_ESS_C0\MIV_ESS_C0.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_CFG1_C0::work","component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C0::work","component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.v","TRUE","FALSE"
SUBBLOCK "PF_INIT_MONITOR_C0::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C0::work","component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.v","TRUE","FALSE"
SUBBLOCK "sram_test_module::work","hdl\sram_test_module.v","FALSE","FALSE"
ENDLIST
LIST "CoreJTAGDebug_TRSTN_C0::work","component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.v","TRUE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C0::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer_C0::work","component\work\CoreTimer_C0\CoreTimer_C0.v","TRUE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "interrupt_claim_complete::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_CoreGPIO::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_COREUART::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_Clock_gen::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_Rx_async::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_Tx_async::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_fifo_256x8::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_COREUART::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_RESET_CTRL::work","component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\MIV_ESS_RESET_CTRL.v","FALSE","FALSE"
SUBBLOCK "RESET_CTRL::work","component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\RESET_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "MIV_PLIC::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\miv_plic.v","FALSE","FALSE"
SUBBLOCK "apb_interface::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\apb_interface.v","FALSE","FALSE"
SUBBLOCK "interrupt_claim_complete::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v","FALSE","FALSE"
SUBBLOCK "interrupt_enable_register::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_enable_register.v","FALSE","FALSE"
SUBBLOCK "interrupt_pending_register::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_pending_register.v","FALSE","FALSE"
SUBBLOCK "plic_gateway::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\plic_gateway.v","FALSE","FALSE"
SUBBLOCK "apb_interface::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\apb_interface.v","FALSE","FALSE"
SUBBLOCK "interrupt_enable_register::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_enable_register.v","FALSE","FALSE"
SUBBLOCK "interrupt_pending_register::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_pending_register.v","FALSE","FALSE"
SUBBLOCK "plic_gateway::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\plic_gateway.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_xaddr_buffer_slot::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_privarch::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_priv_irq::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_expipe::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_privarch::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_exu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_idecode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bcu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_exu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_mul::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_top::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fetch_unit::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ifu_iab::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_enc_dec::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_hart::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_expipe::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fetch_unit::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lsu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_idecode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ifu_iab::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ipcore::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_hart::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_interconnect::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_mtime_irq::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_tcm::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_ahb_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_apb_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_axi_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_debug::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_icache::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_tcm_tas_apb_target::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_udma::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_mul::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_priv_irq::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_irq_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_addreg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_interconnect::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_regs::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_mtime_irq::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_regs::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_tcm::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_addreg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bootrom::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_lp_ecc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_lp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram::work","component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC_RT::work","component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC_RT.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC::work","component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_RT::work","component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_RT.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram::work","component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v","FALSE","FALSE"
ENDLIST
LIST "RESET_CTRL::work","component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\RESET_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "interrupt_enable_register::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_enable_register.v","FALSE","FALSE"
ENDLIST
LIST "interrupt_pending_register::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_pending_register.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_APB_TO_APB::work","component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0::work","component\work\MIV_ESS_C0\MIV_ESS_C0.v","TRUE","FALSE"
SUBBLOCK "MIV_ESS_APB_TO_APB::work","component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_C0_CoreGPIO_0_CoreGPIO::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_RESET_CTRL::work","component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\MIV_ESS_RESET_CTRL.v","FALSE","FALSE"
SUBBLOCK "MIV_PLIC::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\miv_plic.v","FALSE","FALSE"
SUBBLOCK "MIV_APB3::MIV_APB3_LIB","component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_Clock_gen::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_fifo_256x8::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_fifo_ctrl_256::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_fifo_ctrl_256::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_ram256x8_g5::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_ram256x8_g5::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_Rx_async::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_Tx_async::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_egress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_ingress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_rchan::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_ingress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_wchan::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_xaddr_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_xaddr_buffer_slot::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bcu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_core::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_empty::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_core::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_read::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_write::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_empty::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_read::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_write::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_err_inject::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_template_dual_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_err_inject::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_err_mask::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_err_mask::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "pmc_sync_flop_behav_v3::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_logic_mux_behav_v2::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "pmc_logic_mux_behav::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bootrom::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_CFG1_C0::work","component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32::work","component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32::work","component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ipcore::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_common_buffer_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_control_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_iteration_div_sqrt_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_debug_dtm_jtag::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_debug_du::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_debug_sba::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_debug_sba::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_div_sqrt_top_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_norm_div_sqrt_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_nrbd_nrsc_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_preprocess_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_template_dual_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_dport_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_cast_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_rounding::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_divsqrt_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_div_sqrt_top_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_divsqrt_th_32::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_top::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fpu_dp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fpu_frbus::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_fma::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_rounding::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_fma_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_rounding::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_noncomp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_opgroup_block::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_opgroup_fmt_slice::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_opgroup_multifmt_slice::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_arb_tree::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_opgroup_fmt_slice::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_fma::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_noncomp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_opgroup_multifmt_slice::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_cast_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_divsqrt_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_divsqrt_th_32::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_fma_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_sdotp_multi_wrapper::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_rounding::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_sdotp_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_rounding::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_sdotp_multi_wrapper::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_sdotp_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_top::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_opgroup_block::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_arb_tree::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gated_clk_cell::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_bist_template::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_enc_dec::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_enc_dec_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_enc_dec_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_bist_template::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_hart_cfg_pkg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_icache_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_icache_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_icache_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_irq_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_iteration_div_sqrt_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_logic_mux_behav_v2::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_lsu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_norm_div_sqrt_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_nrbd_nrsc_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_control_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_ctrl::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gated_clk_cell::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_ff1::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_pack_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_prepare::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_ff1::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_round_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gated_clk_cell::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_special::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_srt_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gated_clk_cell::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_top::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_ctrl::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_pack_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_prepare::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_round_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_special::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_srt_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fpu_dp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gated_clk_cell::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fpu_src_type::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fpu_frbus::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fpu_src_type::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pkg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_preprocess_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_dport_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_lp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_lp_ecc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_arb_tree::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_strb_to_addr::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_ahb_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_apb_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_axi_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_rchan::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_wchan::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_strb_to_addr::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_debug::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_debug_dtm_jtag::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_debug_du::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_icache::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_icache_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_icache_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_icache_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_pkg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_tcm_tas_apb_target::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_udma::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C0::work","component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_INIT_MONITOR_C0::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v","TRUE","FALSE"
SUBBLOCK "PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C0::work","component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC::work","component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC_RT::work","component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC_RT.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_RT::work","component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_RT.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "plic_gateway::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\plic_gateway.v","FALSE","FALSE"
ENDLIST
LIST "pmc_logic_mux_behav::work","","FALSE","FALSE"
ENDLIST
LIST "pmc_sync_flop_behav_v3::work","","FALSE","FALSE"
ENDLIST
LIST "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
ENDLIST
LIST "sram_test_module::work","hdl\sram_test_module.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFMA1l1OII::work","","FALSE","FALSE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "apb_interface::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\apb_interface.v","FALSE","FALSE"
ENDLIST
LIST "interrupt_enable_register::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_enable_register.v","FALSE","FALSE"
ENDLIST
LIST "interrupt_pending_register::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_pending_register.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_BFM_MAIN::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_BFM_AHBSLAVEEXT::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_BFM_MAIN::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "plic_gateway::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\plic_gateway.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_BFM_AHBL::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_C0_CoreGPIO_0_BFM_MAIN::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_BFM_AHBLAPB::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","","FALSE","FALSE"
SUBBLOCK "MIV_ESS_C0_CoreGPIO_0_BFM_MAIN::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_BFM_AHBSLAVE::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_BFM_AHBSLAVEEXT::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_BFM_APB::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_C0_CoreGPIO_0_BFMA1l1OII::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_C0_CoreGPIO_0_BFM_MAIN::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_BFM_APB2APB::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_BFM_APBSLAVE::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_BFM_APBSLAVEEXT::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreGPIO_0_BFMA1l1OII::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_BFM_AHBL::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_BFM_MAIN::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_BFM_AHBLAPB::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_BFMA1l1OII::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_BFM_MAIN::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_BFM_AHBSLAVE::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_BFM_AHBSLAVEEXT::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_BFM_APB::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_BFMA1l1OII::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_BFM_MAIN::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_BFM_APB2APB::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_BFM_APBSLAVE::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_C0_CoreUARTapb_0_BFM_APBSLAVEEXT::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_BFM_APBSLAVEEXT::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_C0_CoreUARTapb_0_BFMA1l1OII::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\Microchip\MiV\MIV_PLIC\2.0.100\test\miv_plic_tb.v","FALSE","TRUE"
SUBBLOCK "MIV_PLIC::work","component\Microchip\MiV\MIV_PLIC\2.0.100\core\miv_plic.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "UJTAG_WRAPPER::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v","FALSE","FALSE"
SUBBLOCK "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "UJTAG_WRAPPER::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_HOST_EMULATOR::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG_JTAG_TAP::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v","FALSE","TRUE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB2APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
SUBBLOCK "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "MIV_APB3::MIV_APB3_LIB","component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v","FALSE","FALSE"
SUBBLOCK "MIV_APB3_MUXPTOB3::MIV_APB3_LIB","component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "miv_apb3_iaddr_reg::MIV_APB3_LIB","component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "miv_apb3_iaddr_reg::MIV_APB3_LIB","component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "MIV_APB3_MUXPTOB3::MIV_APB3_LIB","component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_muxptob3.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\RV32_IO.pdc"
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
VALUE "constraint\BaseDesign_derived_constraints.sdc"
VALUE "constraint\io_jtag_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
