

================================================================
== Vivado HLS Report for 'Conv1DMac_new'
================================================================
* Date:           Wed May 10 08:50:10 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1048581|  1048581|  1048581|  1048581|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  1048579|  1048579|         5|          1|          1|  1048576|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_9 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_9 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_9 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_9 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_9"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_9"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_9"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_9"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S3/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i21 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S3/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S3/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_140 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S3/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.99ns)   --->   "%exitcond_flatten = icmp eq i21 %indvar_flatten4, -1048576"   --->   Operation 25 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.88ns)   --->   "%indvar_flatten_next1 = add i21 1, %indvar_flatten4"   --->   Operation 26 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten4 = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten4' <Predicate = (!exitcond_flatten)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten4, i7 0, i7 %nm" [S3/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_140_mid = select i1 %exitcond_flatten4, i14 0, i14 %tmp_140" [S3/conv1d.h:817]   --->   Operation 30 'select' 'tmp_140_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten4, i6 0, i6 %tmp" [S3/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_141_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten4, true" [S3/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_s = icmp eq i9 %sf, -256" [S3/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_141_mid = and i1 %tmp_s, %not_exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 34 'and' 'tmp_141_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_1 = add i7 1, %nm_mid" [S3/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_867 = or i1 %tmp_141_mid, %exitcond_flatten4" [S3/conv1d.h:793]   --->   Operation 36 'or' 'tmp_867' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_867, i9 0, i9 %sf" [S3/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1021 = trunc i7 %nm_1 to i6" [S3/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_1021' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_140_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_1021, i8 0)" [S3/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_140_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_140_mid2 = select i1 %tmp_141_mid, i14 %tmp_140_mid1, i14 %tmp_140_mid" [S3/conv1d.h:817]   --->   Operation 40 'select' 'tmp_140_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_141_mid, i6 %tmp_1021, i6 %nm_t_mid" [S3/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_141_mid, i7 %nm_1, i7 %nm_mid" [S3/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%sf_cast1 = zext i9 %sf_mid2 to i14" [S3/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_142 = add i14 %sf_cast1, %tmp_140_mid2" [S3/conv1d.h:817]   --->   Operation 44 'add' 'tmp_142' <Predicate = (!exitcond_flatten)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_162 = icmp eq i9 %sf_mid2, 255" [S3/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_162' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_162, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S3/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_1 = add i9 %sf_mid2, 1" [S3/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten4, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_145 = zext i14 %tmp_142 to i64" [S3/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_145' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights19_m_weights_4 = getelementptr [16384 x i6]* @weights19_m_weights_3, i64 0, i64 %tmp_145" [S3/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights19_m_weights_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights19_m_weights_5 = load i6* %weights19_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 52 'load' 'weights19_m_weights_5' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights19_m_weights_6 = getelementptr [16384 x i6]* @weights19_m_weights_2, i64 0, i64 %tmp_145" [S3/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights19_m_weights_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights19_m_weights_7 = load i6* %weights19_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 54 'load' 'weights19_m_weights_7' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights19_m_weights_8 = getelementptr [16384 x i6]* @weights19_m_weights_1, i64 0, i64 %tmp_145" [S3/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights19_m_weights_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights19_m_weights_9 = load i6* %weights19_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 56 'load' 'weights19_m_weights_9' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights19_m_weights_10 = getelementptr [16384 x i6]* @weights19_m_weights_s, i64 0, i64 %tmp_145" [S3/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights19_m_weights_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights19_m_weights_11 = load i6* %weights19_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 58 'load' 'weights19_m_weights_11' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S3/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights19_m_weights_5 = load i6* %weights19_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 60 'load' 'weights19_m_weights_5' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast_cast = sext i8 %tmp_V to i14" [S3/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i6 %weights19_m_weights_5 to i14" [S3/conv1d.h:823]   --->   Operation 62 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%p_Val2_s_191 = mul i14 %p_0132_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 63 'mul' 'p_Val2_s_191' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_1022 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s_191, i32 13)" [S3/conv1d.h:823]   --->   Operation 64 'bitselect' 'tmp_1022' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_97 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s_191, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 65 'partselect' 'tmp_97' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1023 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s_191, i32 6)" [S3/conv1d.h:823]   --->   Operation 66 'bitselect' 'tmp_1023' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_1024 = trunc i14 %p_Val2_s_191 to i1" [S3/conv1d.h:823]   --->   Operation 67 'trunc' 'tmp_1024' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_147 = or i1 %tmp_1024, %tmp_1022" [S3/conv1d.h:823]   --->   Operation 68 'or' 'tmp_147' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_148 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s_191, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 69 'partselect' 'tmp_148' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_149 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_148, i1 %tmp_147)" [S3/conv1d.h:823]   --->   Operation 70 'bitconcatenate' 'tmp_149' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_163 = icmp ne i6 %tmp_149, 0" [S3/conv1d.h:823]   --->   Operation 71 'icmp' 'tmp_163' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights19_m_weights_7 = load i6* %weights19_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 72 'load' 'weights19_m_weights_7' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1_cast_cast = sext i6 %weights19_m_weights_7 to i14" [S3/conv1d.h:823]   --->   Operation 73 'sext' 'p_0132_1_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i14 %p_0132_1_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_1025 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_1, i32 13)" [S3/conv1d.h:823]   --->   Operation 75 'bitselect' 'tmp_1025' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_100 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_1, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 76 'partselect' 'tmp_100' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1026 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_1, i32 6)" [S3/conv1d.h:823]   --->   Operation 77 'bitselect' 'tmp_1026' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_1027 = trunc i14 %p_Val2_1 to i1" [S3/conv1d.h:823]   --->   Operation 78 'trunc' 'tmp_1027' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_151 = or i1 %tmp_1027, %tmp_1025" [S3/conv1d.h:823]   --->   Operation 79 'or' 'tmp_151' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_152 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_1, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_152' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_153 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_152, i1 %tmp_151)" [S3/conv1d.h:823]   --->   Operation 81 'bitconcatenate' 'tmp_153' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_1 = icmp ne i6 %tmp_153, 0" [S3/conv1d.h:823]   --->   Operation 82 'icmp' 'tmp_255_1' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%weights19_m_weights_9 = load i6* %weights19_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 83 'load' 'weights19_m_weights_9' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_0132_2_cast_cast = sext i6 %weights19_m_weights_9 to i14" [S3/conv1d.h:823]   --->   Operation 84 'sext' 'p_0132_2_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i14 %p_0132_2_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 85 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_1028 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_2, i32 13)" [S3/conv1d.h:823]   --->   Operation 86 'bitselect' 'tmp_1028' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_103 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_2, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_103' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1029 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_2, i32 6)" [S3/conv1d.h:823]   --->   Operation 88 'bitselect' 'tmp_1029' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_1030 = trunc i14 %p_Val2_2 to i1" [S3/conv1d.h:823]   --->   Operation 89 'trunc' 'tmp_1030' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_155 = or i1 %tmp_1030, %tmp_1028" [S3/conv1d.h:823]   --->   Operation 90 'or' 'tmp_155' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_156 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_2, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 91 'partselect' 'tmp_156' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_157 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_156, i1 %tmp_155)" [S3/conv1d.h:823]   --->   Operation 92 'bitconcatenate' 'tmp_157' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_2 = icmp ne i6 %tmp_157, 0" [S3/conv1d.h:823]   --->   Operation 93 'icmp' 'tmp_255_2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.77ns)   --->   "%weights19_m_weights_11 = load i6* %weights19_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 94 'load' 'weights19_m_weights_11' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0132_3_cast_cast = sext i6 %weights19_m_weights_11 to i14" [S3/conv1d.h:823]   --->   Operation 95 'sext' 'p_0132_3_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i14 %p_0132_3_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 96 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_1031 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 13)" [S3/conv1d.h:823]   --->   Operation 97 'bitselect' 'tmp_1031' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_106 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_3, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 98 'partselect' 'tmp_106' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1032 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 6)" [S3/conv1d.h:823]   --->   Operation 99 'bitselect' 'tmp_1032' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_1033 = trunc i14 %p_Val2_3 to i1" [S3/conv1d.h:823]   --->   Operation 100 'trunc' 'tmp_1033' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_159 = or i1 %tmp_1033, %tmp_1031" [S3/conv1d.h:823]   --->   Operation 101 'or' 'tmp_159' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_160 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_3, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 102 'partselect' 'tmp_160' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_161 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_160, i1 %tmp_159)" [S3/conv1d.h:823]   --->   Operation 103 'bitconcatenate' 'tmp_161' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_3 = icmp ne i6 %tmp_161, 0" [S3/conv1d.h:823]   --->   Operation 104 'icmp' 'tmp_255_3' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_0_V_9_s = load i8* %macRegisters_0_V_9" [S3/conv1d.h:836]   --->   Operation 105 'load' 'macRegisters_0_V_9_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_1_V_9_s = load i8* %macRegisters_1_V_9" [S3/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_1_V_9_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_2_V_9_s = load i8* %macRegisters_2_V_9" [S3/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_2_V_9_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_3_V_9_s = load i8* %macRegisters_3_V_9" [S3/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_3_V_9_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_98 = sext i7 %tmp_97 to i8" [S3/conv1d.h:823]   --->   Operation 109 'sext' 'tmp_98' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_163, %tmp_1023" [S3/conv1d.h:823]   --->   Operation 110 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_164 = zext i1 %qb_assign_1 to i8" [S3/conv1d.h:823]   --->   Operation 111 'zext' 'tmp_164' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_164, %macRegisters_0_V_9_s" [S3/conv1d.h:836]   --->   Operation 112 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_98, %tmp1" [S3/conv1d.h:836]   --->   Operation 113 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_101 = sext i7 %tmp_100 to i8" [S3/conv1d.h:823]   --->   Operation 114 'sext' 'tmp_101' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_255_1, %tmp_1026" [S3/conv1d.h:823]   --->   Operation 115 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_256_1 = zext i1 %qb_assign_1_1 to i8" [S3/conv1d.h:823]   --->   Operation 116 'zext' 'tmp_256_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_256_1, %macRegisters_1_V_9_s" [S3/conv1d.h:836]   --->   Operation 117 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_101, %tmp2" [S3/conv1d.h:836]   --->   Operation 118 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_104 = sext i7 %tmp_103 to i8" [S3/conv1d.h:823]   --->   Operation 119 'sext' 'tmp_104' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_255_2, %tmp_1029" [S3/conv1d.h:823]   --->   Operation 120 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_256_2 = zext i1 %qb_assign_1_2 to i8" [S3/conv1d.h:823]   --->   Operation 121 'zext' 'tmp_256_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_256_2, %macRegisters_2_V_9_s" [S3/conv1d.h:836]   --->   Operation 122 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_104, %tmp3" [S3/conv1d.h:836]   --->   Operation 123 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_107 = sext i7 %tmp_106 to i8" [S3/conv1d.h:823]   --->   Operation 124 'sext' 'tmp_107' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_255_3, %tmp_1032" [S3/conv1d.h:823]   --->   Operation 125 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_256_3 = zext i1 %qb_assign_1_3 to i8" [S3/conv1d.h:823]   --->   Operation 126 'zext' 'tmp_256_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_256_3, %macRegisters_3_V_9_s" [S3/conv1d.h:836]   --->   Operation 127 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_107, %tmp4" [S3/conv1d.h:836]   --->   Operation 128 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_9" [S3/conv1d.h:844]   --->   Operation 129 'store' <Predicate = (!tmp_162)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_9" [S3/conv1d.h:844]   --->   Operation 130 'store' <Predicate = (!tmp_162)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_9" [S3/conv1d.h:844]   --->   Operation 131 'store' <Predicate = (!tmp_162)> <Delay = 1.30>
ST_5 : Operation 132 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_9" [S3/conv1d.h:844]   --->   Operation 132 'store' <Predicate = (!tmp_162)> <Delay = 1.30>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:847]   --->   Operation 133 'br' <Predicate = (!tmp_162)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_108 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 7, i8 -2, i8 0, i8 2, i8 0, i8 0, i8 0, i8 5, i8 3, i8 -2, i8 10, i8 6, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 3, i8 0, i8 0, i8 1, i8 11, i8 13, i8 1, i8 0, i8 13, i8 15, i8 0, i8 2, i8 4, i8 4, i8 1, i8 0, i8 8, i8 17, i8 8, i8 0, i8 -2, i8 -1, i8 0, i8 0, i8 3, i8 0, i8 8, i8 1, i8 0, i8 1, i8 0, i8 13, i8 0, i8 0, i8 8, i8 0, i8 0, i8 -3, i8 0, i8 0, i8 0, i8 10, i8 -8, i8 4, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_108' <Predicate = (tmp_162)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_s = add i8 %macRegisters_0_V, %tmp_108" [S3/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_s' <Predicate = (tmp_162)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_1)   --->   "%tmp_109 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 6, i8 0, i8 7, i8 2, i8 0, i8 0, i8 -1, i8 0, i8 1, i8 0, i8 0, i8 16, i8 9, i8 0, i8 0, i8 25, i8 0, i8 11, i8 -1, i8 0, i8 6, i8 0, i8 0, i8 8, i8 1, i8 10, i8 -2, i8 0, i8 21, i8 5, i8 0, i8 1, i8 0, i8 19, i8 14, i8 10, i8 0, i8 0, i8 0, i8 21, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 6, i8 17, i8 0, i8 0, i8 10, i8 -2, i8 6, i8 12, i8 13, i8 0, i8 -2, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_109' <Predicate = (tmp_162)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_1 = add i8 %macRegisters_1_V, %tmp_109" [S3/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_21_1' <Predicate = (tmp_162)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_2)   --->   "%tmp_110 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 10, i8 1, i8 2, i8 18, i8 16, i8 0, i8 0, i8 11, i8 0, i8 20, i8 0, i8 0, i8 -1, i8 17, i8 0, i8 0, i8 0, i8 14, i8 17, i8 0, i8 3, i8 0, i8 20, i8 0, i8 1, i8 5, i8 7, i8 -3, i8 0, i8 0, i8 0, i8 0, i8 10, i8 -15, i8 2, i8 0, i8 11, i8 0, i8 0, i8 0, i8 4, i8 2, i8 -8, i8 8, i8 0, i8 0, i8 7, i8 11, i8 0, i8 0, i8 0, i8 15, i8 -9, i8 0, i8 0, i8 0, i8 -4, i8 14, i8 11, i8 0, i8 0, i8 10, i8 8, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 138 'mux' 'tmp_110' <Predicate = (tmp_162)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_2 = add i8 %macRegisters_2_V, %tmp_110" [S3/conv1d.h:859]   --->   Operation 139 'add' 'p_Val2_21_2' <Predicate = (tmp_162)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_3)   --->   "%tmp_111 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 -2, i8 9, i8 1, i8 20, i8 0, i8 6, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 2, i8 14, i8 0, i8 0, i8 0, i8 14, i8 12, i8 14, i8 0, i8 2, i8 3, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 9, i8 8, i8 5, i8 0, i8 12, i8 3, i8 0, i8 7, i8 17, i8 0, i8 0, i8 9, i8 6, i8 0, i8 0, i8 0, i8 3, i8 0, i8 10, i8 0, i8 0, i8 0, i8 9, i8 12, i8 6, i8 0, i8 0, i8 11, i8 -1, i8 0, i8 11, i8 17, i8 3, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 140 'mux' 'tmp_111' <Predicate = (tmp_162)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_3 = add i8 %macRegisters_3_V, %tmp_111" [S3/conv1d.h:859]   --->   Operation 141 'add' 'p_Val2_21_3' <Predicate = (tmp_162)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_9"   --->   Operation 142 'store' <Predicate = (tmp_162)> <Delay = 1.30>
ST_5 : Operation 143 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_9"   --->   Operation 143 'store' <Predicate = (tmp_162)> <Delay = 1.30>
ST_5 : Operation 144 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_9"   --->   Operation 144 'store' <Predicate = (tmp_162)> <Delay = 1.30>
ST_5 : Operation 145 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_9"   --->   Operation 145 'store' <Predicate = (tmp_162)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 146 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 147 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2278) nounwind" [S3/conv1d.h:793]   --->   Operation 148 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_144 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2278)" [S3/conv1d.h:793]   --->   Operation 149 'specregionbegin' 'tmp_144' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:794]   --->   Operation 150 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_V_416 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_21_3, i8 %p_Val2_21_2, i8 %p_Val2_21_1, i8 %p_Val2_s)" [S3/conv1d.h:870]   --->   Operation 151 'bitconcatenate' 'tmp_V_416' <Predicate = (tmp_162)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_416)" [S3/conv1d.h:876]   --->   Operation 152 'write' <Predicate = (tmp_162)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:877]   --->   Operation 153 'br' <Predicate = (tmp_162)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2278, i32 %tmp_144)" [S3/conv1d.h:878]   --->   Operation 154 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 155 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [S3/conv1d.h:884]   --->   Operation 156 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights19_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights19_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights19_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights19_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_9     (alloca         ) [ 01111110]
macRegisters_1_V_9     (alloca         ) [ 01111110]
macRegisters_2_V_9     (alloca         ) [ 01111110]
macRegisters_3_V_9     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten4        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_140                (bitconcatenate ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00111110]
indvar_flatten_next1   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten4      (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_140_mid            (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_s                  (icmp           ) [ 00000000]
tmp_141_mid            (and            ) [ 00000000]
nm_1                   (add            ) [ 00000000]
tmp_867                (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_1021               (trunc          ) [ 00000000]
tmp_140_mid1           (bitconcatenate ) [ 00000000]
tmp_140_mid2           (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111100]
nm_mid2                (select         ) [ 01111110]
sf_cast1               (zext           ) [ 00000000]
tmp_142                (add            ) [ 00110000]
tmp_162                (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_1                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_145                (zext           ) [ 00000000]
weights19_m_weights_4  (getelementptr  ) [ 00101000]
weights19_m_weights_6  (getelementptr  ) [ 00101000]
weights19_m_weights_8  (getelementptr  ) [ 00101000]
weights19_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00000000]
weights19_m_weights_5  (load           ) [ 00000000]
p_08_cast_cast         (sext           ) [ 00000000]
p_0132_cast_cast       (sext           ) [ 00000000]
p_Val2_s_191           (mul            ) [ 00000000]
tmp_1022               (bitselect      ) [ 00000000]
tmp_97                 (partselect     ) [ 00100100]
tmp_1023               (bitselect      ) [ 00100100]
tmp_1024               (trunc          ) [ 00000000]
tmp_147                (or             ) [ 00000000]
tmp_148                (partselect     ) [ 00000000]
tmp_149                (bitconcatenate ) [ 00000000]
tmp_163                (icmp           ) [ 00100100]
weights19_m_weights_7  (load           ) [ 00000000]
p_0132_1_cast_cast     (sext           ) [ 00000000]
p_Val2_1               (mul            ) [ 00000000]
tmp_1025               (bitselect      ) [ 00000000]
tmp_100                (partselect     ) [ 00100100]
tmp_1026               (bitselect      ) [ 00100100]
tmp_1027               (trunc          ) [ 00000000]
tmp_151                (or             ) [ 00000000]
tmp_152                (partselect     ) [ 00000000]
tmp_153                (bitconcatenate ) [ 00000000]
tmp_255_1              (icmp           ) [ 00100100]
weights19_m_weights_9  (load           ) [ 00000000]
p_0132_2_cast_cast     (sext           ) [ 00000000]
p_Val2_2               (mul            ) [ 00000000]
tmp_1028               (bitselect      ) [ 00000000]
tmp_103                (partselect     ) [ 00100100]
tmp_1029               (bitselect      ) [ 00100100]
tmp_1030               (trunc          ) [ 00000000]
tmp_155                (or             ) [ 00000000]
tmp_156                (partselect     ) [ 00000000]
tmp_157                (bitconcatenate ) [ 00000000]
tmp_255_2              (icmp           ) [ 00100100]
weights19_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast_cast     (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_1031               (bitselect      ) [ 00000000]
tmp_106                (partselect     ) [ 00100100]
tmp_1032               (bitselect      ) [ 00100100]
tmp_1033               (trunc          ) [ 00000000]
tmp_159                (or             ) [ 00000000]
tmp_160                (partselect     ) [ 00000000]
tmp_161                (bitconcatenate ) [ 00000000]
tmp_255_3              (icmp           ) [ 00100100]
macRegisters_0_V_9_s   (load           ) [ 00000000]
macRegisters_1_V_9_s   (load           ) [ 00000000]
macRegisters_2_V_9_s   (load           ) [ 00000000]
macRegisters_3_V_9_s   (load           ) [ 00000000]
tmp_98                 (sext           ) [ 00000000]
qb_assign_1            (and            ) [ 00000000]
tmp_164                (zext           ) [ 00000000]
tmp1                   (add            ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
tmp_101                (sext           ) [ 00000000]
qb_assign_1_1          (and            ) [ 00000000]
tmp_256_1              (zext           ) [ 00000000]
tmp2                   (add            ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
tmp_104                (sext           ) [ 00000000]
qb_assign_1_2          (and            ) [ 00000000]
tmp_256_2              (zext           ) [ 00000000]
tmp3                   (add            ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
tmp_107                (sext           ) [ 00000000]
qb_assign_1_3          (and            ) [ 00000000]
tmp_256_3              (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00000000]
StgValue_129           (store          ) [ 00000000]
StgValue_130           (store          ) [ 00000000]
StgValue_131           (store          ) [ 00000000]
StgValue_132           (store          ) [ 00000000]
StgValue_133           (br             ) [ 00000000]
tmp_108                (mux            ) [ 00000000]
p_Val2_s               (add            ) [ 00100010]
tmp_109                (mux            ) [ 00000000]
p_Val2_21_1            (add            ) [ 00100010]
tmp_110                (mux            ) [ 00000000]
p_Val2_21_2            (add            ) [ 00100010]
tmp_111                (mux            ) [ 00000000]
p_Val2_21_3            (add            ) [ 00100010]
StgValue_142           (store          ) [ 00000000]
StgValue_143           (store          ) [ 00000000]
StgValue_144           (store          ) [ 00000000]
StgValue_145           (store          ) [ 00000000]
StgValue_146           (specloopname   ) [ 00000000]
StgValue_147           (specloopname   ) [ 00000000]
StgValue_148           (specloopname   ) [ 00000000]
tmp_144                (specregionbegin) [ 00000000]
StgValue_150           (specpipeline   ) [ 00000000]
tmp_V_416              (bitconcatenate ) [ 00000000]
StgValue_152           (write          ) [ 00000000]
StgValue_153           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_155           (br             ) [ 01111110]
StgValue_156           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights19_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights19_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights19_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights19_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights19_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights19_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights19_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights19_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2278"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="macRegisters_0_V_9_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_9/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="macRegisters_1_V_9_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_9/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="macRegisters_2_V_9_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_9/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="macRegisters_3_V_9_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_9/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_V_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="StgValue_152_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_152/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="weights19_m_weights_4_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="14" slack="0"/>
<pin id="193" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights19_m_weights_4/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights19_m_weights_5/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="weights19_m_weights_6_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="14" slack="0"/>
<pin id="206" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights19_m_weights_6/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights19_m_weights_7/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="weights19_m_weights_8_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="14" slack="0"/>
<pin id="219" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights19_m_weights_8/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights19_m_weights_9/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="weights19_m_weights_10_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="14" slack="0"/>
<pin id="232" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights19_m_weights_10/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights19_m_weights_11/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten4_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="21" slack="1"/>
<pin id="243" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten4_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="21" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="indvar_flatten_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="1"/>
<pin id="254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="16" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="nm_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="1"/>
<pin id="265" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="nm_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="sf_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="sf_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="9" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_142/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_143/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_144/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_145/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_140_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="0"/>
<pin id="311" dir="0" index="1" bw="6" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_140/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="exitcond_flatten_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="21" slack="0"/>
<pin id="319" dir="0" index="1" bw="21" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="indvar_flatten_next1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="21" slack="0"/>
<pin id="326" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="exitcond_flatten4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="nm_mid_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_140_mid_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="14" slack="0"/>
<pin id="347" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_140_mid/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="nm_t_mid_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="not_exitcond_flatten_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_s_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_141_mid_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_141_mid/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="nm_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="7" slack="0"/>
<pin id="380" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_867_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_867/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sf_mid2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="9" slack="0"/>
<pin id="393" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_1021_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1021/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_140_mid1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="14" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_140_mid1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_140_mid2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="14" slack="0"/>
<pin id="412" dir="0" index="2" bw="14" slack="0"/>
<pin id="413" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_140_mid2/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="nm_t_mid2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="6" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="0"/>
<pin id="421" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="nm_mid2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="7" slack="0"/>
<pin id="428" dir="0" index="2" bw="7" slack="0"/>
<pin id="429" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sf_cast1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_142_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="0" index="1" bw="14" slack="0"/>
<pin id="440" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_142/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_162_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="0" index="1" bw="9" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_162/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sf_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="indvar_flatten_op_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="indvar_flatten_next_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="16" slack="0"/>
<pin id="465" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_145_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="14" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_145/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_08_cast_cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast_cast/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_0132_cast_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Val2_s_191_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_191/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_1022_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="14" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1022/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_97_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="0" index="1" bw="14" slack="0"/>
<pin id="501" dir="0" index="2" bw="4" slack="0"/>
<pin id="502" dir="0" index="3" bw="5" slack="0"/>
<pin id="503" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_1023_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="14" slack="0"/>
<pin id="511" dir="0" index="2" bw="4" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1023/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_1024_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="14" slack="0"/>
<pin id="518" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1024/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_147_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_147/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_148_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="14" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="0" index="3" bw="4" slack="0"/>
<pin id="531" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_148/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_149_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="5" slack="0"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_149/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_163_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_163/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_0132_1_cast_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast_cast/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_Val2_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_1025_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="14" slack="0"/>
<pin id="563" dir="0" index="2" bw="5" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1025/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_100_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="14" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="0" index="3" bw="5" slack="0"/>
<pin id="573" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_1026_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="14" slack="0"/>
<pin id="581" dir="0" index="2" bw="4" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1026/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_1027_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="0"/>
<pin id="588" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1027/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_151_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_151/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_152_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="0" index="1" bw="14" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="0" index="3" bw="4" slack="0"/>
<pin id="601" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_152/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_153_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="0" index="1" bw="5" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_153/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_255_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_1/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_0132_2_cast_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="0"/>
<pin id="622" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast_cast/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_Val2_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_1028_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="14" slack="0"/>
<pin id="633" dir="0" index="2" bw="5" slack="0"/>
<pin id="634" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1028/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_103_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="0"/>
<pin id="640" dir="0" index="1" bw="14" slack="0"/>
<pin id="641" dir="0" index="2" bw="4" slack="0"/>
<pin id="642" dir="0" index="3" bw="5" slack="0"/>
<pin id="643" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_103/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_1029_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="14" slack="0"/>
<pin id="651" dir="0" index="2" bw="4" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1029/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_1030_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="14" slack="0"/>
<pin id="658" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1030/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_155_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_155/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_156_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="0"/>
<pin id="668" dir="0" index="1" bw="14" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="0" index="3" bw="4" slack="0"/>
<pin id="671" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_156/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_157_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="0"/>
<pin id="678" dir="0" index="1" bw="5" slack="0"/>
<pin id="679" dir="0" index="2" bw="1" slack="0"/>
<pin id="680" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_157/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_255_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_2/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_0132_3_cast_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast_cast/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_Val2_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_1031_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="14" slack="0"/>
<pin id="703" dir="0" index="2" bw="5" slack="0"/>
<pin id="704" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1031/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_106_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="0"/>
<pin id="710" dir="0" index="1" bw="14" slack="0"/>
<pin id="711" dir="0" index="2" bw="4" slack="0"/>
<pin id="712" dir="0" index="3" bw="5" slack="0"/>
<pin id="713" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_106/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_1032_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="14" slack="0"/>
<pin id="721" dir="0" index="2" bw="4" slack="0"/>
<pin id="722" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1032/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_1033_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="14" slack="0"/>
<pin id="728" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1033/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_159_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_159/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_160_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="5" slack="0"/>
<pin id="738" dir="0" index="1" bw="14" slack="0"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="0" index="3" bw="4" slack="0"/>
<pin id="741" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_160/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_161_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="6" slack="0"/>
<pin id="748" dir="0" index="1" bw="5" slack="0"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_161/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_255_3_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_3/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="macRegisters_0_V_9_s_load_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="4"/>
<pin id="762" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_9_s/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="macRegisters_1_V_9_s_load_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="4"/>
<pin id="765" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_9_s/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="macRegisters_2_V_9_s_load_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="4"/>
<pin id="768" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_9_s/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="macRegisters_3_V_9_s_load_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="4"/>
<pin id="771" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_9_s/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_98_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="1"/>
<pin id="774" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_98/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="qb_assign_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="1"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_164_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_164/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="macRegisters_0_V_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="7" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_101_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="7" slack="1"/>
<pin id="797" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_101/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="qb_assign_1_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="0" index="1" bw="1" slack="1"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_256_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_1/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="macRegisters_1_V_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="7" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="0"/>
<pin id="815" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_104_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="7" slack="1"/>
<pin id="820" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_104/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="qb_assign_1_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="0" index="1" bw="1" slack="1"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_256_2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_2/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp3_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="8" slack="0"/>
<pin id="832" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="macRegisters_2_V_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="0" index="1" bw="8" slack="0"/>
<pin id="838" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_107_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="7" slack="1"/>
<pin id="843" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_107/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="qb_assign_1_3_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="0" index="1" bw="1" slack="1"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_256_3_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_3/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp4_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="macRegisters_3_V_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="7" slack="0"/>
<pin id="860" dir="0" index="1" bw="8" slack="0"/>
<pin id="861" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="StgValue_129_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="4"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="StgValue_130_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="4"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="StgValue_131_store_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="4"/>
<pin id="877" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="StgValue_132_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="4"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_108_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="0" index="2" bw="4" slack="0"/>
<pin id="888" dir="0" index="3" bw="2" slack="0"/>
<pin id="889" dir="0" index="4" bw="1" slack="0"/>
<pin id="890" dir="0" index="5" bw="3" slack="0"/>
<pin id="891" dir="0" index="6" bw="1" slack="0"/>
<pin id="892" dir="0" index="7" bw="1" slack="0"/>
<pin id="893" dir="0" index="8" bw="1" slack="0"/>
<pin id="894" dir="0" index="9" bw="4" slack="0"/>
<pin id="895" dir="0" index="10" bw="3" slack="0"/>
<pin id="896" dir="0" index="11" bw="2" slack="0"/>
<pin id="897" dir="0" index="12" bw="5" slack="0"/>
<pin id="898" dir="0" index="13" bw="4" slack="0"/>
<pin id="899" dir="0" index="14" bw="1" slack="0"/>
<pin id="900" dir="0" index="15" bw="1" slack="0"/>
<pin id="901" dir="0" index="16" bw="1" slack="0"/>
<pin id="902" dir="0" index="17" bw="1" slack="0"/>
<pin id="903" dir="0" index="18" bw="1" slack="0"/>
<pin id="904" dir="0" index="19" bw="1" slack="0"/>
<pin id="905" dir="0" index="20" bw="1" slack="0"/>
<pin id="906" dir="0" index="21" bw="3" slack="0"/>
<pin id="907" dir="0" index="22" bw="1" slack="0"/>
<pin id="908" dir="0" index="23" bw="1" slack="0"/>
<pin id="909" dir="0" index="24" bw="1" slack="0"/>
<pin id="910" dir="0" index="25" bw="5" slack="0"/>
<pin id="911" dir="0" index="26" bw="5" slack="0"/>
<pin id="912" dir="0" index="27" bw="1" slack="0"/>
<pin id="913" dir="0" index="28" bw="1" slack="0"/>
<pin id="914" dir="0" index="29" bw="5" slack="0"/>
<pin id="915" dir="0" index="30" bw="5" slack="0"/>
<pin id="916" dir="0" index="31" bw="1" slack="0"/>
<pin id="917" dir="0" index="32" bw="3" slack="0"/>
<pin id="918" dir="0" index="33" bw="4" slack="0"/>
<pin id="919" dir="0" index="34" bw="4" slack="0"/>
<pin id="920" dir="0" index="35" bw="1" slack="0"/>
<pin id="921" dir="0" index="36" bw="1" slack="0"/>
<pin id="922" dir="0" index="37" bw="5" slack="0"/>
<pin id="923" dir="0" index="38" bw="6" slack="0"/>
<pin id="924" dir="0" index="39" bw="5" slack="0"/>
<pin id="925" dir="0" index="40" bw="1" slack="0"/>
<pin id="926" dir="0" index="41" bw="2" slack="0"/>
<pin id="927" dir="0" index="42" bw="1" slack="0"/>
<pin id="928" dir="0" index="43" bw="1" slack="0"/>
<pin id="929" dir="0" index="44" bw="1" slack="0"/>
<pin id="930" dir="0" index="45" bw="3" slack="0"/>
<pin id="931" dir="0" index="46" bw="1" slack="0"/>
<pin id="932" dir="0" index="47" bw="5" slack="0"/>
<pin id="933" dir="0" index="48" bw="1" slack="0"/>
<pin id="934" dir="0" index="49" bw="1" slack="0"/>
<pin id="935" dir="0" index="50" bw="1" slack="0"/>
<pin id="936" dir="0" index="51" bw="1" slack="0"/>
<pin id="937" dir="0" index="52" bw="5" slack="0"/>
<pin id="938" dir="0" index="53" bw="1" slack="0"/>
<pin id="939" dir="0" index="54" bw="1" slack="0"/>
<pin id="940" dir="0" index="55" bw="5" slack="0"/>
<pin id="941" dir="0" index="56" bw="1" slack="0"/>
<pin id="942" dir="0" index="57" bw="1" slack="0"/>
<pin id="943" dir="0" index="58" bw="3" slack="0"/>
<pin id="944" dir="0" index="59" bw="1" slack="0"/>
<pin id="945" dir="0" index="60" bw="1" slack="0"/>
<pin id="946" dir="0" index="61" bw="1" slack="0"/>
<pin id="947" dir="0" index="62" bw="5" slack="0"/>
<pin id="948" dir="0" index="63" bw="4" slack="0"/>
<pin id="949" dir="0" index="64" bw="4" slack="0"/>
<pin id="950" dir="0" index="65" bw="6" slack="3"/>
<pin id="951" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_108/5 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="p_Val2_s_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="0"/>
<pin id="1019" dir="0" index="1" bw="8" slack="0"/>
<pin id="1020" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_109_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="0" index="2" bw="1" slack="0"/>
<pin id="1027" dir="0" index="3" bw="1" slack="0"/>
<pin id="1028" dir="0" index="4" bw="1" slack="0"/>
<pin id="1029" dir="0" index="5" bw="1" slack="0"/>
<pin id="1030" dir="0" index="6" bw="4" slack="0"/>
<pin id="1031" dir="0" index="7" bw="1" slack="0"/>
<pin id="1032" dir="0" index="8" bw="4" slack="0"/>
<pin id="1033" dir="0" index="9" bw="3" slack="0"/>
<pin id="1034" dir="0" index="10" bw="1" slack="0"/>
<pin id="1035" dir="0" index="11" bw="1" slack="0"/>
<pin id="1036" dir="0" index="12" bw="1" slack="0"/>
<pin id="1037" dir="0" index="13" bw="1" slack="0"/>
<pin id="1038" dir="0" index="14" bw="1" slack="0"/>
<pin id="1039" dir="0" index="15" bw="1" slack="0"/>
<pin id="1040" dir="0" index="16" bw="1" slack="0"/>
<pin id="1041" dir="0" index="17" bw="6" slack="0"/>
<pin id="1042" dir="0" index="18" bw="5" slack="0"/>
<pin id="1043" dir="0" index="19" bw="1" slack="0"/>
<pin id="1044" dir="0" index="20" bw="1" slack="0"/>
<pin id="1045" dir="0" index="21" bw="6" slack="0"/>
<pin id="1046" dir="0" index="22" bw="1" slack="0"/>
<pin id="1047" dir="0" index="23" bw="5" slack="0"/>
<pin id="1048" dir="0" index="24" bw="1" slack="0"/>
<pin id="1049" dir="0" index="25" bw="1" slack="0"/>
<pin id="1050" dir="0" index="26" bw="4" slack="0"/>
<pin id="1051" dir="0" index="27" bw="1" slack="0"/>
<pin id="1052" dir="0" index="28" bw="1" slack="0"/>
<pin id="1053" dir="0" index="29" bw="5" slack="0"/>
<pin id="1054" dir="0" index="30" bw="1" slack="0"/>
<pin id="1055" dir="0" index="31" bw="5" slack="0"/>
<pin id="1056" dir="0" index="32" bw="2" slack="0"/>
<pin id="1057" dir="0" index="33" bw="1" slack="0"/>
<pin id="1058" dir="0" index="34" bw="6" slack="0"/>
<pin id="1059" dir="0" index="35" bw="4" slack="0"/>
<pin id="1060" dir="0" index="36" bw="1" slack="0"/>
<pin id="1061" dir="0" index="37" bw="1" slack="0"/>
<pin id="1062" dir="0" index="38" bw="1" slack="0"/>
<pin id="1063" dir="0" index="39" bw="6" slack="0"/>
<pin id="1064" dir="0" index="40" bw="5" slack="0"/>
<pin id="1065" dir="0" index="41" bw="5" slack="0"/>
<pin id="1066" dir="0" index="42" bw="1" slack="0"/>
<pin id="1067" dir="0" index="43" bw="1" slack="0"/>
<pin id="1068" dir="0" index="44" bw="1" slack="0"/>
<pin id="1069" dir="0" index="45" bw="6" slack="0"/>
<pin id="1070" dir="0" index="46" bw="1" slack="0"/>
<pin id="1071" dir="0" index="47" bw="1" slack="0"/>
<pin id="1072" dir="0" index="48" bw="1" slack="0"/>
<pin id="1073" dir="0" index="49" bw="1" slack="0"/>
<pin id="1074" dir="0" index="50" bw="1" slack="0"/>
<pin id="1075" dir="0" index="51" bw="1" slack="0"/>
<pin id="1076" dir="0" index="52" bw="1" slack="0"/>
<pin id="1077" dir="0" index="53" bw="4" slack="0"/>
<pin id="1078" dir="0" index="54" bw="6" slack="0"/>
<pin id="1079" dir="0" index="55" bw="1" slack="0"/>
<pin id="1080" dir="0" index="56" bw="1" slack="0"/>
<pin id="1081" dir="0" index="57" bw="5" slack="0"/>
<pin id="1082" dir="0" index="58" bw="2" slack="0"/>
<pin id="1083" dir="0" index="59" bw="4" slack="0"/>
<pin id="1084" dir="0" index="60" bw="5" slack="0"/>
<pin id="1085" dir="0" index="61" bw="5" slack="0"/>
<pin id="1086" dir="0" index="62" bw="1" slack="0"/>
<pin id="1087" dir="0" index="63" bw="2" slack="0"/>
<pin id="1088" dir="0" index="64" bw="1" slack="0"/>
<pin id="1089" dir="0" index="65" bw="6" slack="3"/>
<pin id="1090" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_109/5 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="p_Val2_21_1_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="0"/>
<pin id="1158" dir="0" index="1" bw="8" slack="0"/>
<pin id="1159" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_1/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_110_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="0"/>
<pin id="1164" dir="0" index="1" bw="5" slack="0"/>
<pin id="1165" dir="0" index="2" bw="1" slack="0"/>
<pin id="1166" dir="0" index="3" bw="3" slack="0"/>
<pin id="1167" dir="0" index="4" bw="6" slack="0"/>
<pin id="1168" dir="0" index="5" bw="6" slack="0"/>
<pin id="1169" dir="0" index="6" bw="1" slack="0"/>
<pin id="1170" dir="0" index="7" bw="1" slack="0"/>
<pin id="1171" dir="0" index="8" bw="5" slack="0"/>
<pin id="1172" dir="0" index="9" bw="1" slack="0"/>
<pin id="1173" dir="0" index="10" bw="6" slack="0"/>
<pin id="1174" dir="0" index="11" bw="1" slack="0"/>
<pin id="1175" dir="0" index="12" bw="1" slack="0"/>
<pin id="1176" dir="0" index="13" bw="1" slack="0"/>
<pin id="1177" dir="0" index="14" bw="6" slack="0"/>
<pin id="1178" dir="0" index="15" bw="1" slack="0"/>
<pin id="1179" dir="0" index="16" bw="1" slack="0"/>
<pin id="1180" dir="0" index="17" bw="1" slack="0"/>
<pin id="1181" dir="0" index="18" bw="5" slack="0"/>
<pin id="1182" dir="0" index="19" bw="6" slack="0"/>
<pin id="1183" dir="0" index="20" bw="1" slack="0"/>
<pin id="1184" dir="0" index="21" bw="3" slack="0"/>
<pin id="1185" dir="0" index="22" bw="1" slack="0"/>
<pin id="1186" dir="0" index="23" bw="6" slack="0"/>
<pin id="1187" dir="0" index="24" bw="1" slack="0"/>
<pin id="1188" dir="0" index="25" bw="1" slack="0"/>
<pin id="1189" dir="0" index="26" bw="4" slack="0"/>
<pin id="1190" dir="0" index="27" bw="4" slack="0"/>
<pin id="1191" dir="0" index="28" bw="3" slack="0"/>
<pin id="1192" dir="0" index="29" bw="1" slack="0"/>
<pin id="1193" dir="0" index="30" bw="1" slack="0"/>
<pin id="1194" dir="0" index="31" bw="1" slack="0"/>
<pin id="1195" dir="0" index="32" bw="1" slack="0"/>
<pin id="1196" dir="0" index="33" bw="5" slack="0"/>
<pin id="1197" dir="0" index="34" bw="5" slack="0"/>
<pin id="1198" dir="0" index="35" bw="3" slack="0"/>
<pin id="1199" dir="0" index="36" bw="1" slack="0"/>
<pin id="1200" dir="0" index="37" bw="5" slack="0"/>
<pin id="1201" dir="0" index="38" bw="1" slack="0"/>
<pin id="1202" dir="0" index="39" bw="1" slack="0"/>
<pin id="1203" dir="0" index="40" bw="1" slack="0"/>
<pin id="1204" dir="0" index="41" bw="4" slack="0"/>
<pin id="1205" dir="0" index="42" bw="3" slack="0"/>
<pin id="1206" dir="0" index="43" bw="4" slack="0"/>
<pin id="1207" dir="0" index="44" bw="5" slack="0"/>
<pin id="1208" dir="0" index="45" bw="1" slack="0"/>
<pin id="1209" dir="0" index="46" bw="1" slack="0"/>
<pin id="1210" dir="0" index="47" bw="4" slack="0"/>
<pin id="1211" dir="0" index="48" bw="5" slack="0"/>
<pin id="1212" dir="0" index="49" bw="1" slack="0"/>
<pin id="1213" dir="0" index="50" bw="1" slack="0"/>
<pin id="1214" dir="0" index="51" bw="1" slack="0"/>
<pin id="1215" dir="0" index="52" bw="5" slack="0"/>
<pin id="1216" dir="0" index="53" bw="5" slack="0"/>
<pin id="1217" dir="0" index="54" bw="1" slack="0"/>
<pin id="1218" dir="0" index="55" bw="1" slack="0"/>
<pin id="1219" dir="0" index="56" bw="1" slack="0"/>
<pin id="1220" dir="0" index="57" bw="3" slack="0"/>
<pin id="1221" dir="0" index="58" bw="5" slack="0"/>
<pin id="1222" dir="0" index="59" bw="5" slack="0"/>
<pin id="1223" dir="0" index="60" bw="1" slack="0"/>
<pin id="1224" dir="0" index="61" bw="1" slack="0"/>
<pin id="1225" dir="0" index="62" bw="5" slack="0"/>
<pin id="1226" dir="0" index="63" bw="5" slack="0"/>
<pin id="1227" dir="0" index="64" bw="1" slack="0"/>
<pin id="1228" dir="0" index="65" bw="6" slack="3"/>
<pin id="1229" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_110/5 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="p_Val2_21_2_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="8" slack="0"/>
<pin id="1297" dir="0" index="1" bw="8" slack="0"/>
<pin id="1298" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_2/5 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="tmp_111_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="8" slack="0"/>
<pin id="1303" dir="0" index="1" bw="2" slack="0"/>
<pin id="1304" dir="0" index="2" bw="5" slack="0"/>
<pin id="1305" dir="0" index="3" bw="1" slack="0"/>
<pin id="1306" dir="0" index="4" bw="6" slack="0"/>
<pin id="1307" dir="0" index="5" bw="1" slack="0"/>
<pin id="1308" dir="0" index="6" bw="4" slack="0"/>
<pin id="1309" dir="0" index="7" bw="1" slack="0"/>
<pin id="1310" dir="0" index="8" bw="1" slack="0"/>
<pin id="1311" dir="0" index="9" bw="1" slack="0"/>
<pin id="1312" dir="0" index="10" bw="1" slack="0"/>
<pin id="1313" dir="0" index="11" bw="1" slack="0"/>
<pin id="1314" dir="0" index="12" bw="1" slack="0"/>
<pin id="1315" dir="0" index="13" bw="3" slack="0"/>
<pin id="1316" dir="0" index="14" bw="5" slack="0"/>
<pin id="1317" dir="0" index="15" bw="1" slack="0"/>
<pin id="1318" dir="0" index="16" bw="1" slack="0"/>
<pin id="1319" dir="0" index="17" bw="1" slack="0"/>
<pin id="1320" dir="0" index="18" bw="5" slack="0"/>
<pin id="1321" dir="0" index="19" bw="5" slack="0"/>
<pin id="1322" dir="0" index="20" bw="5" slack="0"/>
<pin id="1323" dir="0" index="21" bw="1" slack="0"/>
<pin id="1324" dir="0" index="22" bw="3" slack="0"/>
<pin id="1325" dir="0" index="23" bw="3" slack="0"/>
<pin id="1326" dir="0" index="24" bw="1" slack="0"/>
<pin id="1327" dir="0" index="25" bw="1" slack="0"/>
<pin id="1328" dir="0" index="26" bw="1" slack="0"/>
<pin id="1329" dir="0" index="27" bw="1" slack="0"/>
<pin id="1330" dir="0" index="28" bw="1" slack="0"/>
<pin id="1331" dir="0" index="29" bw="1" slack="0"/>
<pin id="1332" dir="0" index="30" bw="5" slack="0"/>
<pin id="1333" dir="0" index="31" bw="5" slack="0"/>
<pin id="1334" dir="0" index="32" bw="4" slack="0"/>
<pin id="1335" dir="0" index="33" bw="1" slack="0"/>
<pin id="1336" dir="0" index="34" bw="5" slack="0"/>
<pin id="1337" dir="0" index="35" bw="3" slack="0"/>
<pin id="1338" dir="0" index="36" bw="1" slack="0"/>
<pin id="1339" dir="0" index="37" bw="4" slack="0"/>
<pin id="1340" dir="0" index="38" bw="6" slack="0"/>
<pin id="1341" dir="0" index="39" bw="1" slack="0"/>
<pin id="1342" dir="0" index="40" bw="1" slack="0"/>
<pin id="1343" dir="0" index="41" bw="5" slack="0"/>
<pin id="1344" dir="0" index="42" bw="4" slack="0"/>
<pin id="1345" dir="0" index="43" bw="1" slack="0"/>
<pin id="1346" dir="0" index="44" bw="1" slack="0"/>
<pin id="1347" dir="0" index="45" bw="1" slack="0"/>
<pin id="1348" dir="0" index="46" bw="3" slack="0"/>
<pin id="1349" dir="0" index="47" bw="1" slack="0"/>
<pin id="1350" dir="0" index="48" bw="5" slack="0"/>
<pin id="1351" dir="0" index="49" bw="1" slack="0"/>
<pin id="1352" dir="0" index="50" bw="1" slack="0"/>
<pin id="1353" dir="0" index="51" bw="1" slack="0"/>
<pin id="1354" dir="0" index="52" bw="5" slack="0"/>
<pin id="1355" dir="0" index="53" bw="5" slack="0"/>
<pin id="1356" dir="0" index="54" bw="4" slack="0"/>
<pin id="1357" dir="0" index="55" bw="1" slack="0"/>
<pin id="1358" dir="0" index="56" bw="1" slack="0"/>
<pin id="1359" dir="0" index="57" bw="5" slack="0"/>
<pin id="1360" dir="0" index="58" bw="1" slack="0"/>
<pin id="1361" dir="0" index="59" bw="1" slack="0"/>
<pin id="1362" dir="0" index="60" bw="5" slack="0"/>
<pin id="1363" dir="0" index="61" bw="6" slack="0"/>
<pin id="1364" dir="0" index="62" bw="3" slack="0"/>
<pin id="1365" dir="0" index="63" bw="1" slack="0"/>
<pin id="1366" dir="0" index="64" bw="1" slack="0"/>
<pin id="1367" dir="0" index="65" bw="6" slack="3"/>
<pin id="1368" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_111/5 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="p_Val2_21_3_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="8" slack="0"/>
<pin id="1436" dir="0" index="1" bw="8" slack="0"/>
<pin id="1437" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_3/5 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="tmp_V_416_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="0"/>
<pin id="1442" dir="0" index="1" bw="8" slack="1"/>
<pin id="1443" dir="0" index="2" bw="8" slack="1"/>
<pin id="1444" dir="0" index="3" bw="8" slack="1"/>
<pin id="1445" dir="0" index="4" bw="8" slack="1"/>
<pin id="1446" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_416/6 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="macRegisters_0_V_9_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="0"/>
<pin id="1451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_9 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="macRegisters_1_V_9_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="8" slack="0"/>
<pin id="1458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_9 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="macRegisters_2_V_9_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="8" slack="0"/>
<pin id="1465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_9 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="macRegisters_3_V_9_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="0"/>
<pin id="1472" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_9 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="exitcond_flatten_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="1"/>
<pin id="1479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1481" class="1005" name="indvar_flatten_next1_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="21" slack="0"/>
<pin id="1483" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="nm_t_mid2_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="6" slack="3"/>
<pin id="1488" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="nm_mid2_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="7" slack="0"/>
<pin id="1496" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="tmp_142_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="14" slack="1"/>
<pin id="1501" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_142 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="tmp_162_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="3"/>
<pin id="1506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_162 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="sf_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="9" slack="0"/>
<pin id="1510" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="indvar_flatten_next_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="16" slack="0"/>
<pin id="1515" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1518" class="1005" name="weights19_m_weights_4_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="14" slack="1"/>
<pin id="1520" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights19_m_weights_4 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="weights19_m_weights_6_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="14" slack="1"/>
<pin id="1525" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights19_m_weights_6 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="weights19_m_weights_8_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="14" slack="1"/>
<pin id="1530" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights19_m_weights_8 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="weights19_m_weights_10_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="14" slack="1"/>
<pin id="1535" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights19_m_weights_10 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="tmp_97_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="7" slack="1"/>
<pin id="1540" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="tmp_1023_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="1"/>
<pin id="1545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1023 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="tmp_163_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="1"/>
<pin id="1550" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_163 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="tmp_100_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="7" slack="1"/>
<pin id="1555" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="tmp_1026_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="1"/>
<pin id="1560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1026 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tmp_255_1_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="1" slack="1"/>
<pin id="1565" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_255_1 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="tmp_103_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="7" slack="1"/>
<pin id="1570" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="tmp_1029_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="1" slack="1"/>
<pin id="1575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1029 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="tmp_255_2_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="1" slack="1"/>
<pin id="1580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_255_2 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="tmp_106_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="7" slack="1"/>
<pin id="1585" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="tmp_1032_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="1" slack="1"/>
<pin id="1590" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1032 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="tmp_255_3_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="1" slack="1"/>
<pin id="1595" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_255_3 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="p_Val2_s_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="8" slack="1"/>
<pin id="1600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1603" class="1005" name="p_Val2_21_1_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="8" slack="1"/>
<pin id="1605" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21_1 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="p_Val2_21_2_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="8" slack="1"/>
<pin id="1610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21_2 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="p_Val2_21_3_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="8" slack="1"/>
<pin id="1615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="156" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="267" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="245" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="245" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="256" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="267" pin="4"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="329" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="309" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="329" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="46" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="305" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="329" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="278" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="359" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="52" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="335" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="371" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="329" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="278" pin="4"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="377" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="26" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="371" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="401" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="343" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="371" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="397" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="351" pin="3"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="371" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="377" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="335" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="389" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="409" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="389" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="54" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="389" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="256" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="329" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="479"><net_src comp="176" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="196" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="476" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="504"><net_src comp="68" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="484" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="70" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="66" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="513"><net_src comp="64" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="484" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="72" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="484" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="490" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="484" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="12" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="76" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="541"><net_src comp="78" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="526" pin="4"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="520" pin="2"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="46" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="209" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="476" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="64" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="66" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="574"><net_src comp="68" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="554" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="70" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="66" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="583"><net_src comp="64" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="554" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="72" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="554" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="560" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="74" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="554" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="12" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="76" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="611"><net_src comp="78" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="596" pin="4"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="590" pin="2"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="46" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="222" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="476" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="64" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="66" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="644"><net_src comp="68" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="624" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="70" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="66" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="653"><net_src comp="64" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="624" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="72" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="624" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="630" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="672"><net_src comp="74" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="624" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="12" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="76" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="681"><net_src comp="78" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="666" pin="4"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="660" pin="2"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="676" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="46" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="235" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="476" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="64" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="66" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="714"><net_src comp="68" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="694" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="70" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="66" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="723"><net_src comp="64" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="694" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="72" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="694" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="700" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="742"><net_src comp="74" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="694" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="12" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="76" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="751"><net_src comp="78" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="736" pin="4"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="730" pin="2"/><net_sink comp="746" pin=2"/></net>

<net id="758"><net_src comp="746" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="46" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="782"><net_src comp="775" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="760" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="772" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="805"><net_src comp="798" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="802" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="763" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="795" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="806" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="828"><net_src comp="821" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="825" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="766" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="818" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="829" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="851"><net_src comp="844" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="769" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="841" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="852" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="835" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="878"><net_src comp="812" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="789" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="952"><net_src comp="80" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="953"><net_src comp="26" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="954"><net_src comp="82" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="955"><net_src comp="84" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="956"><net_src comp="26" pin="0"/><net_sink comp="884" pin=4"/></net>

<net id="957"><net_src comp="86" pin="0"/><net_sink comp="884" pin=5"/></net>

<net id="958"><net_src comp="26" pin="0"/><net_sink comp="884" pin=6"/></net>

<net id="959"><net_src comp="26" pin="0"/><net_sink comp="884" pin=7"/></net>

<net id="960"><net_src comp="26" pin="0"/><net_sink comp="884" pin=8"/></net>

<net id="961"><net_src comp="88" pin="0"/><net_sink comp="884" pin=9"/></net>

<net id="962"><net_src comp="90" pin="0"/><net_sink comp="884" pin=10"/></net>

<net id="963"><net_src comp="84" pin="0"/><net_sink comp="884" pin=11"/></net>

<net id="964"><net_src comp="92" pin="0"/><net_sink comp="884" pin=12"/></net>

<net id="965"><net_src comp="94" pin="0"/><net_sink comp="884" pin=13"/></net>

<net id="966"><net_src comp="26" pin="0"/><net_sink comp="884" pin=14"/></net>

<net id="967"><net_src comp="26" pin="0"/><net_sink comp="884" pin=15"/></net>

<net id="968"><net_src comp="26" pin="0"/><net_sink comp="884" pin=16"/></net>

<net id="969"><net_src comp="26" pin="0"/><net_sink comp="884" pin=17"/></net>

<net id="970"><net_src comp="96" pin="0"/><net_sink comp="884" pin=18"/></net>

<net id="971"><net_src comp="26" pin="0"/><net_sink comp="884" pin=19"/></net>

<net id="972"><net_src comp="26" pin="0"/><net_sink comp="884" pin=20"/></net>

<net id="973"><net_src comp="90" pin="0"/><net_sink comp="884" pin=21"/></net>

<net id="974"><net_src comp="26" pin="0"/><net_sink comp="884" pin=22"/></net>

<net id="975"><net_src comp="26" pin="0"/><net_sink comp="884" pin=23"/></net>

<net id="976"><net_src comp="96" pin="0"/><net_sink comp="884" pin=24"/></net>

<net id="977"><net_src comp="98" pin="0"/><net_sink comp="884" pin=25"/></net>

<net id="978"><net_src comp="100" pin="0"/><net_sink comp="884" pin=26"/></net>

<net id="979"><net_src comp="96" pin="0"/><net_sink comp="884" pin=27"/></net>

<net id="980"><net_src comp="26" pin="0"/><net_sink comp="884" pin=28"/></net>

<net id="981"><net_src comp="100" pin="0"/><net_sink comp="884" pin=29"/></net>

<net id="982"><net_src comp="102" pin="0"/><net_sink comp="884" pin=30"/></net>

<net id="983"><net_src comp="26" pin="0"/><net_sink comp="884" pin=31"/></net>

<net id="984"><net_src comp="86" pin="0"/><net_sink comp="884" pin=32"/></net>

<net id="985"><net_src comp="104" pin="0"/><net_sink comp="884" pin=33"/></net>

<net id="986"><net_src comp="104" pin="0"/><net_sink comp="884" pin=34"/></net>

<net id="987"><net_src comp="96" pin="0"/><net_sink comp="884" pin=35"/></net>

<net id="988"><net_src comp="26" pin="0"/><net_sink comp="884" pin=36"/></net>

<net id="989"><net_src comp="106" pin="0"/><net_sink comp="884" pin=37"/></net>

<net id="990"><net_src comp="108" pin="0"/><net_sink comp="884" pin=38"/></net>

<net id="991"><net_src comp="106" pin="0"/><net_sink comp="884" pin=39"/></net>

<net id="992"><net_src comp="26" pin="0"/><net_sink comp="884" pin=40"/></net>

<net id="993"><net_src comp="84" pin="0"/><net_sink comp="884" pin=41"/></net>

<net id="994"><net_src comp="110" pin="0"/><net_sink comp="884" pin=42"/></net>

<net id="995"><net_src comp="26" pin="0"/><net_sink comp="884" pin=43"/></net>

<net id="996"><net_src comp="26" pin="0"/><net_sink comp="884" pin=44"/></net>

<net id="997"><net_src comp="90" pin="0"/><net_sink comp="884" pin=45"/></net>

<net id="998"><net_src comp="26" pin="0"/><net_sink comp="884" pin=46"/></net>

<net id="999"><net_src comp="106" pin="0"/><net_sink comp="884" pin=47"/></net>

<net id="1000"><net_src comp="96" pin="0"/><net_sink comp="884" pin=48"/></net>

<net id="1001"><net_src comp="26" pin="0"/><net_sink comp="884" pin=49"/></net>

<net id="1002"><net_src comp="96" pin="0"/><net_sink comp="884" pin=50"/></net>

<net id="1003"><net_src comp="26" pin="0"/><net_sink comp="884" pin=51"/></net>

<net id="1004"><net_src comp="100" pin="0"/><net_sink comp="884" pin=52"/></net>

<net id="1005"><net_src comp="26" pin="0"/><net_sink comp="884" pin=53"/></net>

<net id="1006"><net_src comp="26" pin="0"/><net_sink comp="884" pin=54"/></net>

<net id="1007"><net_src comp="106" pin="0"/><net_sink comp="884" pin=55"/></net>

<net id="1008"><net_src comp="26" pin="0"/><net_sink comp="884" pin=56"/></net>

<net id="1009"><net_src comp="26" pin="0"/><net_sink comp="884" pin=57"/></net>

<net id="1010"><net_src comp="112" pin="0"/><net_sink comp="884" pin=58"/></net>

<net id="1011"><net_src comp="26" pin="0"/><net_sink comp="884" pin=59"/></net>

<net id="1012"><net_src comp="26" pin="0"/><net_sink comp="884" pin=60"/></net>

<net id="1013"><net_src comp="26" pin="0"/><net_sink comp="884" pin=61"/></net>

<net id="1014"><net_src comp="92" pin="0"/><net_sink comp="884" pin=62"/></net>

<net id="1015"><net_src comp="114" pin="0"/><net_sink comp="884" pin=63"/></net>

<net id="1016"><net_src comp="104" pin="0"/><net_sink comp="884" pin=64"/></net>

<net id="1021"><net_src comp="789" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="884" pin="66"/><net_sink comp="1017" pin=1"/></net>

<net id="1091"><net_src comp="80" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1092"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1093"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1094"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=3"/></net>

<net id="1095"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=4"/></net>

<net id="1096"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=5"/></net>

<net id="1097"><net_src comp="94" pin="0"/><net_sink comp="1023" pin=6"/></net>

<net id="1098"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=7"/></net>

<net id="1099"><net_src comp="82" pin="0"/><net_sink comp="1023" pin=8"/></net>

<net id="1100"><net_src comp="86" pin="0"/><net_sink comp="1023" pin=9"/></net>

<net id="1101"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=10"/></net>

<net id="1102"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=11"/></net>

<net id="1103"><net_src comp="110" pin="0"/><net_sink comp="1023" pin=12"/></net>

<net id="1104"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=13"/></net>

<net id="1105"><net_src comp="96" pin="0"/><net_sink comp="1023" pin=14"/></net>

<net id="1106"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=15"/></net>

<net id="1107"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=16"/></net>

<net id="1108"><net_src comp="116" pin="0"/><net_sink comp="1023" pin=17"/></net>

<net id="1109"><net_src comp="118" pin="0"/><net_sink comp="1023" pin=18"/></net>

<net id="1110"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=19"/></net>

<net id="1111"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=20"/></net>

<net id="1112"><net_src comp="120" pin="0"/><net_sink comp="1023" pin=21"/></net>

<net id="1113"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=22"/></net>

<net id="1114"><net_src comp="98" pin="0"/><net_sink comp="1023" pin=23"/></net>

<net id="1115"><net_src comp="110" pin="0"/><net_sink comp="1023" pin=24"/></net>

<net id="1116"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=25"/></net>

<net id="1117"><net_src comp="94" pin="0"/><net_sink comp="1023" pin=26"/></net>

<net id="1118"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=27"/></net>

<net id="1119"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=28"/></net>

<net id="1120"><net_src comp="106" pin="0"/><net_sink comp="1023" pin=29"/></net>

<net id="1121"><net_src comp="96" pin="0"/><net_sink comp="1023" pin=30"/></net>

<net id="1122"><net_src comp="92" pin="0"/><net_sink comp="1023" pin=31"/></net>

<net id="1123"><net_src comp="84" pin="0"/><net_sink comp="1023" pin=32"/></net>

<net id="1124"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=33"/></net>

<net id="1125"><net_src comp="122" pin="0"/><net_sink comp="1023" pin=34"/></net>

<net id="1126"><net_src comp="88" pin="0"/><net_sink comp="1023" pin=35"/></net>

<net id="1127"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=36"/></net>

<net id="1128"><net_src comp="96" pin="0"/><net_sink comp="1023" pin=37"/></net>

<net id="1129"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=38"/></net>

<net id="1130"><net_src comp="124" pin="0"/><net_sink comp="1023" pin=39"/></net>

<net id="1131"><net_src comp="126" pin="0"/><net_sink comp="1023" pin=40"/></net>

<net id="1132"><net_src comp="92" pin="0"/><net_sink comp="1023" pin=41"/></net>

<net id="1133"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=42"/></net>

<net id="1134"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=43"/></net>

<net id="1135"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=44"/></net>

<net id="1136"><net_src comp="122" pin="0"/><net_sink comp="1023" pin=45"/></net>

<net id="1137"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=46"/></net>

<net id="1138"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=47"/></net>

<net id="1139"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=48"/></net>

<net id="1140"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=49"/></net>

<net id="1141"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=50"/></net>

<net id="1142"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=51"/></net>

<net id="1143"><net_src comp="110" pin="0"/><net_sink comp="1023" pin=52"/></net>

<net id="1144"><net_src comp="94" pin="0"/><net_sink comp="1023" pin=53"/></net>

<net id="1145"><net_src comp="108" pin="0"/><net_sink comp="1023" pin=54"/></net>

<net id="1146"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=55"/></net>

<net id="1147"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=56"/></net>

<net id="1148"><net_src comp="92" pin="0"/><net_sink comp="1023" pin=57"/></net>

<net id="1149"><net_src comp="84" pin="0"/><net_sink comp="1023" pin=58"/></net>

<net id="1150"><net_src comp="94" pin="0"/><net_sink comp="1023" pin=59"/></net>

<net id="1151"><net_src comp="128" pin="0"/><net_sink comp="1023" pin=60"/></net>

<net id="1152"><net_src comp="100" pin="0"/><net_sink comp="1023" pin=61"/></net>

<net id="1153"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=62"/></net>

<net id="1154"><net_src comp="84" pin="0"/><net_sink comp="1023" pin=63"/></net>

<net id="1155"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=64"/></net>

<net id="1160"><net_src comp="812" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="1023" pin="66"/><net_sink comp="1156" pin=1"/></net>

<net id="1230"><net_src comp="80" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1231"><net_src comp="92" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1232"><net_src comp="96" pin="0"/><net_sink comp="1162" pin=2"/></net>

<net id="1233"><net_src comp="86" pin="0"/><net_sink comp="1162" pin=3"/></net>

<net id="1234"><net_src comp="130" pin="0"/><net_sink comp="1162" pin=4"/></net>

<net id="1235"><net_src comp="116" pin="0"/><net_sink comp="1162" pin=5"/></net>

<net id="1236"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=6"/></net>

<net id="1237"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=7"/></net>

<net id="1238"><net_src comp="98" pin="0"/><net_sink comp="1162" pin=8"/></net>

<net id="1239"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=9"/></net>

<net id="1240"><net_src comp="132" pin="0"/><net_sink comp="1162" pin=10"/></net>

<net id="1241"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=11"/></net>

<net id="1242"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=12"/></net>

<net id="1243"><net_src comp="110" pin="0"/><net_sink comp="1162" pin=13"/></net>

<net id="1244"><net_src comp="108" pin="0"/><net_sink comp="1162" pin=14"/></net>

<net id="1245"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=15"/></net>

<net id="1246"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=16"/></net>

<net id="1247"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=17"/></net>

<net id="1248"><net_src comp="126" pin="0"/><net_sink comp="1162" pin=18"/></net>

<net id="1249"><net_src comp="108" pin="0"/><net_sink comp="1162" pin=19"/></net>

<net id="1250"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=20"/></net>

<net id="1251"><net_src comp="90" pin="0"/><net_sink comp="1162" pin=21"/></net>

<net id="1252"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=22"/></net>

<net id="1253"><net_src comp="132" pin="0"/><net_sink comp="1162" pin=23"/></net>

<net id="1254"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=24"/></net>

<net id="1255"><net_src comp="96" pin="0"/><net_sink comp="1162" pin=25"/></net>

<net id="1256"><net_src comp="88" pin="0"/><net_sink comp="1162" pin=26"/></net>

<net id="1257"><net_src comp="82" pin="0"/><net_sink comp="1162" pin=27"/></net>

<net id="1258"><net_src comp="112" pin="0"/><net_sink comp="1162" pin=28"/></net>

<net id="1259"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=29"/></net>

<net id="1260"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=30"/></net>

<net id="1261"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=31"/></net>

<net id="1262"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=32"/></net>

<net id="1263"><net_src comp="92" pin="0"/><net_sink comp="1162" pin=33"/></net>

<net id="1264"><net_src comp="134" pin="0"/><net_sink comp="1162" pin=34"/></net>

<net id="1265"><net_src comp="86" pin="0"/><net_sink comp="1162" pin=35"/></net>

<net id="1266"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=36"/></net>

<net id="1267"><net_src comp="98" pin="0"/><net_sink comp="1162" pin=37"/></net>

<net id="1268"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=38"/></net>

<net id="1269"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=39"/></net>

<net id="1270"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=40"/></net>

<net id="1271"><net_src comp="104" pin="0"/><net_sink comp="1162" pin=41"/></net>

<net id="1272"><net_src comp="86" pin="0"/><net_sink comp="1162" pin=42"/></net>

<net id="1273"><net_src comp="114" pin="0"/><net_sink comp="1162" pin=43"/></net>

<net id="1274"><net_src comp="106" pin="0"/><net_sink comp="1162" pin=44"/></net>

<net id="1275"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=45"/></net>

<net id="1276"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=46"/></net>

<net id="1277"><net_src comp="82" pin="0"/><net_sink comp="1162" pin=47"/></net>

<net id="1278"><net_src comp="98" pin="0"/><net_sink comp="1162" pin=48"/></net>

<net id="1279"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=49"/></net>

<net id="1280"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=50"/></net>

<net id="1281"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=51"/></net>

<net id="1282"><net_src comp="102" pin="0"/><net_sink comp="1162" pin=52"/></net>

<net id="1283"><net_src comp="136" pin="0"/><net_sink comp="1162" pin=53"/></net>

<net id="1284"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=54"/></net>

<net id="1285"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=55"/></net>

<net id="1286"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=56"/></net>

<net id="1287"><net_src comp="138" pin="0"/><net_sink comp="1162" pin=57"/></net>

<net id="1288"><net_src comp="126" pin="0"/><net_sink comp="1162" pin=58"/></net>

<net id="1289"><net_src comp="98" pin="0"/><net_sink comp="1162" pin=59"/></net>

<net id="1290"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=60"/></net>

<net id="1291"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=61"/></net>

<net id="1292"><net_src comp="92" pin="0"/><net_sink comp="1162" pin=62"/></net>

<net id="1293"><net_src comp="106" pin="0"/><net_sink comp="1162" pin=63"/></net>

<net id="1294"><net_src comp="26" pin="0"/><net_sink comp="1162" pin=64"/></net>

<net id="1299"><net_src comp="835" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="1162" pin="66"/><net_sink comp="1295" pin=1"/></net>

<net id="1369"><net_src comp="80" pin="0"/><net_sink comp="1301" pin=0"/></net>

<net id="1370"><net_src comp="84" pin="0"/><net_sink comp="1301" pin=1"/></net>

<net id="1371"><net_src comp="118" pin="0"/><net_sink comp="1301" pin=2"/></net>

<net id="1372"><net_src comp="96" pin="0"/><net_sink comp="1301" pin=3"/></net>

<net id="1373"><net_src comp="132" pin="0"/><net_sink comp="1301" pin=4"/></net>

<net id="1374"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=5"/></net>

<net id="1375"><net_src comp="94" pin="0"/><net_sink comp="1301" pin=6"/></net>

<net id="1376"><net_src comp="110" pin="0"/><net_sink comp="1301" pin=7"/></net>

<net id="1377"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=8"/></net>

<net id="1378"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=9"/></net>

<net id="1379"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=10"/></net>

<net id="1380"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=11"/></net>

<net id="1381"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=12"/></net>

<net id="1382"><net_src comp="86" pin="0"/><net_sink comp="1301" pin=13"/></net>

<net id="1383"><net_src comp="126" pin="0"/><net_sink comp="1301" pin=14"/></net>

<net id="1384"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=15"/></net>

<net id="1385"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=16"/></net>

<net id="1386"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=17"/></net>

<net id="1387"><net_src comp="126" pin="0"/><net_sink comp="1301" pin=18"/></net>

<net id="1388"><net_src comp="128" pin="0"/><net_sink comp="1301" pin=19"/></net>

<net id="1389"><net_src comp="126" pin="0"/><net_sink comp="1301" pin=20"/></net>

<net id="1390"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=21"/></net>

<net id="1391"><net_src comp="86" pin="0"/><net_sink comp="1301" pin=22"/></net>

<net id="1392"><net_src comp="90" pin="0"/><net_sink comp="1301" pin=23"/></net>

<net id="1393"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=24"/></net>

<net id="1394"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=25"/></net>

<net id="1395"><net_src comp="96" pin="0"/><net_sink comp="1301" pin=26"/></net>

<net id="1396"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=27"/></net>

<net id="1397"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=28"/></net>

<net id="1398"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=29"/></net>

<net id="1399"><net_src comp="118" pin="0"/><net_sink comp="1301" pin=30"/></net>

<net id="1400"><net_src comp="106" pin="0"/><net_sink comp="1301" pin=31"/></net>

<net id="1401"><net_src comp="88" pin="0"/><net_sink comp="1301" pin=32"/></net>

<net id="1402"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=33"/></net>

<net id="1403"><net_src comp="128" pin="0"/><net_sink comp="1301" pin=34"/></net>

<net id="1404"><net_src comp="90" pin="0"/><net_sink comp="1301" pin=35"/></net>

<net id="1405"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=36"/></net>

<net id="1406"><net_src comp="82" pin="0"/><net_sink comp="1301" pin=37"/></net>

<net id="1407"><net_src comp="108" pin="0"/><net_sink comp="1301" pin=38"/></net>

<net id="1408"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=39"/></net>

<net id="1409"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=40"/></net>

<net id="1410"><net_src comp="118" pin="0"/><net_sink comp="1301" pin=41"/></net>

<net id="1411"><net_src comp="94" pin="0"/><net_sink comp="1301" pin=42"/></net>

<net id="1412"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=43"/></net>

<net id="1413"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=44"/></net>

<net id="1414"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=45"/></net>

<net id="1415"><net_src comp="90" pin="0"/><net_sink comp="1301" pin=46"/></net>

<net id="1416"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=47"/></net>

<net id="1417"><net_src comp="92" pin="0"/><net_sink comp="1301" pin=48"/></net>

<net id="1418"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=49"/></net>

<net id="1419"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=50"/></net>

<net id="1420"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=51"/></net>

<net id="1421"><net_src comp="118" pin="0"/><net_sink comp="1301" pin=52"/></net>

<net id="1422"><net_src comp="128" pin="0"/><net_sink comp="1301" pin=53"/></net>

<net id="1423"><net_src comp="94" pin="0"/><net_sink comp="1301" pin=54"/></net>

<net id="1424"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=55"/></net>

<net id="1425"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=56"/></net>

<net id="1426"><net_src comp="98" pin="0"/><net_sink comp="1301" pin=57"/></net>

<net id="1427"><net_src comp="110" pin="0"/><net_sink comp="1301" pin=58"/></net>

<net id="1428"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=59"/></net>

<net id="1429"><net_src comp="98" pin="0"/><net_sink comp="1301" pin=60"/></net>

<net id="1430"><net_src comp="108" pin="0"/><net_sink comp="1301" pin=61"/></net>

<net id="1431"><net_src comp="90" pin="0"/><net_sink comp="1301" pin=62"/></net>

<net id="1432"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=63"/></net>

<net id="1433"><net_src comp="26" pin="0"/><net_sink comp="1301" pin=64"/></net>

<net id="1438"><net_src comp="858" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1439"><net_src comp="1301" pin="66"/><net_sink comp="1434" pin=1"/></net>

<net id="1447"><net_src comp="154" pin="0"/><net_sink comp="1440" pin=0"/></net>

<net id="1448"><net_src comp="1440" pin="5"/><net_sink comp="182" pin=2"/></net>

<net id="1452"><net_src comp="160" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1455"><net_src comp="1449" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1459"><net_src comp="164" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1461"><net_src comp="1456" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1462"><net_src comp="1456" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1466"><net_src comp="168" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1468"><net_src comp="1463" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1469"><net_src comp="1463" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1473"><net_src comp="172" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1476"><net_src comp="1470" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1480"><net_src comp="317" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1484"><net_src comp="323" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1489"><net_src comp="417" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="884" pin=65"/></net>

<net id="1491"><net_src comp="1486" pin="1"/><net_sink comp="1023" pin=65"/></net>

<net id="1492"><net_src comp="1486" pin="1"/><net_sink comp="1162" pin=65"/></net>

<net id="1493"><net_src comp="1486" pin="1"/><net_sink comp="1301" pin=65"/></net>

<net id="1497"><net_src comp="425" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1502"><net_src comp="437" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1507"><net_src comp="443" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1511"><net_src comp="449" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1516"><net_src comp="461" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1521"><net_src comp="189" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1526"><net_src comp="202" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1531"><net_src comp="215" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1536"><net_src comp="228" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1541"><net_src comp="498" pin="4"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1546"><net_src comp="508" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1551"><net_src comp="544" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1556"><net_src comp="568" pin="4"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1561"><net_src comp="578" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1566"><net_src comp="614" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1571"><net_src comp="638" pin="4"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1576"><net_src comp="648" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1581"><net_src comp="684" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1586"><net_src comp="708" pin="4"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1591"><net_src comp="718" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1596"><net_src comp="754" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1601"><net_src comp="1017" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="1440" pin=4"/></net>

<net id="1606"><net_src comp="1156" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="1440" pin=3"/></net>

<net id="1611"><net_src comp="1295" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1440" pin=2"/></net>

<net id="1616"><net_src comp="1434" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1440" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new : in_V_V | {4 }
	Port: Conv1DMac_new : weights19_m_weights_3 | {3 4 }
	Port: Conv1DMac_new : weights19_m_weights_2 | {3 4 }
	Port: Conv1DMac_new : weights19_m_weights_1 | {3 4 }
	Port: Conv1DMac_new : weights19_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_140 : 2
		exitcond_flatten : 1
		indvar_flatten_next1 : 1
		StgValue_27 : 2
		exitcond_flatten4 : 1
		nm_mid : 2
		tmp_140_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_s : 1
		tmp_141_mid : 2
		nm_1 : 3
		tmp_867 : 2
		sf_mid2 : 2
		tmp_1021 : 4
		tmp_140_mid1 : 5
		tmp_140_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_142 : 4
		tmp_162 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights19_m_weights_4 : 1
		weights19_m_weights_5 : 2
		weights19_m_weights_6 : 1
		weights19_m_weights_7 : 2
		weights19_m_weights_8 : 1
		weights19_m_weights_9 : 2
		weights19_m_weights_10 : 1
		weights19_m_weights_11 : 2
	State 4
		p_0132_cast_cast : 1
		p_Val2_s_191 : 2
		tmp_1022 : 3
		tmp_97 : 3
		tmp_1023 : 3
		tmp_1024 : 3
		tmp_147 : 4
		tmp_148 : 3
		tmp_149 : 4
		tmp_163 : 5
		p_0132_1_cast_cast : 1
		p_Val2_1 : 2
		tmp_1025 : 3
		tmp_100 : 3
		tmp_1026 : 3
		tmp_1027 : 3
		tmp_151 : 4
		tmp_152 : 3
		tmp_153 : 4
		tmp_255_1 : 5
		p_0132_2_cast_cast : 1
		p_Val2_2 : 2
		tmp_1028 : 3
		tmp_103 : 3
		tmp_1029 : 3
		tmp_1030 : 3
		tmp_155 : 4
		tmp_156 : 3
		tmp_157 : 4
		tmp_255_2 : 5
		p_0132_3_cast_cast : 1
		p_Val2_3 : 2
		tmp_1031 : 3
		tmp_106 : 3
		tmp_1032 : 3
		tmp_1033 : 3
		tmp_159 : 4
		tmp_160 : 3
		tmp_161 : 4
		tmp_255_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_129 : 3
		StgValue_130 : 3
		StgValue_131 : 3
		StgValue_132 : 3
		p_Val2_s : 3
		p_Val2_21_1 : 3
		p_Val2_21_2 : 3
		p_Val2_21_3 : 3
	State 6
		StgValue_152 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_108_fu_884       |    0    |    0    |   273   |
|    mux   |       tmp_109_fu_1023       |    0    |    0    |   273   |
|          |       tmp_110_fu_1162       |    0    |    0    |   273   |
|          |       tmp_111_fu_1301       |    0    |    0    |   273   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next1_fu_323 |    0    |    0    |    28   |
|          |         nm_1_fu_377         |    0    |    0    |    15   |
|          |        tmp_142_fu_437       |    0    |    0    |    21   |
|          |         sf_1_fu_449         |    0    |    0    |    16   |
|          |   indvar_flatten_op_fu_455  |    0    |    0    |    23   |
|          |         tmp1_fu_783         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_789   |    0    |    0    |    8    |
|          |         tmp2_fu_806         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_812   |    0    |    0    |    8    |
|          |         tmp3_fu_829         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_835   |    0    |    0    |    8    |
|          |         tmp4_fu_852         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_858   |    0    |    0    |    8    |
|          |       p_Val2_s_fu_1017      |    0    |    0    |    15   |
|          |     p_Val2_21_1_fu_1156     |    0    |    0    |    15   |
|          |     p_Val2_21_2_fu_1295     |    0    |    0    |    15   |
|          |     p_Val2_21_3_fu_1434     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_191_fu_484     |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_554       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_624       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_694       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_317   |    0    |    0    |    18   |
|          |   exitcond_flatten4_fu_329  |    0    |    0    |    13   |
|          |         tmp_s_fu_365        |    0    |    0    |    13   |
|   icmp   |        tmp_162_fu_443       |    0    |    0    |    13   |
|          |        tmp_163_fu_544       |    0    |    0    |    11   |
|          |       tmp_255_1_fu_614      |    0    |    0    |    11   |
|          |       tmp_255_2_fu_684      |    0    |    0    |    11   |
|          |       tmp_255_3_fu_754      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_335        |    0    |    0    |    7    |
|          |      tmp_140_mid_fu_343     |    0    |    0    |    14   |
|          |       nm_t_mid_fu_351       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_389       |    0    |    0    |    9    |
|          |     tmp_140_mid2_fu_409     |    0    |    0    |    14   |
|          |       nm_t_mid2_fu_417      |    0    |    0    |    6    |
|          |        nm_mid2_fu_425       |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_461 |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_141_mid_fu_371     |    0    |    0    |    2    |
|          |      qb_assign_1_fu_775     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_798    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_821    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_844    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_867_fu_383       |    0    |    0    |    2    |
|          |        tmp_147_fu_520       |    0    |    0    |    2    |
|    or    |        tmp_151_fu_590       |    0    |    0    |    2    |
|          |        tmp_155_fu_660       |    0    |    0    |    2    |
|          |        tmp_159_fu_730       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_359 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_176      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_152_write_fu_182  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_305         |    0    |    0    |    0    |
|          |       tmp_1021_fu_397       |    0    |    0    |    0    |
|   trunc  |       tmp_1024_fu_516       |    0    |    0    |    0    |
|          |       tmp_1027_fu_586       |    0    |    0    |    0    |
|          |       tmp_1030_fu_656       |    0    |    0    |    0    |
|          |       tmp_1033_fu_726       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_140_fu_309       |    0    |    0    |    0    |
|          |     tmp_140_mid1_fu_401     |    0    |    0    |    0    |
|          |        tmp_149_fu_536       |    0    |    0    |    0    |
|bitconcatenate|        tmp_153_fu_606       |    0    |    0    |    0    |
|          |        tmp_157_fu_676       |    0    |    0    |    0    |
|          |        tmp_161_fu_746       |    0    |    0    |    0    |
|          |      tmp_V_416_fu_1440      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_433       |    0    |    0    |    0    |
|          |        tmp_145_fu_469       |    0    |    0    |    0    |
|   zext   |        tmp_164_fu_779       |    0    |    0    |    0    |
|          |       tmp_256_1_fu_802      |    0    |    0    |    0    |
|          |       tmp_256_2_fu_825      |    0    |    0    |    0    |
|          |       tmp_256_3_fu_848      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    p_08_cast_cast_fu_476    |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_480   |    0    |    0    |    0    |
|          |  p_0132_1_cast_cast_fu_550  |    0    |    0    |    0    |
|          |  p_0132_2_cast_cast_fu_620  |    0    |    0    |    0    |
|   sext   |  p_0132_3_cast_cast_fu_690  |    0    |    0    |    0    |
|          |        tmp_98_fu_772        |    0    |    0    |    0    |
|          |        tmp_101_fu_795       |    0    |    0    |    0    |
|          |        tmp_104_fu_818       |    0    |    0    |    0    |
|          |        tmp_107_fu_841       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_1022_fu_490       |    0    |    0    |    0    |
|          |       tmp_1023_fu_508       |    0    |    0    |    0    |
|          |       tmp_1025_fu_560       |    0    |    0    |    0    |
| bitselect|       tmp_1026_fu_578       |    0    |    0    |    0    |
|          |       tmp_1028_fu_630       |    0    |    0    |    0    |
|          |       tmp_1029_fu_648       |    0    |    0    |    0    |
|          |       tmp_1031_fu_700       |    0    |    0    |    0    |
|          |       tmp_1032_fu_718       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_97_fu_498        |    0    |    0    |    0    |
|          |        tmp_148_fu_526       |    0    |    0    |    0    |
|          |        tmp_100_fu_568       |    0    |    0    |    0    |
|partselect|        tmp_152_fu_596       |    0    |    0    |    0    |
|          |        tmp_103_fu_638       |    0    |    0    |    0    |
|          |        tmp_156_fu_666       |    0    |    0    |    0    |
|          |        tmp_106_fu_708       |    0    |    0    |    0    |
|          |        tmp_160_fu_736       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1685  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten_reg_1477   |    1   |
|    indvar_flatten4_reg_241    |   21   |
| indvar_flatten_next1_reg_1481 |   21   |
|  indvar_flatten_next_reg_1513 |   16   |
|     indvar_flatten_reg_252    |   16   |
|  macRegisters_0_V_9_reg_1449  |    8   |
|  macRegisters_1_V_9_reg_1456  |    8   |
|  macRegisters_2_V_9_reg_1463  |    8   |
|  macRegisters_3_V_9_reg_1470  |    8   |
|        nm_mid2_reg_1494       |    7   |
|           nm_reg_263          |    7   |
|       nm_t_mid2_reg_1486      |    6   |
|      p_Val2_21_1_reg_1603     |    8   |
|      p_Val2_21_2_reg_1608     |    8   |
|      p_Val2_21_3_reg_1613     |    8   |
|       p_Val2_s_reg_1598       |    8   |
|         sf_1_reg_1508         |    9   |
|           sf_reg_274          |    9   |
|        tmp_100_reg_1553       |    7   |
|       tmp_1023_reg_1543       |    1   |
|       tmp_1026_reg_1558       |    1   |
|       tmp_1029_reg_1573       |    1   |
|       tmp_1032_reg_1588       |    1   |
|        tmp_103_reg_1568       |    7   |
|        tmp_106_reg_1583       |    7   |
|        tmp_142_reg_1499       |   14   |
|        tmp_162_reg_1504       |    1   |
|        tmp_163_reg_1548       |    1   |
|       tmp_255_1_reg_1563      |    1   |
|       tmp_255_2_reg_1578      |    1   |
|       tmp_255_3_reg_1593      |    1   |
|        tmp_97_reg_1538        |    7   |
|weights19_m_weights_10_reg_1533|   14   |
| weights19_m_weights_4_reg_1518|   14   |
| weights19_m_weights_6_reg_1523|   14   |
| weights19_m_weights_8_reg_1528|   14   |
+-------------------------------+--------+
|             Total             |   284  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_196 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_209 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_222 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_235 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1685  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   284  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   284  |  1721  |
+-----------+--------+--------+--------+--------+
