# VerilogPatternGenerationEnv
Don't wanna use ADFP if I'm not doing synthesis.
