-- VHDL Entity riscvio_lib.me_reg.interface
--
-- Created:
--          by - rbnlux.ckoehler (pc038)
--          at - 17:53:10 06/05/24
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2022.3 Built on 14 Jul 2022 at 13:56:12
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY riscvio_lib;
USE riscvio_lib.isa.all;
LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;

ENTITY me_reg IS
   PORT( 
      alu_out_ex   : IN     word_T;
      clk          : IN     std_logic;
      clr_stall    : IN     boolean;
      ctrl_ex      : IN     ctrl_sig_T;
      imm_ex       : IN     word_T;
      mem_out_ex_u : IN     word_T;
      raux_ex      : IN     raux_T;
      rdat_ex      : IN     rdat_T;
      rdst_ix_ex   : IN     reg_ix_T;
      res_n        : IN     std_logic;
      rptr_ex      : IN     rptr_T;
      alu_out_me   : OUT    word_T;
      ctrl_me      : OUT    ctrl_sig_T;
      imm_me       : OUT    word_T;
      raux_me      : OUT    raux_T;
      rdat_me      : OUT    rdat_T;
      rdst_ix_me   : OUT    reg_ix_T;
      rptr_me      : OUT    rptr_T
   );

-- Declarations

END me_reg ;

