
---------- Begin Simulation Statistics ----------
final_tick                               100910840940                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72772                       # Simulator instruction rate (inst/s)
host_mem_usage                                4613544                       # Number of bytes of host memory used
host_op_rate                                    88758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5293.07                       # Real time elapsed on the host
host_tick_rate                               19064715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   385189531                       # Number of instructions simulated
sim_ops                                     469803429                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.100911                       # Number of seconds simulated
sim_ticks                                100910840940                       # Number of ticks simulated
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    95.578136                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits     16963416                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups     17748218                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect           13                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect      2208542                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted     51993099                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits        40397                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups        42437                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses         2040                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups     58020047                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS      2611496                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted         1769                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.cc_regfile_reads    150435888                       # number of cc regfile reads
system.cpu_cluster.cpus.cc_regfile_writes    151169832                       # number of cc regfile writes
system.cpu_cluster.cpus.commit.amos               242                       # Number of atomic instructions committed
system.cpu_cluster.cpus.commit.branchMispredicts      2197480                       # The number of times a branch was mispredicted
system.cpu_cluster.cpus.commit.branches      47323622                       # Number of branches committed
system.cpu_cluster.cpus.commit.bw_lim_events     13280150                       # number cycles where commit BW limit reached
system.cpu_cluster.cpus.commit.commitNonSpecStalls        24070                       # The number of times commit has been forced to stall to communicate backwards
system.cpu_cluster.cpus.commit.commitSquashedInsts     43286016                       # The number of squashed insts skipped by commit
system.cpu_cluster.cpus.commit.committedInsts    385196789                       # Number of instructions committed
system.cpu_cluster.cpus.commit.committedOps    469810687                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.commit.committed_per_cycle::samples    275748673                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::mean     1.703764                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::stdev     2.143277                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::0     99414617     36.05%     36.05% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::1     76619822     27.79%     63.84% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::2     38282776     13.88%     77.72% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::3     13513990      4.90%     82.62% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::4     14889540      5.40%     88.02% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::5     11655577      4.23%     92.25% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::6      4639309      1.68%     93.93% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::7      3452892      1.25%     95.18% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::8     13280150      4.82%    100.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::total    275748673                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.fp_insts             0                       # Number of committed floating point instructions.
system.cpu_cluster.cpus.commit.function_calls      2083825                       # Number of function calls committed.
system.cpu_cluster.cpus.commit.int_insts    426889748                       # Number of committed integer instructions.
system.cpu_cluster.cpus.commit.loads        115262042                       # Number of loads committed
system.cpu_cluster.cpus.commit.membars            267                       # Number of memory barriers committed
system.cpu_cluster.cpus.commit.op_class_0::No_OpClass        28277      0.01%      0.01% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntAlu    287751526     61.25%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntMult        10485      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntDiv           23      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatAdd         2088      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatCmp           12      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatCvt         1393      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMult            0      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatDiv         1395      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMisc         9197      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAdd         8292      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAlu         8311      0.00%     61.26% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdCmp         9230      0.00%     61.27% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdCvt            2      0.00%     61.27% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMisc        61727      0.01%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMult            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShift            2      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdDiv            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAes            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::MemRead    115262042     24.53%     85.81% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::MemWrite     66656685     14.19%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::total    469810687                       # Class of committed instruction
system.cpu_cluster.cpus.commit.refs         181918727                       # Number of memory references committed
system.cpu_cluster.cpus.commit.swp_count            0                       # Number of s/w prefetches committed
system.cpu_cluster.cpus.commit.vec_insts       214062                       # Number of committed Vector instructions.
system.cpu_cluster.cpus.committedInsts      385189531                       # Number of Instructions Simulated
system.cpu_cluster.cpus.committedOps        469803429                       # Number of Ops (including micro ops) Simulated
system.cpu_cluster.cpus.cpi                  0.733829                       # CPI: Cycles Per Instruction
system.cpu_cluster.cpus.cpi_total            0.733829                       # CPI: Total CPI of All Threads
system.cpu_cluster.cpus.decode.BlockedCycles     51534177                       # Number of cycles decode is blocked
system.cpu_cluster.cpus.decode.BranchMispred        11139                       # Number of times decode detected a branch misprediction
system.cpu_cluster.cpus.decode.BranchResolved     15679184                       # Number of times decode resolved a branch
system.cpu_cluster.cpus.decode.DecodedInsts    531276083                       # Number of instructions handled by decode
system.cpu_cluster.cpus.decode.IdleCycles     26540842                       # Number of cycles decode is idle
system.cpu_cluster.cpus.decode.RunCycles    172765180                       # Number of cycles decode is running
system.cpu_cluster.cpus.decode.SquashCycles      2201810                       # Number of cycles decode is squashing
system.cpu_cluster.cpus.decode.SquashedInsts     10398855                       # Number of squashed instructions handled by decode
system.cpu_cluster.cpus.decode.UnblockCycles     29409268                       # Number of cycles decode is unblocking
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.fetch.Branches       58020047                       # Number of branches that fetch encountered
system.cpu_cluster.cpus.fetch.CacheLines    135109667                       # Number of cache lines fetched
system.cpu_cluster.cpus.fetch.Cycles        277624473                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu_cluster.cpus.fetch.IcacheSquashes         5256                       # Number of outstanding Icache misses that were squashed
system.cpu_cluster.cpus.fetch.IcacheWaitRetryStallCycles         2502                       # Number of stall cycles due to full MSHR
system.cpu_cluster.cpus.fetch.Insts         474987924                       # Number of instructions fetch has processed
system.cpu_cluster.cpus.fetch.MiscStallCycles         1312                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu_cluster.cpus.fetch.SquashCycles      4425744                       # Number of cycles fetch has spent squashing
system.cpu_cluster.cpus.fetch.branchRate     0.205262                       # Number of branch fetches per cycle
system.cpu_cluster.cpus.fetch.icacheStallCycles      2610118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu_cluster.cpus.fetch.predictedBranches     19615309                       # Number of branches that fetch has predicted taken
system.cpu_cluster.cpus.fetch.rate           1.680401                       # Number of inst fetches per cycle
system.cpu_cluster.cpus.fetch.rateDist::samples    282451277                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::mean     2.044681                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::stdev     1.051636                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::0     21852922      7.74%      7.74% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::1     84599745     29.95%     37.69% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::2     35072761     12.42%     50.11% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::3    140925849     49.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::total    282451277                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.idleCycles             212144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu_cluster.cpus.iew.branchMispredicts      2219295                       # Number of branch mispredicts detected at execute
system.cpu_cluster.cpus.iew.exec_branches     48454652                       # Number of branches executed
system.cpu_cluster.cpus.iew.exec_nop             8264                       # number of nop insts executed
system.cpu_cluster.cpus.iew.exec_rate        1.735773                       # Inst execution rate
system.cpu_cluster.cpus.iew.exec_refs       187612039                       # number of memory reference insts executed
system.cpu_cluster.cpus.iew.exec_stores      67445116                       # Number of stores executed
system.cpu_cluster.cpus.iew.exec_swp                0                       # number of swp insts executed
system.cpu_cluster.cpus.iew.iewBlockCycles      4569067                       # Number of cycles IEW is blocking
system.cpu_cluster.cpus.iew.iewDispLoadInsts    128826389                       # Number of dispatched load instructions
system.cpu_cluster.cpus.iew.iewDispNonSpecInsts        27030                       # Number of dispatched non-speculative instructions
system.cpu_cluster.cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.cpu_cluster.cpus.iew.iewDispStoreInsts     69038306                       # Number of dispatched store instructions
system.cpu_cluster.cpus.iew.iewDispatchedInsts    516928326                       # Number of instructions dispatched to IQ
system.cpu_cluster.cpus.iew.iewExecLoadInsts    120166923                       # Number of load instructions executed
system.cpu_cluster.cpus.iew.iewExecSquashedInsts      3173996                       # Number of squashed instructions skipped in execute
system.cpu_cluster.cpus.iew.iewExecutedInsts    490639518                       # Number of executed instructions
system.cpu_cluster.cpus.iew.iewIQFullEvents         5347                       # Number of times the IQ has become full, causing a stall
system.cpu_cluster.cpus.iew.iewIdleCycles            0                       # Number of cycles IEW is idle
system.cpu_cluster.cpus.iew.iewLSQFullEvents        30424                       # Number of times the LSQ has become full, causing a stall
system.cpu_cluster.cpus.iew.iewSquashCycles      2201810                       # Number of cycles IEW is squashing
system.cpu_cluster.cpus.iew.iewUnblockCycles        39440                       # Number of cycles IEW is unblocking
system.cpu_cluster.cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu_cluster.cpus.iew.lsq.thread0.cacheBlocked         4375                       # Number of times an access to memory failed due to the cache being blocked
system.cpu_cluster.cpus.iew.lsq.thread0.forwLoads      5389326                       # Number of loads that had data forwarded from stores
system.cpu_cluster.cpus.iew.lsq.thread0.ignoredResponses       114268                       # Number of memory responses ignored because the instruction is squashed
system.cpu_cluster.cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu_cluster.cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu_cluster.cpus.iew.lsq.thread0.memOrderViolation         1810                       # Number of memory ordering violations
system.cpu_cluster.cpus.iew.lsq.thread0.rescheduledLoads       288812                       # Number of loads that were rescheduled
system.cpu_cluster.cpus.iew.lsq.thread0.squashedLoads     13564347                       # Number of loads squashed
system.cpu_cluster.cpus.iew.lsq.thread0.squashedStores      2381621                       # Number of stores squashed
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1810                       # Number of memory order violations
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect      1205087                       # Number of branches that were predicted not taken incorrectly
system.cpu_cluster.cpus.iew.predictedTakenIncorrect      1014208                       # Number of branches that were predicted taken incorrectly
system.cpu_cluster.cpus.iew.wb_consumers    505628313                       # num instructions consuming a value
system.cpu_cluster.cpus.iew.wb_count        488786866                       # cumulative count of insts written-back
system.cpu_cluster.cpus.iew.wb_fanout        0.583878                       # average fanout of values written-back
system.cpu_cluster.cpus.iew.wb_producers    295225148                       # num instructions producing a value
system.cpu_cluster.cpus.iew.wb_rate          1.729219                       # insts written-back per cycle
system.cpu_cluster.cpus.iew.wb_sent         489550797                       # cumulative count of insts sent to commit
system.cpu_cluster.cpus.int_regfile_reads    634326519                       # number of integer regfile reads
system.cpu_cluster.cpus.int_regfile_writes    414812852                       # number of integer regfile writes
system.cpu_cluster.cpus.ipc                  1.362714                       # IPC: Instructions Per Cycle
system.cpu_cluster.cpus.ipc_total            1.362714                       # IPC: Total IPC of All Threads
system.cpu_cluster.cpus.iq.FU_type_0::No_OpClass        28283      0.01%      0.01% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntAlu    304287187     61.62%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntMult        10608      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntDiv           34      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatAdd         2088      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatCmp           12      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatCvt         1403      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMult            0      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatDiv         1395      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMisc         9230      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAdd         8319      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAlu         8342      0.00%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdCmp         9315      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdCvt            2      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMisc        63822      0.01%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMult            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShift            2      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdDiv            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAes            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAesMix            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     61.65% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::MemRead    121453557     24.60%     86.24% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::MemWrite     67929915     13.76%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::total    493813514                       # Type of FU issued
system.cpu_cluster.cpus.iq.fp_alu_accesses            0                       # Number of floating point alu accesses
system.cpu_cluster.cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu_cluster.cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu_cluster.cpus.iq.fu_busy_cnt      146367362                       # FU busy when requested
system.cpu_cluster.cpus.iq.fu_busy_rate      0.296402                       # FU busy rate (busy events/executed inst)
system.cpu_cluster.cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntAlu     55077415     37.63%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntMult           84      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntDiv            1      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatAdd            1      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatCmp            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatCvt            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMult            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMultAcc            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatDiv            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMisc            4      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatSqrt            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAdd            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAddAcc            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAlu            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdCmp            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdCvt            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMisc            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMult            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMultAcc            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShift            1      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShiftAcc            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdDiv            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSqrt            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatAdd            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatAlu            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatCmp            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatCvt            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatDiv            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMisc            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMult            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAes            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAesMix            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.63% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::MemRead     49453330     33.79%     71.42% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::MemWrite     41836526     28.58%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.int_alu_accesses    639864661                       # Number of integer alu accesses
system.cpu_cluster.cpus.iq.int_inst_queue_reads   1417565177                       # Number of integer instruction queue reads
system.cpu_cluster.cpus.iq.int_inst_queue_wakeup_accesses    488571261                       # Number of integer instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.int_inst_queue_writes    563809787                       # Number of integer instruction queue writes
system.cpu_cluster.cpus.iq.iqInstsAdded     516893031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu_cluster.cpus.iq.iqInstsIssued    493813514                       # Number of instructions issued
system.cpu_cluster.cpus.iq.iqNonSpecInstsAdded        27031                       # Number of non-speculative instructions added to the IQ
system.cpu_cluster.cpus.iq.iqSquashedInstsExamined     47116632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu_cluster.cpus.iq.iqSquashedInstsIssued      1632703                       # Number of squashed instructions issued
system.cpu_cluster.cpus.iq.iqSquashedNonSpecRemoved         2961                       # Number of squashed non-spec instructions that were removed
system.cpu_cluster.cpus.iq.iqSquashedOperandsExamined     46627362                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu_cluster.cpus.iq.issued_per_cycle::samples    282451277                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::mean     1.748314                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::stdev     1.100876                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::0     46761260     16.56%     16.56% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::1     64997914     23.01%     39.57% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::2     93623033     33.15%     72.71% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::3     66708756     23.62%     96.33% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::4     10358304      3.67%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::5         2010      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::total    282451277                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.rate              1.747002                       # Inst issue rate
system.cpu_cluster.cpus.iq.vec_alu_accesses       287932                       # Number of vector alu accesses
system.cpu_cluster.cpus.iq.vec_inst_queue_reads       513193                       # Number of vector instruction queue reads
system.cpu_cluster.cpus.iq.vec_inst_queue_wakeup_accesses       215605                       # Number of vector instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.vec_inst_queue_writes       228702                       # Number of vector instruction queue writes
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.memDep0.conflictingLoads      4445514                       # Number of conflicting loads.
system.cpu_cluster.cpus.memDep0.conflictingStores       804140                       # Number of conflicting stores.
system.cpu_cluster.cpus.memDep0.insertedLoads    128826389                       # Number of loads inserted to the mem dependence unit.
system.cpu_cluster.cpus.memDep0.insertedStores     69038306                       # Number of stores inserted to the mem dependence unit.
system.cpu_cluster.cpus.misc_regfile_reads    489074169                       # number of misc regfile reads
system.cpu_cluster.cpus.misc_regfile_writes         5477                       # number of misc regfile writes
system.cpu_cluster.cpus.numCycles           282663421                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.rename.BlockCycles     14581072                       # Number of cycles rename is blocking
system.cpu_cluster.cpus.rename.CommittedMaps    544026525                       # Number of HB maps that are committed
system.cpu_cluster.cpus.rename.FullRegisterEvents         5169                       # Number of times there has been no free registers
system.cpu_cluster.cpus.rename.IQFullEvents       944484                       # Number of times rename has blocked due to IQ full
system.cpu_cluster.cpus.rename.IdleCycles     47376528                       # Number of cycles rename is idle
system.cpu_cluster.cpus.rename.LQFullEvents       191930                       # Number of times rename has blocked due to LQ full
system.cpu_cluster.cpus.rename.ROBFullEvents     20828055                       # Number of times rename has blocked due to ROB full
system.cpu_cluster.cpus.rename.RenameLookups    837493551                       # Number of register rename lookups that rename has made
system.cpu_cluster.cpus.rename.RenamedInsts    521133602                       # Number of instructions processed by rename
system.cpu_cluster.cpus.rename.RenamedOperands    607928468                       # Number of destination operands rename has renamed
system.cpu_cluster.cpus.rename.RunCycles    179767796                       # Number of cycles rename is running
system.cpu_cluster.cpus.rename.SQFullEvents      6941594                       # Number of times rename has blocked due to SQ full
system.cpu_cluster.cpus.rename.SquashCycles      2201810                       # Number of cycles rename is squashing
system.cpu_cluster.cpus.rename.SquashedInsts      4274314                       # Number of squashed instructions processed by rename
system.cpu_cluster.cpus.rename.UnblockCycles     38246824                       # Number of cycles rename is unblocking
system.cpu_cluster.cpus.rename.UndoneMaps     63901943                       # Number of HB maps that are undone due to squashing
system.cpu_cluster.cpus.rename.int_rename_lookups    673437961                       # Number of integer rename lookups
system.cpu_cluster.cpus.rename.serializeStallCycles       277247                       # count of cycles rename stalled for serializing inst
system.cpu_cluster.cpus.rename.serializingInsts        19342                       # count of serializing insts renamed
system.cpu_cluster.cpus.rename.skidInsts     59165521                       # count of insts added to the skid buffer
system.cpu_cluster.cpus.rename.tempSerializingInsts         2906                       # count of temporary serializing insts renamed
system.cpu_cluster.cpus.rename.vec_rename_lookups       184719                       # Number of vector rename lookups
system.cpu_cluster.cpus.rob.rob_reads       775528306                       # The number of ROB reads
system.cpu_cluster.cpus.rob.rob_writes     1032896508                       # The number of ROB writes
system.cpu_cluster.cpus.timesIdled               1598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_cluster.cpus.vec_regfile_reads       178248                       # number of vector regfile reads
system.cpu_cluster.cpus.vec_regfile_writes       118112                       # number of vector regfile writes
system.cpu_cluster.cpus.workload.numSyscalls         2840                       # Number of system calls
system.cpu_cluster.l2.prefetcher.num_hwpf_issued        19258                       # number of hwpf issued
system.cpu_cluster.l2.prefetcher.pfBufferHit           34                       # number of redundant prefetches already in prefetch queue
system.cpu_cluster.l2.prefetcher.pfIdentified        19297                       # number of prefetch candidates identified
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu_cluster.l2.prefetcher.pfSpanPage         3015                       # number of prefetches that crossed the page
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests       119731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops         1467                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests       240483                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops         1467                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4073                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1171                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1171                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4073                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            86                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port        10574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::total        10574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port       335616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::total       335616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  335616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5330                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5330    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5330                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7339097                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.membus.respLayer1.occupancy           27230481                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.toL2Bus.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.trans_dist::ReadResp       108147                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackDirty        88370                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackClean        31360                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::HardPFReq         4473                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq        10995                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp        10995                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadCleanReq        29771                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq        78377                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateReq         1610                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateResp         1610                       # Transaction distribution
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side        88801                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side       272434                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total       361235                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side      3777920                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side     11509888                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total     15287808                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.snoops                4473                       # Total snoops (count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples       125226                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.011739                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.107708                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0       123756     98.83%     98.83% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1         1470      1.17%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total       125226                       # Request fanout histogram
system.cpu_cluster.toL2Bus.reqLayer0.occupancy    128596041                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy     64386734                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     21256492                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.l2.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.inst        28228                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.data        87712                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::total       115940                       # number of demand (read+write) hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.inst        28228                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.data        87712                       # number of overall hits
system.cpu_cluster.l2.overall_hits::total       115940                       # number of overall hits
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.inst         1543                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.data         1660                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total         3203                       # number of demand (read+write) misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.inst         1543                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.data         1660                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total         3203                       # number of overall misses
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.inst    124188519                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.data    134266272                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total    258454791                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.inst    124188519                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.data    134266272                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total    258454791                       # number of overall miss cycles
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.inst        29771                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.data        89372                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total       119143                       # number of demand (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.inst        29771                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.data        89372                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total       119143                       # number of overall (read+write) accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.inst     0.051829                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.data     0.018574                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total     0.026884                       # miss rate for demand accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.inst     0.051829                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.data     0.018574                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total     0.026884                       # miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.inst 80485.106286                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.data 80883.296386                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 80691.473931                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.inst 80485.106286                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.data 80883.296386                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 80691.473931                       # average overall miss latency
system.cpu_cluster.l2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.unused_prefetches          1974                       # number of HardPF blocks evicted w/o reference
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.data          196                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.data          196                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.inst         1543                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.data         1464                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total         3007                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.inst         1543                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.data         1464                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.l2.prefetcher         3705                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total         6712                       # number of overall MSHR misses
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.inst    117304612                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.data    123657903                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total    240962515                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.inst    117304612                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.data    123657903                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.l2.prefetcher    200569088                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total    441531603                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.051829                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.016381                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.025239                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.051829                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.016381                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.056336                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 76023.727803                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 84465.780738                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 80133.859328                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 76023.727803                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 84465.780738                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.l2.prefetcher 54134.706613                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total 65782.419994                       # average overall mshr miss latency
system.cpu_cluster.l2.replacements                  0                       # number of replacements
system.cpu_cluster.l2.WritebackDirty_hits::.writebacks        88370                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_hits::total        88370                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_accesses::.writebacks        88370                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_accesses::total        88370                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_hits::.writebacks        31358                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_hits::total        31358                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_accesses::.writebacks        31358                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_accesses::total        31358                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.HardPFReq_mshr_misses::.cpu_cluster.l2.prefetcher         3705                       # number of HardPFReq MSHR misses
system.cpu_cluster.l2.HardPFReq_mshr_misses::total         3705                       # number of HardPFReq MSHR misses
system.cpu_cluster.l2.HardPFReq_mshr_miss_latency::.cpu_cluster.l2.prefetcher    200569088                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.l2.HardPFReq_mshr_miss_latency::total    200569088                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.l2.HardPFReq_mshr_miss_rate::.cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.l2.HardPFReq_avg_mshr_miss_latency::.cpu_cluster.l2.prefetcher 54134.706613                       # average HardPFReq mshr miss latency
system.cpu_cluster.l2.HardPFReq_avg_mshr_miss_latency::total 54134.706613                       # average HardPFReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_hits::.cpu_cluster.cpus.data         9628                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_hits::total         9628                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.data         1367                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total         1367                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.data    105697704                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total    105697704                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.data        10995                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total        10995                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.data     0.124329                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total     0.124329                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.data 77320.924653                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 77320.924653                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_mshr_hits::.cpu_cluster.cpus.data          196                       # number of ReadExReq MSHR hits
system.cpu_cluster.l2.ReadExReq_mshr_hits::total          196                       # number of ReadExReq MSHR hits
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.data         1171                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total         1171                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.data     96399041                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total     96399041                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.106503                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total     0.106503                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 82321.982067                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 82321.982067                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_hits::.cpu_cluster.cpus.inst        28228                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_hits::total        28228                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_misses::.cpu_cluster.cpus.inst         1543                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_misses::total         1543                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_miss_latency::.cpu_cluster.cpus.inst    124188519                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_miss_latency::total    124188519                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_accesses::.cpu_cluster.cpus.inst        29771                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_accesses::total        29771                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_miss_rate::.cpu_cluster.cpus.inst     0.051829                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_miss_rate::total     0.051829                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::.cpu_cluster.cpus.inst 80485.106286                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::total 80485.106286                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::.cpu_cluster.cpus.inst         1543                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::total         1543                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::.cpu_cluster.cpus.inst    117304612                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::total    117304612                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.051829                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::total     0.051829                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 76023.727803                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::total 76023.727803                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.data        78084                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::total        78084                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.data          293                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total          293                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.data     28568568                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total     28568568                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.data        78377                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total        78377                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.data     0.003738                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total     0.003738                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.data 97503.645051                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 97503.645051                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.data          293                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total          293                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data     27258862                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total     27258862                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.003738                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.003738                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 93033.658703                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 93033.658703                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_hits::.cpu_cluster.cpus.data         1517                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_hits::total         1517                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_misses::.cpu_cluster.cpus.data           93                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_misses::total           93                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_miss_latency::.cpu_cluster.cpus.data       118881                       # number of InvalidateReq miss cycles
system.cpu_cluster.l2.InvalidateReq_miss_latency::total       118881                       # number of InvalidateReq miss cycles
system.cpu_cluster.l2.InvalidateReq_accesses::.cpu_cluster.cpus.data         1610                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_accesses::total         1610                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_miss_rate::.cpu_cluster.cpus.data     0.057764                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_miss_rate::total     0.057764                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_avg_miss_latency::.cpu_cluster.cpus.data  1278.290323                       # average InvalidateReq miss latency
system.cpu_cluster.l2.InvalidateReq_avg_miss_latency::total  1278.290323                       # average InvalidateReq miss latency
system.cpu_cluster.l2.InvalidateReq_mshr_hits::.cpu_cluster.cpus.data            7                       # number of InvalidateReq MSHR hits
system.cpu_cluster.l2.InvalidateReq_mshr_hits::total            7                       # number of InvalidateReq MSHR hits
system.cpu_cluster.l2.InvalidateReq_mshr_misses::.cpu_cluster.cpus.data           86                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_misses::total           86                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::.cpu_cluster.cpus.data      1186874                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::total      1186874                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.053416                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::total     0.053416                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 13800.860465                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::total 13800.860465                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.tagsinuse      3126.970156                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs          239423                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.sampled_refs        121853                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.avg_refs          1.964851                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle       1551000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.l2.tags.occ_blocks::.writebacks  3048.936632                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.l2.prefetcher    78.033524                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.writebacks     0.186092                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.l2.prefetcher     0.004763                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.190855                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1022          204                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024         4185                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::1          134                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::4           56                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0          257                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1         1129                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::2         1694                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::4         1105                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1022     0.012451                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.255432                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.tag_accesses       3969549                       # Number of tag accesses
system.cpu_cluster.l2.tags.data_accesses      3969549                       # Number of data accesses
system.cpu_cluster.clk_domain.clock               357                       # Clock period in ticks
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst    135076875                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total    135076875                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst    135076875                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total    135076875                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst        32782                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total        32782                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst        32782                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total        32782                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst    317688902                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total    317688902                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst    317688902                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total    317688902                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst    135109657                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total    135109657                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst    135109657                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total    135109657                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.000243                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.000243                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.000243                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.000243                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst  9690.955463                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total  9690.955463                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst  9690.955463                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total  9690.955463                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs        66965                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets         1235                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs          727                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets           14                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs    92.111417                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets    88.214286                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.writebacks::.writebacks        29260                       # number of writebacks
system.cpu_cluster.cpus.icache.writebacks::total        29260                       # number of writebacks
system.cpu_cluster.cpus.icache.demand_mshr_hits::.cpu_cluster.cpus.inst         3011                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.icache.demand_mshr_hits::total         3011                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.icache.overall_mshr_hits::.cpu_cluster.cpus.inst         3011                       # number of overall MSHR hits
system.cpu_cluster.cpus.icache.overall_mshr_hits::total         3011                       # number of overall MSHR hits
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst        29771                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total        29771                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst        29771                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total        29771                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst    276645334                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total    276645334                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst    276645334                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total    276645334                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  9292.443452                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total  9292.443452                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  9292.443452                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total  9292.443452                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements        29260                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst    135076875                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total    135076875                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst        32782                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total        32782                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst    317688902                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total    317688902                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst    135109657                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total    135109657                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.000243                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.000243                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst  9690.955463                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total  9690.955463                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_hits::.cpu_cluster.cpus.inst         3011                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.icache.ReadReq_mshr_hits::total         3011                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst        29771                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total        29771                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst    276645334                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total    276645334                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  9292.443452                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total  9292.443452                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   506.834554                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs    135106645                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs        29770                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs  4538.348841                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        96747                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   506.834554                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.989911                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.989911                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses    270249084                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses    270249084                       # Number of data accesses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data    183273117                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total    183273117                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data    183273117                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total    183273117                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data       194911                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total       194911                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data       194911                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total       194911                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data   1782671308                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total   1782671308                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data   1782671308                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total   1782671308                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data    183468028                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total    183468028                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data    183468028                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total    183468028                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.001062                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.001062                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.001062                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.001062                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data  9146.078508                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total  9146.078508                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data  9146.078508                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total  9146.078508                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs          522                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets       208302                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs           73                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets         4352                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs     7.150685                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets    47.863511                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.writebacks::.writebacks        90470                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total        90470                       # number of writebacks
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data       103932                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total       103932                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data       103932                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total       103932                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data        90979                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total        90979                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data        90979                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total        90979                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data    653084043                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total    653084043                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data    653084043                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total    653084043                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.000496                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.000496                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.000496                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.000496                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data  7178.404280                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total  7178.404280                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data  7178.404280                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total  7178.404280                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements        90470                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data    116678956                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total    116678956                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data       132567                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total       132567                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data    852471732                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total    852471732                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data    116811523                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total    116811523                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.001135                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.001135                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data  6430.497273                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total  6430.497273                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data        54146                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total        54146                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data        78421                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total        78421                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data    478899435                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total    478899435                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  6106.775417                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total  6106.775417                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data     66594161                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total     66594161                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data        62245                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total        62245                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data    929178246                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total    929178246                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data     66656406                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total     66656406                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.000934                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.000934                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 14927.757185                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 14927.757185                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data        49786                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total        49786                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data        12459                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total        12459                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data    173233964                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total    173233964                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 13904.323300                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 13904.323300                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data           99                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total           99                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data      1021330                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total      1021330                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data           99                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total           99                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data 10316.464646                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total 10316.464646                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data           99                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total           99                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data       950644                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total       950644                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  9602.464646                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total  9602.464646                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           27                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data       102102                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total       102102                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data       102102                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total       102102                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data       101388                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total       101388                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.035714                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.035714                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data       101388                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total       101388                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_hits::.cpu_cluster.cpus.data          239                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_hits::total          239                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_misses::.cpu_cluster.cpus.data            3                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_misses::total            3                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::.cpu_cluster.cpus.data        18207                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::total        18207                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_accesses::.cpu_cluster.cpus.data          242                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_accesses::total          242                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::.cpu_cluster.cpus.data     0.012397                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::total     0.012397                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::.cpu_cluster.cpus.data         6069                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::total         6069                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_mshr_hits::.cpu_cluster.cpus.data            1                       # number of SwapReq MSHR hits
system.cpu_cluster.cpus.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::.cpu_cluster.cpus.data        11424                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::total        11424                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.008264                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::total     0.008264                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data         5712                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::total         5712                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse   511.591585                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs    183364389                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs        90982                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs  2015.391935                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       184926                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   511.591585                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.999202                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.999202                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses    367027626                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses    367027626                       # Number of data accesses
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 100910840940                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst        98688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data        93696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.l2.prefetcher       143232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             335616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst        98688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98688                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst         1542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data         1464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.l2.prefetcher         2238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5244                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst       977972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data       928503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.l2.prefetcher      1419392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3325867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst       977972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           977972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst       977972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data       928503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.l2.prefetcher      1419392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3325867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples      3084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples      2928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.l2.prefetcher::samples      4476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000553000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               40908                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5244                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    295657538                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   52440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               505417538                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28190.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48190.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10488                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.087799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.093416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.397783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             1      0.06%      0.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          562     36.28%     36.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          319     20.59%     56.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          145      9.36%     66.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           79      5.10%     71.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           51      3.29%     74.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           41      2.65%     77.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           32      2.07%     79.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          319     20.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1549                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 335616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  335616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  100910751690                       # Total gap between requests
system.mem_ctrls.avgGap                   19243087.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst        98688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data        93696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.l2.prefetcher       143232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 977972.228560441174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 928502.816220807959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.l2.prefetcher 1419391.600206399104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst         3084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data         2928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.l2.prefetcher         4476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst    118042562                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data    136170932                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.l2.prefetcher    251204044                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     38275.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     46506.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.l2.prefetcher     56122.44                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              2772105                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1457299.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12333888                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy        628534920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        182278428                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     3159730581.599507                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3987107221.799703                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         39.511188                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96308165512                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3379220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1223455428                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
