library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity shiftleft32 is
	port(
		data : in std_logic_vector(31 downto 0);	
		interval : in std_logic_vector(31 downto 0);	
		output : out std_logic_vector(31 downto 0)
	);
end entity shiftleft32;

architecture logic of shiftleft32 is
begin
	output <= std_logic_vector(shift_left(unsigned(data), to_integer(signed(interval))));
end architecture logic;