{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447241819257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447241819272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 11:36:58 2015 " "Processing started: Wed Nov 11 11:36:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447241819272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447241819272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rxd_shift -c rxd_shift " "Command: quartus_map --read_settings_files=on --write_settings_files=off rxd_shift -c rxd_shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447241819272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447241821019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxd_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file rxd_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_shift " "Found entity 1: rxd_shift" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447241821316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447241821316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rxd_shift " "Elaborating entity \"rxd_shift\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447241821519 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "load rxd_shift.v(25) " "Verilog HDL Always Construct warning at rxd_shift.v(25): variable \"load\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data rxd_shift.v(26) " "Verilog HDL Always Construct warning at rxd_shift.v(26): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 rxd_shift.v(28) " "Verilog HDL assignment warning at rxd_shift.v(28): truncated value with size 12 to match size of target (11)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_load rxd_shift.v(22) " "Verilog HDL Always Construct warning at rxd_shift.v(22): inferring latch(es) for variable \"data_load\", which holds its previous value in one or more paths through the always construct" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[0\] rxd_shift.v(25) " "Inferred latch for \"data_load\[0\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[1\] rxd_shift.v(25) " "Inferred latch for \"data_load\[1\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[2\] rxd_shift.v(25) " "Inferred latch for \"data_load\[2\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[3\] rxd_shift.v(25) " "Inferred latch for \"data_load\[3\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[4\] rxd_shift.v(25) " "Inferred latch for \"data_load\[4\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[5\] rxd_shift.v(25) " "Inferred latch for \"data_load\[5\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[6\] rxd_shift.v(25) " "Inferred latch for \"data_load\[6\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[7\] rxd_shift.v(25) " "Inferred latch for \"data_load\[7\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[8\] rxd_shift.v(25) " "Inferred latch for \"data_load\[8\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[9\] rxd_shift.v(25) " "Inferred latch for \"data_load\[9\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[10\] rxd_shift.v(25) " "Inferred latch for \"data_load\[10\]\" at rxd_shift.v(25)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241821534 "|rxd_shift"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447241824295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447241824295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447241825060 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447241825060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447241825060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447241825060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447241825247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 11:37:05 2015 " "Processing ended: Wed Nov 11 11:37:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447241825247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447241825247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447241825247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447241825247 ""}
