Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 10 17:29:19 2021
| Host         : DESKTOP-F4RPBPN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8410 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     71.590        0.000                      0                16755        0.032        0.000                      0                16755        3.000        0.000                       0                  8416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_board               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_board                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         71.590        0.000                      0                16755        0.181        0.000                      0                16755       49.500        0.000                       0                  8412  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       71.600        0.000                      0                16755        0.181        0.000                      0                16755       49.500        0.000                       0                  8412  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         71.590        0.000                      0                16755        0.032        0.000                      0                16755  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       71.590        0.000                      0                16755        0.032        0.000                      0                16755  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_board
  To Clock:  clk_board

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_board
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       71.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.590ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.114ns  (logic 2.004ns (7.128%)  route 26.110ns (92.872%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.989    27.150    Reg_File_1/D[2]
    SLICE_X11Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.426    98.430    Reg_File_1/clk_out1
    SLICE_X11Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__0/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.149    98.843    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)       -0.103    98.740    Reg_File_1/register_speicher_reg[30][2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.740    
                         arrival time                         -27.150    
  -------------------------------------------------------------------
                         slack                                 71.590    

Slack (MET) :             71.606ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[17][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.144ns  (logic 2.004ns (7.121%)  route 26.140ns (92.879%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          1.019    27.180    Reg_File_1/D[2]
    SLICE_X11Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.430    98.434    Reg_File_1/clk_out1
    SLICE_X11Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[17][2]/C
                         clock pessimism              0.562    98.996    
                         clock uncertainty           -0.149    98.847    
    SLICE_X11Y70         FDRE (Setup_fdre_C_D)       -0.061    98.786    Reg_File_1/register_speicher_reg[17][2]
  -------------------------------------------------------------------
                         required time                         98.786    
                         arrival time                         -27.180    
  -------------------------------------------------------------------
                         slack                                 71.606    

Slack (MET) :             71.762ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.001ns  (logic 2.004ns (7.157%)  route 25.997ns (92.843%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.876    27.037    Reg_File_1/D[2]
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.427    98.431    Reg_File_1/clk_out1
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__1/C
                         clock pessimism              0.562    98.993    
                         clock uncertainty           -0.149    98.844    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)       -0.045    98.799    Reg_File_1/register_speicher_reg[30][2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.799    
                         arrival time                         -27.037    
  -------------------------------------------------------------------
                         slack                                 71.762    

Slack (MET) :             71.781ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[31][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.980ns  (logic 2.004ns (7.162%)  route 25.976ns (92.838%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.855    27.016    Reg_File_1/D[2]
    SLICE_X13Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[31][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.434    98.438    Reg_File_1/clk_out1
    SLICE_X13Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[31][2]/C
                         clock pessimism              0.576    99.014    
                         clock uncertainty           -0.149    98.865    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)       -0.067    98.798    Reg_File_1/register_speicher_reg[31][2]
  -------------------------------------------------------------------
                         required time                         98.798    
                         arrival time                         -27.016    
  -------------------------------------------------------------------
                         slack                                 71.781    

Slack (MET) :             71.817ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[19][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.980ns  (logic 2.004ns (7.162%)  route 25.976ns (92.838%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.855    27.016    Reg_File_1/D[2]
    SLICE_X12Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.434    98.438    Reg_File_1/clk_out1
    SLICE_X12Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[19][2]/C
                         clock pessimism              0.576    99.014    
                         clock uncertainty           -0.149    98.865    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)       -0.031    98.834    Reg_File_1/register_speicher_reg[19][2]
  -------------------------------------------------------------------
                         required time                         98.834    
                         arrival time                         -27.016    
  -------------------------------------------------------------------
                         slack                                 71.817    

Slack (MET) :             71.825ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.954ns  (logic 2.004ns (7.169%)  route 25.950ns (92.831%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.830    26.991    Reg_File_1/D[2]
    SLICE_X10Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.430    98.434    Reg_File_1/clk_out1
    SLICE_X10Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]/C
                         clock pessimism              0.562    98.996    
                         clock uncertainty           -0.149    98.847    
    SLICE_X10Y70         FDRE (Setup_fdre_C_D)       -0.031    98.816    Reg_File_1/register_speicher_reg[30][2]
  -------------------------------------------------------------------
                         required time                         98.816    
                         arrival time                         -26.991    
  -------------------------------------------------------------------
                         slack                                 71.825    

Slack (MET) :             71.905ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.871ns  (logic 2.004ns (7.190%)  route 25.867ns (92.810%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.746    26.907    Reg_File_1/D[2]
    SLICE_X10Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.426    98.430    Reg_File_1/clk_out1
    SLICE_X10Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[20][2]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.149    98.843    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)       -0.031    98.812    Reg_File_1/register_speicher_reg[20][2]
  -------------------------------------------------------------------
                         required time                         98.812    
                         arrival time                         -26.907    
  -------------------------------------------------------------------
                         slack                                 71.905    

Slack (MET) :             71.965ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.811ns  (logic 2.004ns (7.206%)  route 25.807ns (92.794%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.687    26.847    Reg_File_1/D[2]
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.427    98.431    Reg_File_1/clk_out1
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep/C
                         clock pessimism              0.562    98.993    
                         clock uncertainty           -0.149    98.844    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)       -0.031    98.813    Reg_File_1/register_speicher_reg[30][2]_rep
  -------------------------------------------------------------------
                         required time                         98.813    
                         arrival time                         -26.847    
  -------------------------------------------------------------------
                         slack                                 71.965    

Slack (MET) :             71.976ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.808ns  (logic 2.004ns (7.206%)  route 25.804ns (92.794%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.684    26.845    Reg_File_1/D[2]
    SLICE_X12Y66         FDRE                                         r  Reg_File_1/register_speicher_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.433    98.437    Reg_File_1/clk_out1
    SLICE_X12Y66         FDRE                                         r  Reg_File_1/register_speicher_reg[13][2]/C
                         clock pessimism              0.576    99.013    
                         clock uncertainty           -0.149    98.864    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)       -0.043    98.821    Reg_File_1/register_speicher_reg[13][2]
  -------------------------------------------------------------------
                         required time                         98.821    
                         arrival time                         -26.845    
  -------------------------------------------------------------------
                         slack                                 71.976    

Slack (MET) :             72.267ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[16][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.484ns  (logic 2.004ns (7.292%)  route 25.480ns (92.708%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.359    26.520    Reg_File_1/D[2]
    SLICE_X13Y74         FDRE                                         r  Reg_File_1/register_speicher_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.423    98.427    Reg_File_1/clk_out1
    SLICE_X13Y74         FDRE                                         r  Reg_File_1/register_speicher_reg[16][2]/C
                         clock pessimism              0.576    99.003    
                         clock uncertainty           -0.149    98.854    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)       -0.067    98.787    Reg_File_1/register_speicher_reg[16][2]
  -------------------------------------------------------------------
                         required time                         98.787    
                         arrival time                         -26.520    
  -------------------------------------------------------------------
                         slack                                 72.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.213%)  route 0.099ns (34.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][1]/Q
                         net (fo=3, routed)           0.099    -0.388    Datamemory_1/SEG1_N[1]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.343 r  Datamemory_1/SEG_Kathode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    Seven_segment_1/D[1]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.091    -0.524    Seven_segment_1/SEG_Kathode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[67][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y56         FDRE                                         r  Datamemory_1/RAM_reg[67][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[67][2]/Q
                         net (fo=3, routed)           0.120    -0.358    Datamemory_1/SEG2_N[2]
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.313 r  Datamemory_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    Seven_segment_1/D[2]
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.831    -0.858    Seven_segment_1/clk_out1
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.091    -0.512    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.348%)  route 0.127ns (40.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][7]/Q
                         net (fo=3, routed)           0.127    -0.360    Datamemory_1/SEG1_N[7]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  Datamemory_1/SEG_Kathode[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Seven_segment_1/D[7]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.523    Seven_segment_1/SEG_Kathode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.105%)  route 0.152ns (44.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y54         FDRE                                         r  Datamemory_1/RAM_reg[68][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[68][3]/Q
                         net (fo=3, routed)           0.152    -0.327    Datamemory_1/SEG3_N[3]
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  Datamemory_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    Seven_segment_1/D[3]
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.831    -0.858    Seven_segment_1/clk_out1
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.092    -0.511    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.168%)  route 0.151ns (44.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][6]/Q
                         net (fo=3, routed)           0.151    -0.336    Datamemory_1/SEG1_N[6]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  Datamemory_1/SEG_Kathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Seven_segment_1/D[6]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.523    Seven_segment_1/SEG_Kathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.216%)  route 0.171ns (47.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.563    -0.618    Seven_segment_1/clk_out1
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.171    -0.306    Seven_segment_1/Q[0]
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.046    -0.260 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.833    -0.857    Seven_segment_1/clk_out1
    SLICE_X45Y52         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.107    -0.498    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.552%)  route 0.161ns (46.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][5]/Q
                         net (fo=3, routed)           0.161    -0.326    Datamemory_1/SEG1_N[5]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.281 r  Datamemory_1/SEG_Kathode[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Seven_segment_1/D[5]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.523    Seven_segment_1/SEG_Kathode_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[65][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.289%)  route 0.170ns (47.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y53         FDRE                                         r  Datamemory_1/RAM_reg[65][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[65][4]/Q
                         net (fo=3, routed)           0.170    -0.309    Datamemory_1/SEG0_N[4]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  Datamemory_1/SEG_Kathode[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Seven_segment_1/D[4]
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.833    -0.857    Seven_segment_1/clk_out1
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[4]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.091    -0.511    Seven_segment_1/SEG_Kathode_reg[4]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.552    -0.629    Program_Counter_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=10, routed)          0.091    -0.374    Program_Counter_1/PC_reg[6]
    SLICE_X8Y73          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.245 r  Program_Counter_1/PC_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.245    Program_Counter_1/PC_reg0_carry__0_n_4
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.818    -0.871    Program_Counter_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.495    Program_Counter_1/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Datamemory_1/stackpointer_tp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/stackpointer_tp_reg[4]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.245%)  route 0.176ns (45.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.551    -0.630    Datamemory_1/clk_out1
    SLICE_X42Y78         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDSE (Prop_fdse_C_Q)         0.164    -0.466 r  Datamemory_1/stackpointer_tp_reg[4]/Q
                         net (fo=11, routed)          0.176    -0.290    Datamemory_1/stackpointer_tp_reg[4]
    SLICE_X42Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  Datamemory_1/stackpointer_tp[4]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.245    Datamemory_1/stackpointer_tp[4]_rep_i_1__0_n_0
    SLICE_X42Y79         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.820    -0.870    Datamemory_1/clk_out1
    SLICE_X42Y79         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]_rep__0/C
                         clock pessimism              0.255    -0.615    
    SLICE_X42Y79         FDSE (Hold_fdse_C_D)         0.120    -0.495    Datamemory_1/stackpointer_tp_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_wiz_0_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y80     Datamemory_1/RAM_reg[119][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y78     Datamemory_1/RAM_reg[11][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y78     Datamemory_1/RAM_reg[11][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y78     Datamemory_1/RAM_reg[11][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y78     Datamemory_1/RAM_reg[11][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y78     Datamemory_1/RAM_reg[11][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y71     Datamemory_1/RAM_reg[11][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y71     Datamemory_1/RAM_reg[11][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y77      Datamemory_1/RAM_reg[230][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y145    Datamemory_1/RAM_reg[338][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y145    Datamemory_1/RAM_reg[338][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y112    Datamemory_1/RAM_reg[446][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y120    Datamemory_1/RAM_reg[447][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y116    Datamemory_1/RAM_reg[448][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y116    Datamemory_1/RAM_reg[448][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y70     Datamemory_1/RAM_reg[556][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y89     Datamemory_1/RAM_reg[664][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y139     Datamemory_1/RAM_reg[773][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y80     Datamemory_1/RAM_reg[119][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y52     Datamemory_1/RAM_reg[121][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y70     Datamemory_1/RAM_reg[121][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y52     Datamemory_1/RAM_reg[121][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y74     Datamemory_1/RAM_reg[22][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y74     Datamemory_1/RAM_reg[22][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y81      Datamemory_1/RAM_reg[230][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y146    Datamemory_1/RAM_reg[338][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y118    Datamemory_1/RAM_reg[338][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y136    Datamemory_1/RAM_reg[339][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_wiz_0_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       71.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.600ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.114ns  (logic 2.004ns (7.128%)  route 26.110ns (92.872%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.989    27.150    Reg_File_1/D[2]
    SLICE_X11Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.426    98.430    Reg_File_1/clk_out1
    SLICE_X11Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__0/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.140    98.852    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)       -0.103    98.749    Reg_File_1/register_speicher_reg[30][2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.749    
                         arrival time                         -27.150    
  -------------------------------------------------------------------
                         slack                                 71.600    

Slack (MET) :             71.615ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[17][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.144ns  (logic 2.004ns (7.121%)  route 26.140ns (92.879%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          1.019    27.180    Reg_File_1/D[2]
    SLICE_X11Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.430    98.434    Reg_File_1/clk_out1
    SLICE_X11Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[17][2]/C
                         clock pessimism              0.562    98.996    
                         clock uncertainty           -0.140    98.856    
    SLICE_X11Y70         FDRE (Setup_fdre_C_D)       -0.061    98.795    Reg_File_1/register_speicher_reg[17][2]
  -------------------------------------------------------------------
                         required time                         98.795    
                         arrival time                         -27.180    
  -------------------------------------------------------------------
                         slack                                 71.615    

Slack (MET) :             71.772ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.001ns  (logic 2.004ns (7.157%)  route 25.997ns (92.843%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.876    27.037    Reg_File_1/D[2]
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.427    98.431    Reg_File_1/clk_out1
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__1/C
                         clock pessimism              0.562    98.993    
                         clock uncertainty           -0.140    98.853    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)       -0.045    98.808    Reg_File_1/register_speicher_reg[30][2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.808    
                         arrival time                         -27.037    
  -------------------------------------------------------------------
                         slack                                 71.772    

Slack (MET) :             71.791ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[31][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.980ns  (logic 2.004ns (7.162%)  route 25.976ns (92.838%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.855    27.016    Reg_File_1/D[2]
    SLICE_X13Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[31][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.434    98.438    Reg_File_1/clk_out1
    SLICE_X13Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[31][2]/C
                         clock pessimism              0.576    99.014    
                         clock uncertainty           -0.140    98.874    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)       -0.067    98.807    Reg_File_1/register_speicher_reg[31][2]
  -------------------------------------------------------------------
                         required time                         98.807    
                         arrival time                         -27.016    
  -------------------------------------------------------------------
                         slack                                 71.791    

Slack (MET) :             71.827ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[19][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.980ns  (logic 2.004ns (7.162%)  route 25.976ns (92.838%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.855    27.016    Reg_File_1/D[2]
    SLICE_X12Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.434    98.438    Reg_File_1/clk_out1
    SLICE_X12Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[19][2]/C
                         clock pessimism              0.576    99.014    
                         clock uncertainty           -0.140    98.874    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)       -0.031    98.843    Reg_File_1/register_speicher_reg[19][2]
  -------------------------------------------------------------------
                         required time                         98.843    
                         arrival time                         -27.016    
  -------------------------------------------------------------------
                         slack                                 71.827    

Slack (MET) :             71.835ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.954ns  (logic 2.004ns (7.169%)  route 25.950ns (92.831%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.830    26.991    Reg_File_1/D[2]
    SLICE_X10Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.430    98.434    Reg_File_1/clk_out1
    SLICE_X10Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]/C
                         clock pessimism              0.562    98.996    
                         clock uncertainty           -0.140    98.856    
    SLICE_X10Y70         FDRE (Setup_fdre_C_D)       -0.031    98.825    Reg_File_1/register_speicher_reg[30][2]
  -------------------------------------------------------------------
                         required time                         98.825    
                         arrival time                         -26.991    
  -------------------------------------------------------------------
                         slack                                 71.835    

Slack (MET) :             71.915ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.871ns  (logic 2.004ns (7.190%)  route 25.867ns (92.810%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.746    26.907    Reg_File_1/D[2]
    SLICE_X10Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.426    98.430    Reg_File_1/clk_out1
    SLICE_X10Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[20][2]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.140    98.852    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)       -0.031    98.821    Reg_File_1/register_speicher_reg[20][2]
  -------------------------------------------------------------------
                         required time                         98.821    
                         arrival time                         -26.907    
  -------------------------------------------------------------------
                         slack                                 71.915    

Slack (MET) :             71.975ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.811ns  (logic 2.004ns (7.206%)  route 25.807ns (92.794%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.687    26.847    Reg_File_1/D[2]
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.427    98.431    Reg_File_1/clk_out1
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep/C
                         clock pessimism              0.562    98.993    
                         clock uncertainty           -0.140    98.853    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)       -0.031    98.822    Reg_File_1/register_speicher_reg[30][2]_rep
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -26.847    
  -------------------------------------------------------------------
                         slack                                 71.975    

Slack (MET) :             71.986ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.808ns  (logic 2.004ns (7.206%)  route 25.804ns (92.794%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.684    26.845    Reg_File_1/D[2]
    SLICE_X12Y66         FDRE                                         r  Reg_File_1/register_speicher_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.433    98.437    Reg_File_1/clk_out1
    SLICE_X12Y66         FDRE                                         r  Reg_File_1/register_speicher_reg[13][2]/C
                         clock pessimism              0.576    99.013    
                         clock uncertainty           -0.140    98.873    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)       -0.043    98.830    Reg_File_1/register_speicher_reg[13][2]
  -------------------------------------------------------------------
                         required time                         98.830    
                         arrival time                         -26.845    
  -------------------------------------------------------------------
                         slack                                 71.986    

Slack (MET) :             72.276ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[16][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.484ns  (logic 2.004ns (7.292%)  route 25.480ns (92.708%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.359    26.520    Reg_File_1/D[2]
    SLICE_X13Y74         FDRE                                         r  Reg_File_1/register_speicher_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.423    98.427    Reg_File_1/clk_out1
    SLICE_X13Y74         FDRE                                         r  Reg_File_1/register_speicher_reg[16][2]/C
                         clock pessimism              0.576    99.003    
                         clock uncertainty           -0.140    98.863    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)       -0.067    98.796    Reg_File_1/register_speicher_reg[16][2]
  -------------------------------------------------------------------
                         required time                         98.796    
                         arrival time                         -26.520    
  -------------------------------------------------------------------
                         slack                                 72.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.213%)  route 0.099ns (34.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][1]/Q
                         net (fo=3, routed)           0.099    -0.388    Datamemory_1/SEG1_N[1]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.343 r  Datamemory_1/SEG_Kathode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    Seven_segment_1/D[1]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.091    -0.524    Seven_segment_1/SEG_Kathode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[67][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y56         FDRE                                         r  Datamemory_1/RAM_reg[67][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[67][2]/Q
                         net (fo=3, routed)           0.120    -0.358    Datamemory_1/SEG2_N[2]
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.313 r  Datamemory_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    Seven_segment_1/D[2]
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.831    -0.858    Seven_segment_1/clk_out1
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.091    -0.512    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.348%)  route 0.127ns (40.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][7]/Q
                         net (fo=3, routed)           0.127    -0.360    Datamemory_1/SEG1_N[7]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  Datamemory_1/SEG_Kathode[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Seven_segment_1/D[7]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.523    Seven_segment_1/SEG_Kathode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.105%)  route 0.152ns (44.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y54         FDRE                                         r  Datamemory_1/RAM_reg[68][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[68][3]/Q
                         net (fo=3, routed)           0.152    -0.327    Datamemory_1/SEG3_N[3]
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  Datamemory_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    Seven_segment_1/D[3]
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.831    -0.858    Seven_segment_1/clk_out1
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.092    -0.511    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.168%)  route 0.151ns (44.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][6]/Q
                         net (fo=3, routed)           0.151    -0.336    Datamemory_1/SEG1_N[6]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  Datamemory_1/SEG_Kathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Seven_segment_1/D[6]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.523    Seven_segment_1/SEG_Kathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.216%)  route 0.171ns (47.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.563    -0.618    Seven_segment_1/clk_out1
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.171    -0.306    Seven_segment_1/Q[0]
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.046    -0.260 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.833    -0.857    Seven_segment_1/clk_out1
    SLICE_X45Y52         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.107    -0.498    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.552%)  route 0.161ns (46.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][5]/Q
                         net (fo=3, routed)           0.161    -0.326    Datamemory_1/SEG1_N[5]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.281 r  Datamemory_1/SEG_Kathode[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Seven_segment_1/D[5]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.523    Seven_segment_1/SEG_Kathode_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[65][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.289%)  route 0.170ns (47.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y53         FDRE                                         r  Datamemory_1/RAM_reg[65][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[65][4]/Q
                         net (fo=3, routed)           0.170    -0.309    Datamemory_1/SEG0_N[4]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  Datamemory_1/SEG_Kathode[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Seven_segment_1/D[4]
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.833    -0.857    Seven_segment_1/clk_out1
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[4]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.091    -0.511    Seven_segment_1/SEG_Kathode_reg[4]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.552    -0.629    Program_Counter_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=10, routed)          0.091    -0.374    Program_Counter_1/PC_reg[6]
    SLICE_X8Y73          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.245 r  Program_Counter_1/PC_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.245    Program_Counter_1/PC_reg0_carry__0_n_4
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.818    -0.871    Program_Counter_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.495    Program_Counter_1/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Datamemory_1/stackpointer_tp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/stackpointer_tp_reg[4]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.245%)  route 0.176ns (45.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.551    -0.630    Datamemory_1/clk_out1
    SLICE_X42Y78         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDSE (Prop_fdse_C_Q)         0.164    -0.466 r  Datamemory_1/stackpointer_tp_reg[4]/Q
                         net (fo=11, routed)          0.176    -0.290    Datamemory_1/stackpointer_tp_reg[4]
    SLICE_X42Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  Datamemory_1/stackpointer_tp[4]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.245    Datamemory_1/stackpointer_tp[4]_rep_i_1__0_n_0
    SLICE_X42Y79         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.820    -0.870    Datamemory_1/clk_out1
    SLICE_X42Y79         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]_rep__0/C
                         clock pessimism              0.255    -0.615    
    SLICE_X42Y79         FDSE (Hold_fdse_C_D)         0.120    -0.495    Datamemory_1/stackpointer_tp_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_wiz_0_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y80     Datamemory_1/RAM_reg[119][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y78     Datamemory_1/RAM_reg[11][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y78     Datamemory_1/RAM_reg[11][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y78     Datamemory_1/RAM_reg[11][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y78     Datamemory_1/RAM_reg[11][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y78     Datamemory_1/RAM_reg[11][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y71     Datamemory_1/RAM_reg[11][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y71     Datamemory_1/RAM_reg[11][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y77      Datamemory_1/RAM_reg[230][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y145    Datamemory_1/RAM_reg[338][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y145    Datamemory_1/RAM_reg[338][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y112    Datamemory_1/RAM_reg[446][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y120    Datamemory_1/RAM_reg[447][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y116    Datamemory_1/RAM_reg[448][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y116    Datamemory_1/RAM_reg[448][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y70     Datamemory_1/RAM_reg[556][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y89     Datamemory_1/RAM_reg[664][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y139     Datamemory_1/RAM_reg[773][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y80     Datamemory_1/RAM_reg[119][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y52     Datamemory_1/RAM_reg[121][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y70     Datamemory_1/RAM_reg[121][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y52     Datamemory_1/RAM_reg[121][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y74     Datamemory_1/RAM_reg[22][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y74     Datamemory_1/RAM_reg[22][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y81      Datamemory_1/RAM_reg[230][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y146    Datamemory_1/RAM_reg[338][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y118    Datamemory_1/RAM_reg[338][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y136    Datamemory_1/RAM_reg[339][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_wiz_0_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       71.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.590ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.114ns  (logic 2.004ns (7.128%)  route 26.110ns (92.872%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.989    27.150    Reg_File_1/D[2]
    SLICE_X11Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.426    98.430    Reg_File_1/clk_out1
    SLICE_X11Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__0/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.149    98.843    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)       -0.103    98.740    Reg_File_1/register_speicher_reg[30][2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.740    
                         arrival time                         -27.150    
  -------------------------------------------------------------------
                         slack                                 71.590    

Slack (MET) :             71.606ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[17][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.144ns  (logic 2.004ns (7.121%)  route 26.140ns (92.879%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          1.019    27.180    Reg_File_1/D[2]
    SLICE_X11Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.430    98.434    Reg_File_1/clk_out1
    SLICE_X11Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[17][2]/C
                         clock pessimism              0.562    98.996    
                         clock uncertainty           -0.149    98.847    
    SLICE_X11Y70         FDRE (Setup_fdre_C_D)       -0.061    98.786    Reg_File_1/register_speicher_reg[17][2]
  -------------------------------------------------------------------
                         required time                         98.786    
                         arrival time                         -27.180    
  -------------------------------------------------------------------
                         slack                                 71.606    

Slack (MET) :             71.762ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.001ns  (logic 2.004ns (7.157%)  route 25.997ns (92.843%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.876    27.037    Reg_File_1/D[2]
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.427    98.431    Reg_File_1/clk_out1
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__1/C
                         clock pessimism              0.562    98.993    
                         clock uncertainty           -0.149    98.844    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)       -0.045    98.799    Reg_File_1/register_speicher_reg[30][2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.799    
                         arrival time                         -27.037    
  -------------------------------------------------------------------
                         slack                                 71.762    

Slack (MET) :             71.781ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[31][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.980ns  (logic 2.004ns (7.162%)  route 25.976ns (92.838%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.855    27.016    Reg_File_1/D[2]
    SLICE_X13Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[31][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.434    98.438    Reg_File_1/clk_out1
    SLICE_X13Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[31][2]/C
                         clock pessimism              0.576    99.014    
                         clock uncertainty           -0.149    98.865    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)       -0.067    98.798    Reg_File_1/register_speicher_reg[31][2]
  -------------------------------------------------------------------
                         required time                         98.798    
                         arrival time                         -27.016    
  -------------------------------------------------------------------
                         slack                                 71.781    

Slack (MET) :             71.817ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[19][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.980ns  (logic 2.004ns (7.162%)  route 25.976ns (92.838%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.855    27.016    Reg_File_1/D[2]
    SLICE_X12Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.434    98.438    Reg_File_1/clk_out1
    SLICE_X12Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[19][2]/C
                         clock pessimism              0.576    99.014    
                         clock uncertainty           -0.149    98.865    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)       -0.031    98.834    Reg_File_1/register_speicher_reg[19][2]
  -------------------------------------------------------------------
                         required time                         98.834    
                         arrival time                         -27.016    
  -------------------------------------------------------------------
                         slack                                 71.817    

Slack (MET) :             71.825ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.954ns  (logic 2.004ns (7.169%)  route 25.950ns (92.831%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.830    26.991    Reg_File_1/D[2]
    SLICE_X10Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.430    98.434    Reg_File_1/clk_out1
    SLICE_X10Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]/C
                         clock pessimism              0.562    98.996    
                         clock uncertainty           -0.149    98.847    
    SLICE_X10Y70         FDRE (Setup_fdre_C_D)       -0.031    98.816    Reg_File_1/register_speicher_reg[30][2]
  -------------------------------------------------------------------
                         required time                         98.816    
                         arrival time                         -26.991    
  -------------------------------------------------------------------
                         slack                                 71.825    

Slack (MET) :             71.905ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.871ns  (logic 2.004ns (7.190%)  route 25.867ns (92.810%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.746    26.907    Reg_File_1/D[2]
    SLICE_X10Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.426    98.430    Reg_File_1/clk_out1
    SLICE_X10Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[20][2]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.149    98.843    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)       -0.031    98.812    Reg_File_1/register_speicher_reg[20][2]
  -------------------------------------------------------------------
                         required time                         98.812    
                         arrival time                         -26.907    
  -------------------------------------------------------------------
                         slack                                 71.905    

Slack (MET) :             71.965ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.811ns  (logic 2.004ns (7.206%)  route 25.807ns (92.794%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.687    26.847    Reg_File_1/D[2]
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.427    98.431    Reg_File_1/clk_out1
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep/C
                         clock pessimism              0.562    98.993    
                         clock uncertainty           -0.149    98.844    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)       -0.031    98.813    Reg_File_1/register_speicher_reg[30][2]_rep
  -------------------------------------------------------------------
                         required time                         98.813    
                         arrival time                         -26.847    
  -------------------------------------------------------------------
                         slack                                 71.965    

Slack (MET) :             71.976ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.808ns  (logic 2.004ns (7.206%)  route 25.804ns (92.794%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.684    26.845    Reg_File_1/D[2]
    SLICE_X12Y66         FDRE                                         r  Reg_File_1/register_speicher_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.433    98.437    Reg_File_1/clk_out1
    SLICE_X12Y66         FDRE                                         r  Reg_File_1/register_speicher_reg[13][2]/C
                         clock pessimism              0.576    99.013    
                         clock uncertainty           -0.149    98.864    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)       -0.043    98.821    Reg_File_1/register_speicher_reg[13][2]
  -------------------------------------------------------------------
                         required time                         98.821    
                         arrival time                         -26.845    
  -------------------------------------------------------------------
                         slack                                 71.976    

Slack (MET) :             72.267ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[16][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.484ns  (logic 2.004ns (7.292%)  route 25.480ns (92.708%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.359    26.520    Reg_File_1/D[2]
    SLICE_X13Y74         FDRE                                         r  Reg_File_1/register_speicher_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.423    98.427    Reg_File_1/clk_out1
    SLICE_X13Y74         FDRE                                         r  Reg_File_1/register_speicher_reg[16][2]/C
                         clock pessimism              0.576    99.003    
                         clock uncertainty           -0.149    98.854    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)       -0.067    98.787    Reg_File_1/register_speicher_reg[16][2]
  -------------------------------------------------------------------
                         required time                         98.787    
                         arrival time                         -26.520    
  -------------------------------------------------------------------
                         slack                                 72.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.213%)  route 0.099ns (34.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][1]/Q
                         net (fo=3, routed)           0.099    -0.388    Datamemory_1/SEG1_N[1]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.343 r  Datamemory_1/SEG_Kathode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    Seven_segment_1/D[1]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.149    -0.466    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.091    -0.375    Seven_segment_1/SEG_Kathode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[67][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y56         FDRE                                         r  Datamemory_1/RAM_reg[67][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[67][2]/Q
                         net (fo=3, routed)           0.120    -0.358    Datamemory_1/SEG2_N[2]
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.313 r  Datamemory_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    Seven_segment_1/D[2]
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.831    -0.858    Seven_segment_1/clk_out1
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.149    -0.454    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.091    -0.363    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.348%)  route 0.127ns (40.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][7]/Q
                         net (fo=3, routed)           0.127    -0.360    Datamemory_1/SEG1_N[7]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  Datamemory_1/SEG_Kathode[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Seven_segment_1/D[7]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.149    -0.466    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.374    Seven_segment_1/SEG_Kathode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.105%)  route 0.152ns (44.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y54         FDRE                                         r  Datamemory_1/RAM_reg[68][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[68][3]/Q
                         net (fo=3, routed)           0.152    -0.327    Datamemory_1/SEG3_N[3]
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  Datamemory_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    Seven_segment_1/D[3]
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.831    -0.858    Seven_segment_1/clk_out1
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.149    -0.454    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.092    -0.362    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.168%)  route 0.151ns (44.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][6]/Q
                         net (fo=3, routed)           0.151    -0.336    Datamemory_1/SEG1_N[6]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  Datamemory_1/SEG_Kathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Seven_segment_1/D[6]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.149    -0.466    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.374    Seven_segment_1/SEG_Kathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.216%)  route 0.171ns (47.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.563    -0.618    Seven_segment_1/clk_out1
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.171    -0.306    Seven_segment_1/Q[0]
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.046    -0.260 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.833    -0.857    Seven_segment_1/clk_out1
    SLICE_X45Y52         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.149    -0.456    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.107    -0.349    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.552%)  route 0.161ns (46.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][5]/Q
                         net (fo=3, routed)           0.161    -0.326    Datamemory_1/SEG1_N[5]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.281 r  Datamemory_1/SEG_Kathode[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Seven_segment_1/D[5]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.149    -0.466    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.374    Seven_segment_1/SEG_Kathode_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[65][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.289%)  route 0.170ns (47.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y53         FDRE                                         r  Datamemory_1/RAM_reg[65][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[65][4]/Q
                         net (fo=3, routed)           0.170    -0.309    Datamemory_1/SEG0_N[4]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  Datamemory_1/SEG_Kathode[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Seven_segment_1/D[4]
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.833    -0.857    Seven_segment_1/clk_out1
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[4]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.149    -0.453    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.091    -0.362    Seven_segment_1/SEG_Kathode_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.552    -0.629    Program_Counter_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=10, routed)          0.091    -0.374    Program_Counter_1/PC_reg[6]
    SLICE_X8Y73          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.245 r  Program_Counter_1/PC_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.245    Program_Counter_1/PC_reg0_carry__0_n_4
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.818    -0.871    Program_Counter_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.149    -0.480    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.346    Program_Counter_1/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Datamemory_1/stackpointer_tp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/stackpointer_tp_reg[4]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.245%)  route 0.176ns (45.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.551    -0.630    Datamemory_1/clk_out1
    SLICE_X42Y78         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDSE (Prop_fdse_C_Q)         0.164    -0.466 r  Datamemory_1/stackpointer_tp_reg[4]/Q
                         net (fo=11, routed)          0.176    -0.290    Datamemory_1/stackpointer_tp_reg[4]
    SLICE_X42Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  Datamemory_1/stackpointer_tp[4]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.245    Datamemory_1/stackpointer_tp[4]_rep_i_1__0_n_0
    SLICE_X42Y79         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.820    -0.870    Datamemory_1/clk_out1
    SLICE_X42Y79         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]_rep__0/C
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.149    -0.466    
    SLICE_X42Y79         FDSE (Hold_fdse_C_D)         0.120    -0.346    Datamemory_1/stackpointer_tp_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       71.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.590ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.114ns  (logic 2.004ns (7.128%)  route 26.110ns (92.872%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.989    27.150    Reg_File_1/D[2]
    SLICE_X11Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.426    98.430    Reg_File_1/clk_out1
    SLICE_X11Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__0/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.149    98.843    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)       -0.103    98.740    Reg_File_1/register_speicher_reg[30][2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.740    
                         arrival time                         -27.150    
  -------------------------------------------------------------------
                         slack                                 71.590    

Slack (MET) :             71.606ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[17][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.144ns  (logic 2.004ns (7.121%)  route 26.140ns (92.879%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          1.019    27.180    Reg_File_1/D[2]
    SLICE_X11Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.430    98.434    Reg_File_1/clk_out1
    SLICE_X11Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[17][2]/C
                         clock pessimism              0.562    98.996    
                         clock uncertainty           -0.149    98.847    
    SLICE_X11Y70         FDRE (Setup_fdre_C_D)       -0.061    98.786    Reg_File_1/register_speicher_reg[17][2]
  -------------------------------------------------------------------
                         required time                         98.786    
                         arrival time                         -27.180    
  -------------------------------------------------------------------
                         slack                                 71.606    

Slack (MET) :             71.762ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.001ns  (logic 2.004ns (7.157%)  route 25.997ns (92.843%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.876    27.037    Reg_File_1/D[2]
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.427    98.431    Reg_File_1/clk_out1
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep__1/C
                         clock pessimism              0.562    98.993    
                         clock uncertainty           -0.149    98.844    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)       -0.045    98.799    Reg_File_1/register_speicher_reg[30][2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.799    
                         arrival time                         -27.037    
  -------------------------------------------------------------------
                         slack                                 71.762    

Slack (MET) :             71.781ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[31][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.980ns  (logic 2.004ns (7.162%)  route 25.976ns (92.838%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.855    27.016    Reg_File_1/D[2]
    SLICE_X13Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[31][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.434    98.438    Reg_File_1/clk_out1
    SLICE_X13Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[31][2]/C
                         clock pessimism              0.576    99.014    
                         clock uncertainty           -0.149    98.865    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)       -0.067    98.798    Reg_File_1/register_speicher_reg[31][2]
  -------------------------------------------------------------------
                         required time                         98.798    
                         arrival time                         -27.016    
  -------------------------------------------------------------------
                         slack                                 71.781    

Slack (MET) :             71.817ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[19][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.980ns  (logic 2.004ns (7.162%)  route 25.976ns (92.838%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.855    27.016    Reg_File_1/D[2]
    SLICE_X12Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.434    98.438    Reg_File_1/clk_out1
    SLICE_X12Y65         FDRE                                         r  Reg_File_1/register_speicher_reg[19][2]/C
                         clock pessimism              0.576    99.014    
                         clock uncertainty           -0.149    98.865    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)       -0.031    98.834    Reg_File_1/register_speicher_reg[19][2]
  -------------------------------------------------------------------
                         required time                         98.834    
                         arrival time                         -27.016    
  -------------------------------------------------------------------
                         slack                                 71.817    

Slack (MET) :             71.825ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.954ns  (logic 2.004ns (7.169%)  route 25.950ns (92.831%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.830    26.991    Reg_File_1/D[2]
    SLICE_X10Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.430    98.434    Reg_File_1/clk_out1
    SLICE_X10Y70         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]/C
                         clock pessimism              0.562    98.996    
                         clock uncertainty           -0.149    98.847    
    SLICE_X10Y70         FDRE (Setup_fdre_C_D)       -0.031    98.816    Reg_File_1/register_speicher_reg[30][2]
  -------------------------------------------------------------------
                         required time                         98.816    
                         arrival time                         -26.991    
  -------------------------------------------------------------------
                         slack                                 71.825    

Slack (MET) :             71.905ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.871ns  (logic 2.004ns (7.190%)  route 25.867ns (92.810%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.746    26.907    Reg_File_1/D[2]
    SLICE_X10Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.426    98.430    Reg_File_1/clk_out1
    SLICE_X10Y73         FDRE                                         r  Reg_File_1/register_speicher_reg[20][2]/C
                         clock pessimism              0.562    98.992    
                         clock uncertainty           -0.149    98.843    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)       -0.031    98.812    Reg_File_1/register_speicher_reg[20][2]
  -------------------------------------------------------------------
                         required time                         98.812    
                         arrival time                         -26.907    
  -------------------------------------------------------------------
                         slack                                 71.905    

Slack (MET) :             71.965ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.811ns  (logic 2.004ns (7.206%)  route 25.807ns (92.794%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 98.431 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.687    26.847    Reg_File_1/D[2]
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.427    98.431    Reg_File_1/clk_out1
    SLICE_X10Y72         FDRE                                         r  Reg_File_1/register_speicher_reg[30][2]_rep/C
                         clock pessimism              0.562    98.993    
                         clock uncertainty           -0.149    98.844    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)       -0.031    98.813    Reg_File_1/register_speicher_reg[30][2]_rep
  -------------------------------------------------------------------
                         required time                         98.813    
                         arrival time                         -26.847    
  -------------------------------------------------------------------
                         slack                                 71.965    

Slack (MET) :             71.976ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.808ns  (logic 2.004ns (7.206%)  route 25.804ns (92.794%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.684    26.845    Reg_File_1/D[2]
    SLICE_X12Y66         FDRE                                         r  Reg_File_1/register_speicher_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.433    98.437    Reg_File_1/clk_out1
    SLICE_X12Y66         FDRE                                         r  Reg_File_1/register_speicher_reg[13][2]/C
                         clock pessimism              0.576    99.013    
                         clock uncertainty           -0.149    98.864    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)       -0.043    98.821    Reg_File_1/register_speicher_reg[13][2]
  -------------------------------------------------------------------
                         required time                         98.821    
                         arrival time                         -26.845    
  -------------------------------------------------------------------
                         slack                                 71.976    

Slack (MET) :             72.267ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[16][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.484ns  (logic 2.004ns (7.292%)  route 25.480ns (92.708%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 98.427 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.548    -0.964    Reg_File_1/clk_out1
    SLICE_X13Y67         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Reg_File_1/register_speicher_reg[30][3]_rep/Q
                         net (fo=1037, routed)       20.292    19.784    Datamemory_1/register_speicher_reg[31][0]_i_233_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  Datamemory_1/register_speicher[31][2]_i_482/O
                         net (fo=1, routed)           0.000    19.908    Datamemory_1/register_speicher[31][2]_i_482_n_0
    SLICE_X55Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    20.153 r  Datamemory_1/register_speicher_reg[31][2]_i_205/O
                         net (fo=1, routed)           0.000    20.153    Datamemory_1/register_speicher_reg[31][2]_i_205_n_0
    SLICE_X55Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    20.257 r  Datamemory_1/register_speicher_reg[31][2]_i_67/O
                         net (fo=1, routed)           1.547    21.804    Datamemory_1/register_speicher_reg[31][2]_i_67_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.316    22.120 r  Datamemory_1/register_speicher[31][2]_i_28/O
                         net (fo=1, routed)           0.000    22.120    Datamemory_1/register_speicher[31][2]_i_28_n_0
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.332 r  Datamemory_1/register_speicher_reg[31][2]_i_11/O
                         net (fo=1, routed)           1.399    23.731    Datamemory_1/register_speicher_reg[31][2]_i_11_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.299    24.030 r  Datamemory_1/register_speicher[31][2]_i_5/O
                         net (fo=1, routed)           0.433    24.463    Datamemory_1/register_speicher[31][2]_i_5_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.124    24.587 f  Datamemory_1/register_speicher[31][2]_i_3/O
                         net (fo=1, routed)           1.450    26.037    Program_Counter_1/register_speicher_reg[31][2]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.161 r  Program_Counter_1/register_speicher[31][2]_i_1/O
                         net (fo=10, routed)          0.359    26.520    Reg_File_1/D[2]
    SLICE_X13Y74         FDRE                                         r  Reg_File_1/register_speicher_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        1.423    98.427    Reg_File_1/clk_out1
    SLICE_X13Y74         FDRE                                         r  Reg_File_1/register_speicher_reg[16][2]/C
                         clock pessimism              0.576    99.003    
                         clock uncertainty           -0.149    98.854    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)       -0.067    98.787    Reg_File_1/register_speicher_reg[16][2]
  -------------------------------------------------------------------
                         required time                         98.787    
                         arrival time                         -26.520    
  -------------------------------------------------------------------
                         slack                                 72.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.213%)  route 0.099ns (34.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][1]/Q
                         net (fo=3, routed)           0.099    -0.388    Datamemory_1/SEG1_N[1]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.343 r  Datamemory_1/SEG_Kathode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    Seven_segment_1/D[1]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.149    -0.466    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.091    -0.375    Seven_segment_1/SEG_Kathode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[67][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y56         FDRE                                         r  Datamemory_1/RAM_reg[67][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[67][2]/Q
                         net (fo=3, routed)           0.120    -0.358    Datamemory_1/SEG2_N[2]
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.313 r  Datamemory_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    Seven_segment_1/D[2]
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.831    -0.858    Seven_segment_1/clk_out1
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.149    -0.454    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.091    -0.363    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.348%)  route 0.127ns (40.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][7]/Q
                         net (fo=3, routed)           0.127    -0.360    Datamemory_1/SEG1_N[7]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  Datamemory_1/SEG_Kathode[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Seven_segment_1/D[7]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.149    -0.466    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.374    Seven_segment_1/SEG_Kathode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.105%)  route 0.152ns (44.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y54         FDRE                                         r  Datamemory_1/RAM_reg[68][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[68][3]/Q
                         net (fo=3, routed)           0.152    -0.327    Datamemory_1/SEG3_N[3]
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  Datamemory_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    Seven_segment_1/D[3]
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.831    -0.858    Seven_segment_1/clk_out1
    SLICE_X45Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.149    -0.454    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.092    -0.362    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.168%)  route 0.151ns (44.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][6]/Q
                         net (fo=3, routed)           0.151    -0.336    Datamemory_1/SEG1_N[6]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  Datamemory_1/SEG_Kathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Seven_segment_1/D[6]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.149    -0.466    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.374    Seven_segment_1/SEG_Kathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.216%)  route 0.171ns (47.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.563    -0.618    Seven_segment_1/clk_out1
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.171    -0.306    Seven_segment_1/Q[0]
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.046    -0.260 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.833    -0.857    Seven_segment_1/clk_out1
    SLICE_X45Y52         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.149    -0.456    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.107    -0.349    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.552%)  route 0.161ns (46.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.553    -0.628    Datamemory_1/clk_out1
    SLICE_X40Y69         FDRE                                         r  Datamemory_1/RAM_reg[66][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Datamemory_1/RAM_reg[66][5]/Q
                         net (fo=3, routed)           0.161    -0.326    Datamemory_1/SEG1_N[5]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.281 r  Datamemory_1/SEG_Kathode[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Seven_segment_1/D[5]
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.821    -0.869    Seven_segment_1/clk_out1
    SLICE_X41Y69         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.149    -0.466    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092    -0.374    Seven_segment_1/SEG_Kathode_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[65][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.289%)  route 0.170ns (47.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.562    -0.619    Datamemory_1/clk_out1
    SLICE_X45Y53         FDRE                                         r  Datamemory_1/RAM_reg[65][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Datamemory_1/RAM_reg[65][4]/Q
                         net (fo=3, routed)           0.170    -0.309    Datamemory_1/SEG0_N[4]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  Datamemory_1/SEG_Kathode[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Seven_segment_1/D[4]
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.833    -0.857    Seven_segment_1/clk_out1
    SLICE_X44Y52         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[4]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.149    -0.453    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.091    -0.362    Seven_segment_1/SEG_Kathode_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.552    -0.629    Program_Counter_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=10, routed)          0.091    -0.374    Program_Counter_1/PC_reg[6]
    SLICE_X8Y73          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.245 r  Program_Counter_1/PC_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.245    Program_Counter_1/PC_reg0_carry__0_n_4
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.818    -0.871    Program_Counter_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.149    -0.480    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.346    Program_Counter_1/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Datamemory_1/stackpointer_tp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/stackpointer_tp_reg[4]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.245%)  route 0.176ns (45.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.551    -0.630    Datamemory_1/clk_out1
    SLICE_X42Y78         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDSE (Prop_fdse_C_Q)         0.164    -0.466 r  Datamemory_1/stackpointer_tp_reg[4]/Q
                         net (fo=11, routed)          0.176    -0.290    Datamemory_1/stackpointer_tp_reg[4]
    SLICE_X42Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  Datamemory_1/stackpointer_tp[4]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.245    Datamemory_1/stackpointer_tp[4]_rep_i_1__0_n_0
    SLICE_X42Y79         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8410, routed)        0.820    -0.870    Datamemory_1/clk_out1
    SLICE_X42Y79         FDSE                                         r  Datamemory_1/stackpointer_tp_reg[4]_rep__0/C
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.149    -0.466    
    SLICE_X42Y79         FDSE (Hold_fdse_C_D)         0.120    -0.346    Datamemory_1/stackpointer_tp_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.101    





