//
// Written by Synplify
// Product Version "H-2013.03-1 "
// Program "Synplify Pro", Mapper "maprc, Build 1512R"
// Thu May 29 07:11:22 2014
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "noname"
// file 1 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhd\std.vhd "
// file 2 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhd\snps_haps_pkg.vhd "
// file 3 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhd\std1164.vhd "
// file 4 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhd\numeric.vhd "
// file 5 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhd\umr_capim.vhd "
// file 6 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhd\arith.vhd "
// file 7 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhd\unsigned.vhd "
// file 8 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\rev_1\ddr_out.vhd "
// file 9 "\c:\fpgatools\synopsys\fpga_h2013031\lib\altera\quartus_ii81\altera_mf.vhd "
// file 10 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhdl_sim\synplify.vhd "
// file 11 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhd\synattr.vhd "
// file 12 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\header_star_ssdu.vhd "
// file 13 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\br_cell_1clk.vhd "
// file 14 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhd\signed.vhd "
// file 15 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd "
// file 16 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd "
// file 17 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\comptage_temperature.vhd "
// file 18 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd "
// file 19 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40mhz_switchover_cycloneiii.vhd "
// file 20 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_cell.vhd "
// file 21 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mux_2_1.vhd "
// file 22 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mux_tdo.vhd "
// file 23 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd "
// file 24 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\filtre_latchup.vhd "
// file 25 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_latchup.vhd "
// file 26 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd "
// file 27 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\signaux_hybrides.vhd "
// file 28 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo8x256_cycloneiii.vhd "
// file 29 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo21x32_cycloneiii.vhd "
// file 30 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\date_stamp.vhd "
// file 31 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\shiftreg.vhd "
// file 32 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vhd\lpm.vhd "
// file 33 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd "
// file 34 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd "
// file 35 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd "
// file 36 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_avec_pulse.vhd "
// file 37 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\identificateur_8bits.vhd "
// file 38 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_latchup_general.vhd "
// file 39 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\gestion_hybrides_v4.vhd "
// file 40 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd "
// file 41 "\c:\fpgatools\synopsys\fpga_h2013031\lib\altera\altera.v "
// file 42 "\c:\fpgatools\synopsys\fpga_h2013031\lib\altera\quartus_ii101\cycloneiii.v "
// file 43 "\c:\fpgatools\synopsys\fpga_h2013031\lib\altera\quartus_ii101\altera_mf.v "
// file 44 "\c:\fpgatools\synopsys\fpga_h2013031\lib\altera\quartus_ii101\altera_lpm.v "
// file 45 "\c:\fpgatools\synopsys\fpga_h2013031\lib\altera\quartus_ii101\altera_primitives.v "
// file 46 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vlog\umr_capim.v "
// file 47 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vlog\scemi_objects.v "
// file 48 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vlog\scemi_pipes.svh "
// file 49 "\c:\fpgatools\synopsys\fpga_h2013031\lib\vlog\hypermods.v "
// file 50 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\c__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v "
// file 51 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc "
// file 52 "\c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc "
// file 53 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\rev_1\pin_assign.sdc "
// file 54 "\c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc "
// file 55 "\c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_fsm.sdc "

// VQM4.1+ 
module mega_func_pll_40MHz_switchover_cycloneIII (
  c0_derived_clock_RNIECOA,
  ladder_fpga_clock40MHz,
  c2_derived_clock_RNIG8F8,
  ladder_fpga_clock4MHz,
  c1_derived_clock_RNIFQJ9,
  ladder_fpga_clock80MHz,
  clock40mhz_xtal_bad,
  clock40mhz_fpga_bad,
  ladder_fpga_activeclock,
  reset_n_in_RNI6VGA,
  data_out,
  pll_40MHz_switchover_locked,
  clock40mhz_fpga,
  clock40mhz_xtal
)
;
output c0_derived_clock_RNIECOA ;
output ladder_fpga_clock40MHz ;
output c2_derived_clock_RNIG8F8 ;
output ladder_fpga_clock4MHz ;
output c1_derived_clock_RNIFQJ9 ;
output ladder_fpga_clock80MHz ;
output clock40mhz_xtal_bad ;
output clock40mhz_fpga_bad ;
output ladder_fpga_activeclock ;
input reset_n_in_RNI6VGA ;
input data_out ;
output pll_40MHz_switchover_locked ;
input clock40mhz_fpga ;
input clock40mhz_xtal ;
wire c0_derived_clock_RNIECOA ;
wire ladder_fpga_clock40MHz ;
wire c2_derived_clock_RNIG8F8 ;
wire ladder_fpga_clock4MHz ;
wire c1_derived_clock_RNIFQJ9 ;
wire ladder_fpga_clock80MHz ;
wire clock40mhz_xtal_bad ;
wire clock40mhz_fpga_bad ;
wire ladder_fpga_activeclock ;
wire reset_n_in_RNI6VGA ;
wire data_out ;
wire pll_40MHz_switchover_locked ;
wire clock40mhz_fpga ;
wire clock40mhz_xtal ;
wire [4:4] sub_wire1;
wire c0 ;
wire c2 ;
wire c1 ;
wire clkbad1 ;
wire clkbad0 ;
wire ladder_fpga_clock1MHz ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
  assign  c0_derived_clock_RNIECOA = ~ c0;
  assign  c2_derived_clock_RNIG8F8 = ~ c2;
  assign  c1_derived_clock_RNIFQJ9 = ~ c1;
//@40:680
//@40:680
//@40:680
//@40:680
//@40:680
// @19:182
  altpll altpll_component (
	.activeclock(ladder_fpga_activeclock),
	.areset(reset_n_in_RNI6VGA),
	.clk({sub_wire1[4], ladder_fpga_clock1MHz, c2, c1, c0}),
	.clkswitch(data_out),
	.locked(pll_40MHz_switchover_locked),
	.clkbad({clkbad1, clkbad0}),
	.inclk({clock40mhz_xtal, clock40mhz_fpga})
);
defparam altpll_component.width_clock =  5;
defparam altpll_component.switch_over_type =  "AUTO";
defparam altpll_component.self_reset_on_loss_lock =  "OFF";
defparam altpll_component.primary_clock =  "inclk0";
defparam altpll_component.port_extclk3 =  "PORT_UNUSED";
defparam altpll_component.port_extclk2 =  "PORT_UNUSED";
defparam altpll_component.port_extclk1 =  "PORT_UNUSED";
defparam altpll_component.port_extclk0 =  "PORT_UNUSED";
defparam altpll_component.port_clkena5 =  "PORT_UNUSED";
defparam altpll_component.port_clkena4 =  "PORT_UNUSED";
defparam altpll_component.port_clkena3 =  "PORT_UNUSED";
defparam altpll_component.port_clkena2 =  "PORT_UNUSED";
defparam altpll_component.port_clkena1 =  "PORT_UNUSED";
defparam altpll_component.port_clkena0 =  "PORT_UNUSED";
defparam altpll_component.port_clk5 =  "PORT_UNUSED";
defparam altpll_component.port_clk4 =  "PORT_UNUSED";
defparam altpll_component.port_clk3 =  "PORT_USED";
defparam altpll_component.port_clk2 =  "PORT_USED";
defparam altpll_component.port_clk1 =  "PORT_USED";
defparam altpll_component.port_clk0 =  "PORT_USED";
defparam altpll_component.port_scanwrite =  "PORT_UNUSED";
defparam altpll_component.port_scanread =  "PORT_UNUSED";
defparam altpll_component.port_scandone =  "PORT_UNUSED";
defparam altpll_component.port_scandataout =  "PORT_UNUSED";
defparam altpll_component.port_scandata =  "PORT_UNUSED";
defparam altpll_component.port_scanclkena =  "PORT_UNUSED";
defparam altpll_component.port_scanclk =  "PORT_UNUSED";
defparam altpll_component.port_scanaclr =  "PORT_UNUSED";
defparam altpll_component.port_pllena =  "PORT_UNUSED";
defparam altpll_component.port_phaseupdown =  "PORT_UNUSED";
defparam altpll_component.port_phasestep =  "PORT_UNUSED";
defparam altpll_component.port_phasedone =  "PORT_UNUSED";
defparam altpll_component.port_phasecounterselect =  "PORT_UNUSED";
defparam altpll_component.port_pfdena =  "PORT_UNUSED";
defparam altpll_component.port_locked =  "PORT_USED";
defparam altpll_component.port_inclk1 =  "PORT_USED";
defparam altpll_component.port_inclk0 =  "PORT_USED";
defparam altpll_component.port_fbin =  "PORT_UNUSED";
defparam altpll_component.port_configupdate =  "PORT_UNUSED";
defparam altpll_component.port_clkswitch =  "PORT_USED";
defparam altpll_component.port_clkloss =  "PORT_UNUSED";
defparam altpll_component.port_clkbad1 =  "PORT_USED";
defparam altpll_component.port_clkbad0 =  "PORT_USED";
defparam altpll_component.port_areset =  "PORT_USED";
defparam altpll_component.port_activeclock =  "PORT_USED";
defparam altpll_component.pll_type =  "AUTO";
defparam altpll_component.operation_mode =  "NORMAL";
defparam altpll_component.lpm_type =  "altpll";
defparam altpll_component.lpm_hint =  "CBX_MODULE_PREFIX=mega_func_pll_40MHz_switchover_cycloneIII";
defparam altpll_component.intended_device_family =  "Cyclone III";
defparam altpll_component.inclk1_input_frequency =  25000;
defparam altpll_component.inclk0_input_frequency =  25000;
defparam altpll_component.compensate_clock =  "CLK0";
defparam altpll_component.clk3_phase_shift =  "0";
defparam altpll_component.clk3_multiply_by =  1;
defparam altpll_component.clk3_duty_cycle =  50;
defparam altpll_component.clk3_divide_by =  40;
defparam altpll_component.clk2_phase_shift =  "0";
defparam altpll_component.clk2_multiply_by =  1;
defparam altpll_component.clk2_duty_cycle =  50;
defparam altpll_component.clk2_divide_by =  10;
defparam altpll_component.clk1_phase_shift =  "0";
defparam altpll_component.clk1_multiply_by =  2;
defparam altpll_component.clk1_duty_cycle =  50;
defparam altpll_component.clk1_divide_by =  1;
defparam altpll_component.clk0_phase_shift =  "0";
defparam altpll_component.clk0_multiply_by =  1;
defparam altpll_component.clk0_duty_cycle =  50;
defparam altpll_component.clk0_divide_by =  1;
defparam altpll_component.bandwidth_type =  "AUTO";
assign ladder_fpga_clock40MHz = c0;
assign ladder_fpga_clock4MHz = c2;
assign ladder_fpga_clock80MHz = c1;
assign clock40mhz_xtal_bad = clkbad1;
assign clock40mhz_fpga_bad = clkbad0;
endmodule /* mega_func_pll_40MHz_switchover_cycloneIII */

// VQM4.1+ 
module tap_control (
  sc_trstb_hybride_c_0,
  ladder_fpga_nbr_test_7,
  ladder_fpga_nbr_test_2,
  ladder_fpga_nbr_test_0,
  ladder_fpga_nbr_test_1,
  ladder_fpga_nbr_hold_7,
  ladder_fpga_nbr_hold_2,
  ladder_fpga_nbr_hold_0,
  ladder_fpga_nbr_hold_1,
  ladder_fpga_mux_status_count_integer_0,
  ladder_fpga_mux_status_count_integer_1,
  ladder_fpga_mux_statusin_3_3_0,
  ladder_fpga_mux_statusin_3_3_2,
  ladder_fpga_mux_statusin_3_3_5,
  ladder_fpga_mux_statusin_3_6_1,
  ladder_fpga_mux_statusin_3_6_7,
  ladder_fpga_mux_statusin_3_6_2,
  ladder_fpga_mux_statusin_3_6_0,
  ladder_fpga_mux_statusin_3_6_10,
  ladder_fpga_mux_statusin_3_6_11,
  ladder_fpga_mux_statusin_3_6_14,
  ladder_fpga_adc_bit_count_cs_integer_0,
  ladder_fpga_adc_bit_count_cs_integer_1,
  ladder_fpga_adc_bit_count_cs_integer_2,
  ladder_fpga_adc_bit_count_cs_integer_3,
  state_readout_1,
  state_readout_0,
  ladder_fpga_event_controller_state_2,
  ladder_fpga_event_controller_state_3,
  ladder_fpga_event_controller_state_4,
  ladder_fpga_event_controller_state_5,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_event_controller_state_1,
  cnt_readout_6,
  cnt_readout_5,
  cnt_readout_1,
  cnt_readout_2,
  cnt_readout_3,
  cnt_readout_4,
  cnt_readout_9,
  cnt_readout_0,
  cnt_readout_8,
  cnt_readout_7,
  ladder_addr_c_1,
  ladder_addr_c_0,
  card_ser_num_c_1,
  card_ser_num_c_0,
  card_ser_num_c_4,
  card_ser_num_c_3,
  ladder_fpga_sc_tck_c,
  ladder_fpga_sc_tck_c_i_i,
  shiftIR,
  shiftDR,
  reset_bar,
  etat_present_ret,
  etat_present_ret_0,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0,
  G_646,
  clockDR_0_a2,
  clockIR_0_a2,
  ladder_fpga_busy,
  pilotage_n,
  pilotage_n_0,
  pilotage_n_1,
  pilotage_n_2,
  data_out,
  data_out_0,
  crc_error,
  ladder_fpga_activeclock,
  debug_present_n_c,
  des_lock_c,
  pilotage_n_3,
  pilotage_n_4,
  pilotage_n_5,
  pilotage_n_6,
  data_out_1,
  data_out_1_0,
  ladder_fpga_adc_select_n5_i_o2,
  ladder_fpga_sc_tms_c,
  data_out_2,
  data_out_3,
  ladder_fpga_adc_select_n_1_0_0_g0,
  state_readout_ns_0_4__g2,
  N_981_i_0_g0,
  holdin_echelle_c,
  N_987_i_0_g0,
  ladder_fpga_event_controller_state_ns_0_3__g0_i,
  tokenin_pulse_ok,
  ladder_fpga_event_controller_state_ns_0_2__g0_i,
  N_983_i_0_g0,
  tokenin_echelle_c,
  N_989_i_0_g0,
  cnt_readoutlde,
  reset_n_c,
  un1_reset_n_2_x,
  ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i,
  adc_cnt_enable,
  ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i,
  ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i,
  ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i,
  N_739_i_0_g0_i,
  G_656,
  G_665,
  G_662,
  G_653,
  G_650,
  testin_echelle_c,
  usb_present_c
)
;
input sc_trstb_hybride_c_0 ;
input ladder_fpga_nbr_test_7 ;
input ladder_fpga_nbr_test_2 ;
input ladder_fpga_nbr_test_0 ;
input ladder_fpga_nbr_test_1 ;
input ladder_fpga_nbr_hold_7 ;
input ladder_fpga_nbr_hold_2 ;
input ladder_fpga_nbr_hold_0 ;
input ladder_fpga_nbr_hold_1 ;
input ladder_fpga_mux_status_count_integer_0 ;
input ladder_fpga_mux_status_count_integer_1 ;
output ladder_fpga_mux_statusin_3_3_0 ;
output ladder_fpga_mux_statusin_3_3_2 ;
output ladder_fpga_mux_statusin_3_3_5 ;
output ladder_fpga_mux_statusin_3_6_1 ;
output ladder_fpga_mux_statusin_3_6_7 ;
output ladder_fpga_mux_statusin_3_6_2 ;
output ladder_fpga_mux_statusin_3_6_0 ;
output ladder_fpga_mux_statusin_3_6_10 ;
output ladder_fpga_mux_statusin_3_6_11 ;
output ladder_fpga_mux_statusin_3_6_14 ;
input ladder_fpga_adc_bit_count_cs_integer_0 ;
input ladder_fpga_adc_bit_count_cs_integer_1 ;
input ladder_fpga_adc_bit_count_cs_integer_2 ;
input ladder_fpga_adc_bit_count_cs_integer_3 ;
input state_readout_1 ;
input state_readout_0 ;
input ladder_fpga_event_controller_state_2 ;
input ladder_fpga_event_controller_state_3 ;
input ladder_fpga_event_controller_state_4 ;
input ladder_fpga_event_controller_state_5 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_event_controller_state_1 ;
input cnt_readout_6 ;
input cnt_readout_5 ;
input cnt_readout_1 ;
input cnt_readout_2 ;
input cnt_readout_3 ;
input cnt_readout_4 ;
input cnt_readout_9 ;
input cnt_readout_0 ;
input cnt_readout_8 ;
input cnt_readout_7 ;
input ladder_addr_c_1 ;
input ladder_addr_c_0 ;
input card_ser_num_c_1 ;
input card_ser_num_c_0 ;
input card_ser_num_c_4 ;
input card_ser_num_c_3 ;
input ladder_fpga_sc_tck_c ;
input ladder_fpga_sc_tck_c_i_i ;
output shiftIR ;
output shiftDR ;
output reset_bar ;
output etat_present_ret ;
output etat_present_ret_0 ;
output sc_updateDR_0x09_15 ;
output sc_updateDR_0x09_0_0_g0 ;
output G_646 ;
output clockDR_0_a2 ;
output clockIR_0_a2 ;
input ladder_fpga_busy ;
input pilotage_n ;
input pilotage_n_0 ;
input pilotage_n_1 ;
input pilotage_n_2 ;
input data_out ;
input data_out_0 ;
input crc_error /* synthesis syn_tristate = 1 */ ;
input ladder_fpga_activeclock ;
input debug_present_n_c ;
input des_lock_c ;
input pilotage_n_3 ;
input pilotage_n_4 ;
input pilotage_n_5 ;
input pilotage_n_6 ;
input data_out_1 ;
input data_out_1_0 ;
output ladder_fpga_adc_select_n5_i_o2 ;
input ladder_fpga_sc_tms_c ;
input data_out_2 ;
input data_out_3 ;
output ladder_fpga_adc_select_n_1_0_0_g0 ;
output state_readout_ns_0_4__g2 ;
output N_981_i_0_g0 ;
input holdin_echelle_c ;
output N_987_i_0_g0 ;
output ladder_fpga_event_controller_state_ns_0_3__g0_i ;
input tokenin_pulse_ok ;
output ladder_fpga_event_controller_state_ns_0_2__g0_i ;
output N_983_i_0_g0 ;
input tokenin_echelle_c ;
output N_989_i_0_g0 ;
output cnt_readoutlde ;
input reset_n_c ;
input un1_reset_n_2_x ;
output ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i ;
input adc_cnt_enable ;
output ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i ;
output ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i ;
output ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i ;
output N_739_i_0_g0_i ;
output G_656 ;
output G_665 ;
output G_662 ;
output G_653 ;
output G_650 ;
input testin_echelle_c ;
input usb_present_c ;
wire sc_trstb_hybride_c_0 ;
wire ladder_fpga_nbr_test_7 ;
wire ladder_fpga_nbr_test_2 ;
wire ladder_fpga_nbr_test_0 ;
wire ladder_fpga_nbr_test_1 ;
wire ladder_fpga_nbr_hold_7 ;
wire ladder_fpga_nbr_hold_2 ;
wire ladder_fpga_nbr_hold_0 ;
wire ladder_fpga_nbr_hold_1 ;
wire ladder_fpga_mux_status_count_integer_0 ;
wire ladder_fpga_mux_status_count_integer_1 ;
wire ladder_fpga_mux_statusin_3_3_0 ;
wire ladder_fpga_mux_statusin_3_3_2 ;
wire ladder_fpga_mux_statusin_3_3_5 ;
wire ladder_fpga_mux_statusin_3_6_1 ;
wire ladder_fpga_mux_statusin_3_6_7 ;
wire ladder_fpga_mux_statusin_3_6_2 ;
wire ladder_fpga_mux_statusin_3_6_0 ;
wire ladder_fpga_mux_statusin_3_6_10 ;
wire ladder_fpga_mux_statusin_3_6_11 ;
wire ladder_fpga_mux_statusin_3_6_14 ;
wire ladder_fpga_adc_bit_count_cs_integer_0 ;
wire ladder_fpga_adc_bit_count_cs_integer_1 ;
wire ladder_fpga_adc_bit_count_cs_integer_2 ;
wire ladder_fpga_adc_bit_count_cs_integer_3 ;
wire state_readout_1 ;
wire state_readout_0 ;
wire ladder_fpga_event_controller_state_2 ;
wire ladder_fpga_event_controller_state_3 ;
wire ladder_fpga_event_controller_state_4 ;
wire ladder_fpga_event_controller_state_5 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_event_controller_state_1 ;
wire cnt_readout_6 ;
wire cnt_readout_5 ;
wire cnt_readout_1 ;
wire cnt_readout_2 ;
wire cnt_readout_3 ;
wire cnt_readout_4 ;
wire cnt_readout_9 ;
wire cnt_readout_0 ;
wire cnt_readout_8 ;
wire cnt_readout_7 ;
wire ladder_addr_c_1 ;
wire ladder_addr_c_0 ;
wire card_ser_num_c_1 ;
wire card_ser_num_c_0 ;
wire card_ser_num_c_4 ;
wire card_ser_num_c_3 ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tck_c_i_i ;
wire shiftIR ;
wire shiftDR ;
wire reset_bar ;
wire etat_present_ret ;
wire etat_present_ret_0 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire G_646 ;
wire clockDR_0_a2 ;
wire clockIR_0_a2 ;
wire ladder_fpga_busy ;
wire pilotage_n ;
wire pilotage_n_0 ;
wire pilotage_n_1 ;
wire pilotage_n_2 ;
wire data_out ;
wire data_out_0 ;
wire crc_error ;
wire ladder_fpga_activeclock ;
wire debug_present_n_c ;
wire des_lock_c ;
wire pilotage_n_3 ;
wire pilotage_n_4 ;
wire pilotage_n_5 ;
wire pilotage_n_6 ;
wire data_out_1 ;
wire data_out_1_0 ;
wire ladder_fpga_adc_select_n5_i_o2 ;
wire ladder_fpga_sc_tms_c ;
wire data_out_2 ;
wire data_out_3 ;
wire ladder_fpga_adc_select_n_1_0_0_g0 ;
wire state_readout_ns_0_4__g2 ;
wire N_981_i_0_g0 ;
wire holdin_echelle_c ;
wire N_987_i_0_g0 ;
wire ladder_fpga_event_controller_state_ns_0_3__g0_i ;
wire tokenin_pulse_ok ;
wire ladder_fpga_event_controller_state_ns_0_2__g0_i ;
wire N_983_i_0_g0 ;
wire tokenin_echelle_c ;
wire N_989_i_0_g0 ;
wire cnt_readoutlde ;
wire reset_n_c ;
wire un1_reset_n_2_x ;
wire ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i ;
wire adc_cnt_enable ;
wire ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i ;
wire ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i ;
wire ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i ;
wire N_739_i_0_g0_i ;
wire G_656 ;
wire G_665 ;
wire G_662 ;
wire G_653 ;
wire G_650 ;
wire testin_echelle_c ;
wire usb_present_c ;
wire [15:0] etat_present;
wire [17:3] ladder_fpga_mux_statusin_3_4;
wire [17:17] ladder_fpga_mux_statusin_3_5;
wire [17:12] ladder_fpga_mux_statusin_3_3_a;
wire [14:14] ladder_fpga_mux_statusin_3_2_x;
wire [14:13] ladder_fpga_mux_statusin_3_5_x;
wire [14:13] ladder_fpga_mux_statusin_3_4_x;
wire etat_present_ns_10_1_0_a2_4_g0 ;
wire etat_present_tr29_0_a2_0_g0 ;
wire etat_present_ns_9_1_0_a2_0_g0 ;
wire etat_present_ns_8_1_0_a2_0_g0 ;
wire etat_present_ns_7_1_0_0_g0_0 ;
wire etat_present_tr21_0_a2_0_g0 ;
wire etat_present_tr20_0_a2_0_g0 ;
wire etat_present_ns_6_1_0_a2_4_g0 ;
wire etat_present_tr17_0_a2_0_g0 ;
wire etat_present_ns_5_1_0_a2_5_g0 ;
wire etat_present_ns_4_1_0_a2_3_g0 ;
wire etat_present_ns_3_1_0_0_g0_0 ;
wire etat_present_tr9_0_a2_0_g0 ;
wire etat_present_ns_2_1_0_a2_0_g0 ;
wire etat_present_ns_1_1_0_0_g0_0 ;
wire etat_present_ns_0_1_0_a2_5_g0 ;
wire sc_updateDR_0x01 ;
wire sc_updateDR_0x01_0_0_g0 ;
wire VCC ;
wire sc_updateDR_0x03 ;
wire sc_updateDR_0x03_0_0_g0 ;
wire sc_updateDR_0x04 ;
wire sc_updateDR_0x04_0_0_g0 ;
wire sc_updateDR_0x08 ;
wire sc_updateDR_0x08_0_0_g0 ;
wire sc_updateDR_0x0b ;
wire sc_updateDR_0x0b_0_0_g0 ;
wire updateIR ;
wire clockIR_0_a2_0 ;
wire clockDR_0_a2_0 ;
wire etat_present_ns_10_1_0_a2_1 ;
wire etat_present_ns_5_1_0_a2_1 ;
wire ladder_fpga_event_controller_state_ns_0_3__g0_i_o3 ;
wire sc_updateDR_0x04_0_0_g2_2 ;
wire N_739_i_0_g0_i_a3_5 ;
wire etat_present_ns_6_1_0_a2_2 ;
wire etat_present_tr20_0_a2_0_g0_5 ;
wire etat_present_ns_6_1_0_a2_0 ;
wire etat_present_ns_10_1_0_a2_0 ;
wire etat_present_ns_5_1_0_a2_2 ;
wire un3_ladder_fpga_adc_bit_count_cs_integer_sum2 ;
wire N_981_i_0_g0_1 ;
wire sc_updateDR_0x08_0_sqmuxa_i_a2 ;
wire etat_present_ns_0_1_0_a2_5_g0_4 ;
wire sc_updateDR_0x04_0_0_g2_1 ;
wire N_739_i_0_g0_i_a3_6 ;
wire N_739_i_0_g0_i_a3_7 ;
wire etat_present_ns_9_1_0_a2_0_g0_1 ;
wire etat_present_ns_1_1_0_a2_1 ;
wire un3_ladder_fpga_adc_bit_count_cs_integer_sum3 ;
wire ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x ;
wire etat_present_ns_2_1_0_a2_0_g0_1 ;
wire etat_present_ns_5_1_0_a2_5_g0_1 ;
wire etat_present_tr17_0_a2_0_g0_3_0 ;
wire etat_present_ns_9_1_0_a2_0_g0_5 ;
wire etat_present_ns_0_1_0_a2_5_g0_1 ;
wire etat_present_ns_7_1_0_a2_3 ;
wire etat_present_ns_1_1_0_a2_0_2 ;
wire sc_updateDR_0x09_0_0_g2_1 ;
wire sc_updateDR_0x01_0_0_g2_1 ;
wire N_739_i_0_g0_i_a3 ;
wire etat_present_ns_4_1_0_a2_3_g0_1_1 ;
wire etat_present_ns_5_1_0_a2_5_g0_2 ;
wire etat_present_tr21_0_a2_0_g0_a ;
wire etat_present_ns_6_1_0_a2_4_g0_3 ;
wire etat_present_ns_7_1_0_0_g0_0_a3_1 ;
wire etat_present_tr9_0_a2_0_g0_1 ;
wire etat_present_ns_7_1_0_0_g1_1 ;
wire etat_present_ns_1_1_0_0_g2 ;
wire sc_updateDR_0x08_0_0_g0_a ;
wire etat_present_tr17_0_a2_0_g0_1_x ;
wire etat_present_ns_4_1_0_a2_3_g0_1_0 ;
wire etat_present_ns_8_1_0_a2_0_g0_1 ;
wire etat_present_ns_10_1_0_a2_4_g0_a ;
wire etat_present_tr29_0_a2_0_g0_1_x ;
wire etat_present_ns_7_1_0_0_g1 ;
wire etat_present_ns_3_1_0_0_g1 ;
wire N_5210 ;
wire N_5208 ;
wire N_5206 ;
wire N_5204 ;
wire N_5202 ;
wire N_5200 ;
wire N_5198 ;
wire N_5196 ;
wire N_5194 ;
wire N_5192 ;
wire N_5190 ;
wire N_5188 ;
wire N_5186 ;
wire N_5184 ;
wire N_5182 ;
wire N_5180 ;
wire N_5_0 ;
wire N_4_0 ;
wire N_5 ;
wire N_4 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5_1 ;
wire N_4_1 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @23:75
  dffeas etat_present_15_ (
	.q(etat_present[15]),
	.d(etat_present_ns_10_1_0_a2_4_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_15_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_14_ (
	.q(etat_present[14]),
	.d(etat_present_tr29_0_a2_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_14_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_13_ (
	.q(etat_present[13]),
	.d(etat_present_ns_9_1_0_a2_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_13_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_12_ (
	.q(etat_present[12]),
	.d(etat_present_ns_8_1_0_a2_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_12_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_11_ (
	.q(etat_present[11]),
	.d(etat_present_ns_7_1_0_0_g0_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_11_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_10_ (
	.q(etat_present[10]),
	.d(etat_present_tr21_0_a2_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_10_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_9_ (
	.q(etat_present[9]),
	.d(etat_present_tr20_0_a2_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_9_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_8_ (
	.q(etat_present[8]),
	.d(etat_present_ns_6_1_0_a2_4_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_8_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_7_ (
	.q(etat_present[7]),
	.d(etat_present_tr17_0_a2_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_7_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_6_ (
	.q(etat_present[6]),
	.d(etat_present_ns_5_1_0_a2_5_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_6_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_5_ (
	.q(etat_present[5]),
	.d(etat_present_ns_4_1_0_a2_3_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_5_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_4_ (
	.q(etat_present[4]),
	.d(etat_present_ns_3_1_0_0_g0_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_4_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_3_ (
	.q(etat_present[3]),
	.d(etat_present_tr9_0_a2_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_3_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_2_ (
	.q(etat_present[2]),
	.d(etat_present_ns_2_1_0_a2_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_2_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_1_ (
	.q(etat_present[1]),
	.d(etat_present_ns_1_1_0_0_g0_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_1_.is_wysiwyg="TRUE";
// @23:75
  dffeas etat_present_0_ (
	.q(etat_present[0]),
	.d(etat_present_ns_0_1_0_a2_5_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_0_.is_wysiwyg="TRUE";
// @23:216
  dffeas sc_updateDR_0x01_Z (
	.q(sc_updateDR_0x01),
	.d(sc_updateDR_0x01_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x01_Z.is_wysiwyg="TRUE";
// @23:216
  dffeas sc_updateDR_0x03_Z (
	.q(sc_updateDR_0x03),
	.d(sc_updateDR_0x03_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x03_Z.is_wysiwyg="TRUE";
// @23:216
  dffeas sc_updateDR_0x04_Z (
	.q(sc_updateDR_0x04),
	.d(sc_updateDR_0x04_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x04_Z.is_wysiwyg="TRUE";
// @23:216
  dffeas sc_updateDR_0x08_Z (
	.q(sc_updateDR_0x08),
	.d(sc_updateDR_0x08_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x08_Z.is_wysiwyg="TRUE";
// @23:216
  dffeas sc_updateDR_0x0b_Z (
	.q(sc_updateDR_0x0b),
	.d(sc_updateDR_0x0b_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x0b_Z.is_wysiwyg="TRUE";
// @23:216
  dffeas updateIR_Z (
	.q(updateIR),
	.d(etat_present[15]),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam updateIR_Z.is_wysiwyg="TRUE";
// @23:216
  dffeas shiftIR_Z (
	.q(shiftIR),
	.d(etat_present[11]),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shiftIR_Z.is_wysiwyg="TRUE";
// @23:216
  dffeas shiftDR_Z (
	.q(shiftDR),
	.d(etat_present[4]),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shiftDR_Z.is_wysiwyg="TRUE";
// @23:347
  dffeas reset_bar_Z (
	.q(reset_bar),
	.d(etat_present[0]),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam reset_bar_Z.is_wysiwyg="TRUE";
  dffeas etat_present_ret_Z (
	.q(etat_present_ret),
	.d(clockIR_0_a2_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_ret_Z.is_wysiwyg="TRUE";
  dffeas etat_present_ret_0_Z (
	.q(etat_present_ret_0),
	.d(clockDR_0_a2_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_ret_0_Z.is_wysiwyg="TRUE";
// @23:216
  dffeas sc_updateDR_0x09_15_Z (
	.q(sc_updateDR_0x09_15),
	.d(sc_updateDR_0x09_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_15_Z.is_wysiwyg="TRUE";
// @23:75
  cycloneiii_lcell_comb etat_present_ns_10_1_0_a2_1_cZ (
	.combout(etat_present_ns_10_1_0_a2_1),
	.dataa(etat_present[13]),
	.datab(etat_present[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam etat_present_ns_10_1_0_a2_1_cZ.lut_mask=16'h1111;
defparam etat_present_ns_10_1_0_a2_1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb updateIR_RNI627H (
	.combout(G_646),
	.dataa(updateIR),
	.datab(etat_present[15]),
	.datac(VCC),
	.datad(VCC)
);
defparam updateIR_RNI627H.lut_mask=16'h4444;
defparam updateIR_RNI627H.sum_lutc_input="datac";
// @23:75
  cycloneiii_lcell_comb etat_present_ns_5_1_0_a2_1_cZ (
	.combout(etat_present_ns_5_1_0_a2_1),
	.dataa(etat_present[7]),
	.datab(etat_present[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam etat_present_ns_5_1_0_a2_1_cZ.lut_mask=16'h4444;
defparam etat_present_ns_5_1_0_a2_1_cZ.sum_lutc_input="datac";
// @23:338
  cycloneiii_lcell_comb clockDR_0_a2_cZ (
	.combout(clockDR_0_a2),
	.dataa(etat_present[4]),
	.datab(etat_present[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam clockDR_0_a2_cZ.lut_mask=16'h1111;
defparam clockDR_0_a2_cZ.sum_lutc_input="datac";
// @23:335
  cycloneiii_lcell_comb clockIR_0_a2_cZ (
	.combout(clockIR_0_a2),
	.dataa(etat_present[11]),
	.datab(etat_present[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam clockIR_0_a2_cZ.lut_mask=16'h1111;
defparam clockIR_0_a2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_0_3__g0_i_o3_cZ (
	.combout(ladder_fpga_event_controller_state_ns_0_3__g0_i_o3),
	.dataa(ladder_fpga_event_controller_state_2),
	.datab(ladder_fpga_busy),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_ns_0_3__g0_i_o3_cZ.lut_mask=16'h8888;
defparam ladder_fpga_event_controller_state_ns_0_3__g0_i_o3_cZ.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_10_ (
	.combout(ladder_fpga_mux_statusin_3_4[10]),
	.dataa(ladder_fpga_nbr_test_7),
	.datab(ladder_fpga_nbr_hold_7),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_10_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_10_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_5_ (
	.combout(ladder_fpga_mux_statusin_3_4[5]),
	.dataa(ladder_fpga_nbr_test_2),
	.datab(ladder_fpga_nbr_hold_2),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_5_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_5_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_3_ (
	.combout(ladder_fpga_mux_statusin_3_4[3]),
	.dataa(ladder_fpga_nbr_test_0),
	.datab(ladder_fpga_nbr_hold_0),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_3_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_3_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_17_ (
	.combout(ladder_fpga_mux_statusin_3_4[17]),
	.dataa(pilotage_n),
	.datab(pilotage_n_0),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_17_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_17_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_17_ (
	.combout(ladder_fpga_mux_statusin_3_5[17]),
	.dataa(pilotage_n_1),
	.datab(pilotage_n_2),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_17_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_17_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_4_ (
	.combout(ladder_fpga_mux_statusin_3_4[4]),
	.dataa(ladder_fpga_nbr_test_1),
	.datab(ladder_fpga_nbr_hold_1),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_4_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x04_0_0_g2_2_cZ (
	.combout(sc_updateDR_0x04_0_0_g2_2),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x04_0_0_g2_2_cZ.lut_mask=16'h2222;
defparam sc_updateDR_0x04_0_0_g2_2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb N_739_i_0_g0_i_a3_5_cZ (
	.combout(N_739_i_0_g0_i_a3_5),
	.dataa(cnt_readout_6),
	.datab(cnt_readout_5),
	.datac(VCC),
	.datad(VCC)
);
defparam N_739_i_0_g0_i_a3_5_cZ.lut_mask=16'heeee;
defparam N_739_i_0_g0_i_a3_5_cZ.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_4_ (
	.combout(ladder_fpga_mux_statusin_3_6_1),
	.dataa(ladder_fpga_mux_status_count_integer_1),
	.datab(ladder_fpga_mux_statusin_3_4[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_4_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_4_.sum_lutc_input="datac";
// @23:75
  cycloneiii_lcell_comb etat_present_ns_6_1_0_a2_2_cZ (
	.combout(etat_present_ns_6_1_0_a2_2),
	.dataa(etat_present[2]),
	.datab(etat_present[14]),
	.datac(etat_present[9]),
	.datad(etat_present[12])
);
defparam etat_present_ns_6_1_0_a2_2_cZ.lut_mask=16'h0001;
defparam etat_present_ns_6_1_0_a2_2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNI5TTL_12_ (
	.combout(etat_present_tr20_0_a2_0_g0_5),
	.dataa(etat_present[9]),
	.datab(etat_present[12]),
	.datac(etat_present_ns_6_1_0_a2_0),
	.datad(VCC)
);
defparam etat_present_RNI5TTL_12_.lut_mask=16'h1010;
defparam etat_present_RNI5TTL_12_.sum_lutc_input="datac";
// @23:75
  cycloneiii_lcell_comb etat_present_ns_10_1_0_a2_0_cZ (
	.combout(etat_present_ns_10_1_0_a2_0),
	.dataa(etat_present[5]),
	.datab(etat_present[13]),
	.datac(etat_present[0]),
	.datad(etat_present[7])
);
defparam etat_present_ns_10_1_0_a2_0_cZ.lut_mask=16'h0010;
defparam etat_present_ns_10_1_0_a2_0_cZ.sum_lutc_input="datac";
// @23:75
  cycloneiii_lcell_comb etat_present_ns_5_1_0_a2_2_cZ (
	.combout(etat_present_ns_5_1_0_a2_2),
	.dataa(etat_present[1]),
	.datab(etat_present[15]),
	.datac(etat_present[8]),
	.datad(VCC)
);
defparam etat_present_ns_5_1_0_a2_2_cZ.lut_mask=16'h0101;
defparam etat_present_ns_5_1_0_a2_2_cZ.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_10_ (
	.combout(ladder_fpga_mux_statusin_3_6_7),
	.dataa(ladder_fpga_mux_status_count_integer_1),
	.datab(ladder_fpga_mux_statusin_3_4[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_10_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_10_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_5_ (
	.combout(ladder_fpga_mux_statusin_3_6_2),
	.dataa(ladder_fpga_mux_status_count_integer_1),
	.datab(ladder_fpga_mux_statusin_3_4[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_5_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_5_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_3_ (
	.combout(ladder_fpga_mux_statusin_3_6_0),
	.dataa(ladder_fpga_mux_status_count_integer_1),
	.datab(ladder_fpga_mux_statusin_3_4[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_3_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb un3_ladder_fpga_adc_bit_count_cs_integer_sum2_cZ (
	.combout(un3_ladder_fpga_adc_bit_count_cs_integer_sum2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_0),
	.datab(ladder_fpga_adc_bit_count_cs_integer_1),
	.datac(ladder_fpga_adc_bit_count_cs_integer_2),
	.datad(VCC)
);
defparam un3_ladder_fpga_adc_bit_count_cs_integer_sum2_cZ.lut_mask=16'h1e1e;
defparam un3_ladder_fpga_adc_bit_count_cs_integer_sum2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb N_981_i_0_g0_1_cZ (
	.combout(N_981_i_0_g0_1),
	.dataa(ladder_fpga_event_controller_state_2),
	.datab(ladder_fpga_event_controller_state_3),
	.datac(ladder_fpga_event_controller_state_4),
	.datad(VCC)
);
defparam N_981_i_0_g0_1_cZ.lut_mask=16'h0101;
defparam N_981_i_0_g0_1_cZ.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_12_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[12]),
	.dataa(crc_error),
	.datab(ladder_fpga_activeclock),
	.datac(ladder_fpga_mux_status_count_integer_1),
	.datad(ladder_fpga_mux_status_count_integer_0)
);
defparam ladder_fpga_mux_statusin_3_3_a_12_.lut_mask=16'h05fc;
defparam ladder_fpga_mux_statusin_3_3_a_12_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_12_ (
	.combout(ladder_fpga_mux_statusin_3_3_0),
	.dataa(debug_present_n_c),
	.datab(ladder_fpga_event_controller_state_5),
	.datac(ladder_fpga_mux_status_count_integer_1),
	.datad(ladder_fpga_mux_statusin_3_3_a[12])
);
defparam ladder_fpga_mux_statusin_3_3_12_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_12_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_14_ (
	.combout(ladder_fpga_mux_statusin_3_3_2),
	.dataa(des_lock_c),
	.datab(ladder_fpga_mux_status_count_integer_1),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(ladder_fpga_mux_statusin_3_2_x[14])
);
defparam ladder_fpga_mux_statusin_3_3_14_.lut_mask=16'hef23;
defparam ladder_fpga_mux_statusin_3_3_14_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_13_ (
	.combout(ladder_fpga_mux_statusin_3_6_10),
	.dataa(ladder_fpga_mux_status_count_integer_1),
	.datab(ladder_fpga_mux_statusin_3_5_x[13]),
	.datac(ladder_fpga_mux_statusin_3_4_x[13]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_13_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_13_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_14_ (
	.combout(ladder_fpga_mux_statusin_3_6_11),
	.dataa(ladder_fpga_mux_status_count_integer_1),
	.datab(ladder_fpga_mux_statusin_3_5_x[14]),
	.datac(ladder_fpga_mux_statusin_3_4_x[14]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_14_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_14_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_17_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[17]),
	.dataa(pilotage_n_3),
	.datab(pilotage_n_4),
	.datac(ladder_fpga_mux_status_count_integer_1),
	.datad(ladder_fpga_mux_status_count_integer_0)
);
defparam ladder_fpga_mux_statusin_3_3_a_17_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_17_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_17_ (
	.combout(ladder_fpga_mux_statusin_3_3_5),
	.dataa(pilotage_n_5),
	.datab(pilotage_n_6),
	.datac(ladder_fpga_mux_status_count_integer_1),
	.datad(ladder_fpga_mux_statusin_3_3_a[17])
);
defparam ladder_fpga_mux_statusin_3_3_17_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_17_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_17_ (
	.combout(ladder_fpga_mux_statusin_3_6_14),
	.dataa(ladder_fpga_mux_status_count_integer_1),
	.datab(ladder_fpga_mux_statusin_3_5[17]),
	.datac(ladder_fpga_mux_statusin_3_4[17]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_17_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_17_.sum_lutc_input="datac";
// @23:75
  cycloneiii_lcell_comb sc_updateDR_0x08_0_sqmuxa_i_a2_cZ (
	.combout(sc_updateDR_0x08_0_sqmuxa_i_a2),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(data_out_1_0),
	.datad(VCC)
);
defparam sc_updateDR_0x08_0_sqmuxa_i_a2_cZ.lut_mask=16'h1010;
defparam sc_updateDR_0x08_0_sqmuxa_i_a2_cZ.sum_lutc_input="datac";
// @40:1337
  cycloneiii_lcell_comb proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2 (
	.combout(ladder_fpga_adc_select_n5_i_o2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_2),
	.datab(ladder_fpga_adc_bit_count_cs_integer_3),
	.datac(ladder_fpga_adc_bit_count_cs_integer_1),
	.datad(VCC)
);
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2.lut_mask=16'hfefe;
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNID50F_12_ (
	.combout(etat_present_ns_0_1_0_a2_5_g0_4),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[14]),
	.datac(etat_present[2]),
	.datad(etat_present[12])
);
defparam etat_present_RNID50F_12_.lut_mask=16'h0002;
defparam etat_present_RNID50F_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x04_0_0_g2_1_cZ (
	.combout(sc_updateDR_0x04_0_0_g2_1),
	.dataa(data_out_1_0),
	.datab(data_out_2),
	.datac(data_out_3),
	.datad(data_out_1)
);
defparam sc_updateDR_0x04_0_0_g2_1_cZ.lut_mask=16'h0002;
defparam sc_updateDR_0x04_0_0_g2_1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb N_739_i_0_g0_i_a3_6_cZ (
	.combout(N_739_i_0_g0_i_a3_6),
	.dataa(cnt_readout_1),
	.datab(cnt_readout_2),
	.datac(cnt_readout_3),
	.datad(cnt_readout_4)
);
defparam N_739_i_0_g0_i_a3_6_cZ.lut_mask=16'hfffe;
defparam N_739_i_0_g0_i_a3_6_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb N_739_i_0_g0_i_a3_7_cZ (
	.combout(N_739_i_0_g0_i_a3_7),
	.dataa(cnt_readout_9),
	.datab(state_readout_1),
	.datac(cnt_readout_0),
	.datad(cnt_readout_8)
);
defparam N_739_i_0_g0_i_a3_7_cZ.lut_mask=16'hfdff;
defparam N_739_i_0_g0_i_a3_7_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_1_13_ (
	.combout(etat_present_ns_9_1_0_a2_0_g0_1),
	.dataa(etat_present[12]),
	.datab(etat_present[13]),
	.datac(etat_present_ns_6_1_0_a2_0),
	.datad(VCC)
);
defparam etat_present_RNO_1_13_.lut_mask=16'h6060;
defparam etat_present_RNO_1_13_.sum_lutc_input="datac";
// @23:75
  cycloneiii_lcell_comb etat_present_ns_1_1_0_a2_1_cZ (
	.combout(etat_present_ns_1_1_0_a2_1),
	.dataa(etat_present[1]),
	.datab(etat_present[15]),
	.datac(etat_present[8]),
	.datad(etat_present[6])
);
defparam etat_present_ns_1_1_0_a2_1_cZ.lut_mask=16'h0016;
defparam etat_present_ns_1_1_0_a2_1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb un3_ladder_fpga_adc_bit_count_cs_integer_sum3_cZ (
	.combout(un3_ladder_fpga_adc_bit_count_cs_integer_sum3),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_0),
	.datab(ladder_fpga_adc_bit_count_cs_integer_1),
	.datac(ladder_fpga_adc_bit_count_cs_integer_2),
	.datad(ladder_fpga_adc_bit_count_cs_integer_3)
);
defparam un3_ladder_fpga_adc_bit_count_cs_integer_sum3_cZ.lut_mask=16'h01fe;
defparam un3_ladder_fpga_adc_bit_count_cs_integer_sum3_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_select_n_1_0_0_g0_cZ (
	.combout(ladder_fpga_adc_select_n_1_0_0_g0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_2),
	.datab(ladder_fpga_adc_bit_count_cs_integer_3),
	.datac(ladder_fpga_adc_bit_count_cs_integer_1),
	.datad(state_readout_0)
);
defparam ladder_fpga_adc_select_n_1_0_0_g0_cZ.lut_mask=16'hfe00;
defparam ladder_fpga_adc_select_n_1_0_0_g0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_ns_0_4__g2_cZ (
	.combout(state_readout_ns_0_4__g2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_2),
	.datab(ladder_fpga_adc_bit_count_cs_integer_3),
	.datac(ladder_fpga_adc_bit_count_cs_integer_1),
	.datad(ladder_fpga_adc_bit_count_cs_integer_0)
);
defparam state_readout_ns_0_4__g2_cZ.lut_mask=16'hfeff;
defparam state_readout_ns_0_4__g2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb N_981_i_0_g0_cZ (
	.combout(N_981_i_0_g0),
	.dataa(holdin_echelle_c),
	.datab(ladder_fpga_busy),
	.datac(ladder_fpga_event_controller_state_0),
	.datad(N_981_i_0_g0_1)
);
defparam N_981_i_0_g0_cZ.lut_mask=16'hcaff;
defparam N_981_i_0_g0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb N_987_i_0_g0_cZ (
	.combout(N_987_i_0_g0),
	.dataa(holdin_echelle_c),
	.datab(ladder_fpga_busy),
	.datac(ladder_fpga_event_controller_state_2),
	.datad(ladder_fpga_event_controller_state_1)
);
defparam N_987_i_0_g0_cZ.lut_mask=16'haa20;
defparam N_987_i_0_g0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_0_3__g0_i_cZ (
	.combout(ladder_fpga_event_controller_state_ns_0_3__g0_i),
	.dataa(holdin_echelle_c),
	.datab(ladder_fpga_event_controller_state_3),
	.datac(tokenin_pulse_ok),
	.datad(ladder_fpga_event_controller_state_ns_0_3__g0_i_o3)
);
defparam ladder_fpga_event_controller_state_ns_0_3__g0_i_cZ.lut_mask=16'haa80;
defparam ladder_fpga_event_controller_state_ns_0_3__g0_i_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_0_2__g0_i_cZ (
	.combout(ladder_fpga_event_controller_state_ns_0_2__g0_i),
	.dataa(holdin_echelle_c),
	.datab(ladder_fpga_event_controller_state_3),
	.datac(tokenin_pulse_ok),
	.datad(ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x)
);
defparam ladder_fpga_event_controller_state_ns_0_2__g0_i_cZ.lut_mask=16'haa08;
defparam ladder_fpga_event_controller_state_ns_0_2__g0_i_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb N_983_i_0_g0_cZ (
	.combout(N_983_i_0_g0),
	.dataa(tokenin_echelle_c),
	.datab(holdin_echelle_c),
	.datac(ladder_fpga_event_controller_state_4),
	.datad(ladder_fpga_event_controller_state_5)
);
defparam N_983_i_0_g0_cZ.lut_mask=16'h40cc;
defparam N_983_i_0_g0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_2_ (
	.combout(etat_present_ns_2_1_0_a2_0_g0_1),
	.dataa(etat_present[3]),
	.datab(etat_present[4]),
	.datac(clockIR_0_a2),
	.datad(etat_present_ns_10_1_0_a2_0)
);
defparam etat_present_RNO_0_2_.lut_mask=16'h1000;
defparam etat_present_RNO_0_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_6_ (
	.combout(etat_present_ns_5_1_0_a2_5_g0_1),
	.dataa(etat_present[3]),
	.datab(etat_present[4]),
	.datac(etat_present[13]),
	.datad(clockIR_0_a2)
);
defparam etat_present_RNO_0_6_.lut_mask=16'h0100;
defparam etat_present_RNO_0_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_1_7_ (
	.combout(etat_present_tr17_0_a2_0_g0_3_0),
	.dataa(etat_present[1]),
	.datab(etat_present[15]),
	.datac(clockIR_0_a2),
	.datad(clockDR_0_a2)
);
defparam etat_present_RNO_1_7_.lut_mask=16'h1000;
defparam etat_present_RNO_1_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_13_ (
	.combout(etat_present_ns_9_1_0_a2_0_g0_5),
	.dataa(etat_present[2]),
	.datab(etat_present[14]),
	.datac(etat_present[5]),
	.datad(etat_present[9])
);
defparam etat_present_RNO_0_13_.lut_mask=16'h0001;
defparam etat_present_RNO_0_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_0_ (
	.combout(etat_present_ns_0_1_0_a2_5_g0_1),
	.dataa(etat_present[5]),
	.datab(etat_present[13]),
	.datac(etat_present_ns_0_1_0_a2_5_g0_4),
	.datad(etat_present_ns_6_1_0_a2_0)
);
defparam etat_present_RNO_0_0_.lut_mask=16'h1000;
defparam etat_present_RNO_0_0_.sum_lutc_input="datac";
// @23:75
  cycloneiii_lcell_comb etat_present_ns_7_1_0_a2_3_cZ (
	.combout(etat_present_ns_7_1_0_a2_3),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_10_1_0_a2_1),
	.datac(etat_present_ns_5_1_0_a2_1),
	.datad(etat_present_ns_6_1_0_a2_2)
);
defparam etat_present_ns_7_1_0_a2_3_cZ.lut_mask=16'h4000;
defparam etat_present_ns_7_1_0_a2_3_cZ.sum_lutc_input="datac";
// @23:75
  cycloneiii_lcell_comb etat_present_ns_6_1_0_a2_0_cZ (
	.combout(etat_present_ns_6_1_0_a2_0),
	.dataa(etat_present[6]),
	.datab(clockIR_0_a2),
	.datac(etat_present_ns_5_1_0_a2_2),
	.datad(clockDR_0_a2)
);
defparam etat_present_ns_6_1_0_a2_0_cZ.lut_mask=16'h4000;
defparam etat_present_ns_6_1_0_a2_0_cZ.sum_lutc_input="datac";
// @23:75
  cycloneiii_lcell_comb etat_present_ns_1_1_0_a2_0_2_cZ (
	.combout(etat_present_ns_1_1_0_a2_0_2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_10_1_0_a2_1),
	.datac(etat_present_ns_6_1_0_a2_2),
	.datad(etat_present_ns_6_1_0_a2_0)
);
defparam etat_present_ns_1_1_0_a2_0_2_cZ.lut_mask=16'h4000;
defparam etat_present_ns_1_1_0_a2_0_2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb N_989_i_0_g0_cZ (
	.combout(N_989_i_0_g0),
	.dataa(holdin_echelle_c),
	.datab(ladder_fpga_busy),
	.datac(ladder_fpga_event_controller_state_0),
	.datad(N_981_i_0_g0_1)
);
defparam N_989_i_0_g0_cZ.lut_mask=16'hc0c5;
defparam N_989_i_0_g0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x08_0_sqmuxa_i_a2_RNIDQ7F (
	.combout(sc_updateDR_0x09_0_0_g2_1),
	.dataa(data_out_0),
	.datab(data_out_2),
	.datac(sc_updateDR_0x08_0_sqmuxa_i_a2),
	.datad(VCC)
);
defparam sc_updateDR_0x08_0_sqmuxa_i_a2_RNIDQ7F.lut_mask=16'h8080;
defparam sc_updateDR_0x08_0_sqmuxa_i_a2_RNIDQ7F.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x08_0_sqmuxa_i_a2_RNIDQ7F_0 (
	.combout(sc_updateDR_0x01_0_0_g2_1),
	.dataa(data_out_0),
	.datab(data_out_2),
	.datac(sc_updateDR_0x08_0_sqmuxa_i_a2),
	.datad(VCC)
);
defparam sc_updateDR_0x08_0_sqmuxa_i_a2_RNIDQ7F_0.lut_mask=16'h2020;
defparam sc_updateDR_0x08_0_sqmuxa_i_a2_RNIDQ7F_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb N_739_i_0_g0_i_a3_cZ (
	.combout(N_739_i_0_g0_i_a3),
	.dataa(cnt_readout_7),
	.datab(N_739_i_0_g0_i_a3_5),
	.datac(N_739_i_0_g0_i_a3_6),
	.datad(N_739_i_0_g0_i_a3_7)
);
defparam N_739_i_0_g0_i_a3_cZ.lut_mask=16'hfffe;
defparam N_739_i_0_g0_i_a3_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_ns_10_1_0_a2_1_RNION131 (
	.combout(etat_present_ns_4_1_0_a2_3_g0_1_1),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_10_1_0_a2_1),
	.datac(etat_present_ns_5_1_0_a2_1),
	.datad(etat_present_ns_6_1_0_a2_2)
);
defparam etat_present_ns_10_1_0_a2_1_RNION131.lut_mask=16'h8000;
defparam etat_present_ns_10_1_0_a2_1_RNION131.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_1_6_ (
	.combout(etat_present_ns_5_1_0_a2_5_g0_2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[5]),
	.datac(etat_present[6]),
	.datad(etat_present_ns_6_1_0_a2_2)
);
defparam etat_present_RNO_1_6_.lut_mask=16'h1400;
defparam etat_present_RNO_1_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_13_ (
	.combout(etat_present_ns_9_1_0_a2_0_g0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_9_1_0_a2_0_g0_5),
	.datac(etat_present_ns_5_1_0_a2_1),
	.datad(etat_present_ns_9_1_0_a2_0_g0_1)
);
defparam etat_present_RNO_13_.lut_mask=16'h4000;
defparam etat_present_RNO_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNI390L_12_ (
	.combout(etat_present_tr21_0_a2_0_g0_a),
	.dataa(etat_present[2]),
	.datab(etat_present[14]),
	.datac(etat_present[12]),
	.datad(etat_present[9])
);
defparam etat_present_RNI390L_12_.lut_mask=16'h0100;
defparam etat_present_RNI390L_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_ns_10_1_0_a2_0_RNINJOH1 (
	.combout(etat_present_tr21_0_a2_0_g0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_tr21_0_a2_0_g0_a),
	.datac(etat_present_ns_10_1_0_a2_0),
	.datad(etat_present_ns_6_1_0_a2_0)
);
defparam etat_present_ns_10_1_0_a2_0_RNINJOH1.lut_mask=16'h4000;
defparam etat_present_ns_10_1_0_a2_0_RNINJOH1.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_ (
	.combout(etat_present_ns_0_1_0_a2_5_g0),
	.dataa(etat_present[9]),
	.datab(etat_present[0]),
	.datac(etat_present[7]),
	.datad(etat_present_ns_0_1_0_a2_5_g0_1)
);
defparam etat_present_RNO_0_.lut_mask=16'hf6ff;
defparam etat_present_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_8_ (
	.combout(etat_present_ns_6_1_0_a2_4_g0_3),
	.dataa(etat_present[0]),
	.datab(etat_present[13]),
	.datac(etat_present_ns_0_1_0_a2_5_g0_4),
	.datad(etat_present_tr20_0_a2_0_g0_5)
);
defparam etat_present_RNO_0_8_.lut_mask=16'h2000;
defparam etat_present_RNO_0_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_ns_10_1_0_a2_1_RNIQUHD1 (
	.combout(etat_present_ns_7_1_0_0_g0_0_a3_1),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_10_1_0_a2_1),
	.datac(etat_present_ns_5_1_0_a2_1),
	.datad(etat_present_tr20_0_a2_0_g0_5)
);
defparam etat_present_ns_10_1_0_a2_1_RNIQUHD1.lut_mask=16'h4000;
defparam etat_present_ns_10_1_0_a2_1_RNIQUHD1.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNI4VD01_14_ (
	.combout(etat_present_tr9_0_a2_0_g0_1),
	.dataa(etat_present[2]),
	.datab(etat_present[14]),
	.datac(etat_present_tr20_0_a2_0_g0_5),
	.datad(VCC)
);
defparam etat_present_RNI4VD01_14_.lut_mask=16'h2020;
defparam etat_present_RNI4VD01_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIEJUS (
	.combout(cnt_readoutlde),
	.dataa(reset_n_c),
	.datab(ladder_fpga_adc_bit_count_cs_integer_0),
	.datac(un1_reset_n_2_x),
	.datad(ladder_fpga_adc_select_n5_i_o2)
);
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIEJUS.lut_mask=16'hf0f8;
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIEJUS.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x04_RNI1B9C1 (
	.combout(sc_updateDR_0x04_0_0_g0),
	.dataa(sc_updateDR_0x04),
	.datab(etat_present[8]),
	.datac(sc_updateDR_0x04_0_0_g2_2),
	.datad(sc_updateDR_0x04_0_0_g2_1)
);
defparam sc_updateDR_0x04_RNI1B9C1.lut_mask=16'hc888;
defparam sc_updateDR_0x04_RNI1B9C1.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_ns_7_1_0_a2_3_RNI1B7E (
	.combout(etat_present_ns_7_1_0_0_g1_1),
	.dataa(etat_present[6]),
	.datab(etat_present_ns_5_1_0_a2_2),
	.datac(etat_present_ns_7_1_0_a2_3),
	.datad(VCC)
);
defparam etat_present_ns_7_1_0_a2_3_RNI1B7E.lut_mask=16'h4040;
defparam etat_present_ns_7_1_0_a2_3_RNI1B7E.sum_lutc_input="datac";
  cycloneiii_lcell_comb proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIFN1C (
	.combout(ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i),
	.dataa(adc_cnt_enable),
	.datab(ladder_fpga_adc_bit_count_cs_integer_0),
	.datac(ladder_fpga_adc_select_n5_i_o2),
	.datad(VCC)
);
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIFN1C.lut_mask=16'h3232;
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIFN1C.sum_lutc_input="datac";
  cycloneiii_lcell_comb proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIGV6C (
	.combout(ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_0),
	.datab(ladder_fpga_adc_bit_count_cs_integer_1),
	.datac(adc_cnt_enable),
	.datad(ladder_fpga_adc_select_n5_i_o2)
);
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIGV6C.lut_mask=16'h9950;
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIGV6C.sum_lutc_input="datac";
  cycloneiii_lcell_comb proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIIFHC (
	.combout(ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_0),
	.datab(adc_cnt_enable),
	.datac(un3_ladder_fpga_adc_bit_count_cs_integer_sum2),
	.datad(ladder_fpga_adc_select_n5_i_o2)
);
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIIFHC.lut_mask=16'h0f44;
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIIFHC.sum_lutc_input="datac";
  cycloneiii_lcell_comb proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNILPMC (
	.combout(ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_0),
	.datab(adc_cnt_enable),
	.datac(un3_ladder_fpga_adc_bit_count_cs_integer_sum3),
	.datad(ladder_fpga_adc_select_n5_i_o2)
);
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNILPMC.lut_mask=16'h0f44;
defparam proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNILPMC.sum_lutc_input="datac";
  cycloneiii_lcell_comb N_739_i_0_g0_i_cZ (
	.combout(N_739_i_0_g0_i),
	.dataa(tokenin_echelle_c),
	.datab(state_readout_1),
	.datac(state_readout_0),
	.datad(N_739_i_0_g0_i_a3)
);
defparam N_739_i_0_g0_i_cZ.lut_mask=16'hf800;
defparam N_739_i_0_g0_i_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_9_ (
	.combout(etat_present_tr20_0_a2_0_g0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_10_1_0_a2_1),
	.datac(etat_present_ns_5_1_0_a2_1),
	.datad(etat_present_tr9_0_a2_0_g0_1)
);
defparam etat_present_RNO_9_.lut_mask=16'h8000;
defparam etat_present_RNO_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_3_ (
	.combout(etat_present_tr9_0_a2_0_g0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_10_1_0_a2_1),
	.datac(etat_present_ns_5_1_0_a2_1),
	.datad(etat_present_tr9_0_a2_0_g0_1)
);
defparam etat_present_RNO_3_.lut_mask=16'h4000;
defparam etat_present_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_2_ (
	.combout(etat_present_ns_2_1_0_a2_0_g0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_1_1_0_a2_1),
	.datac(etat_present_ns_6_1_0_a2_2),
	.datad(etat_present_ns_2_1_0_a2_0_g0_1)
);
defparam etat_present_RNO_2_.lut_mask=16'h8000;
defparam etat_present_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_1_ (
	.combout(etat_present_ns_1_1_0_0_g2),
	.dataa(clockIR_0_a2),
	.datab(etat_present_ns_1_1_0_a2_1),
	.datac(clockDR_0_a2),
	.datad(etat_present_ns_7_1_0_a2_3)
);
defparam etat_present_RNO_0_1_.lut_mask=16'h8000;
defparam etat_present_RNO_0_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_8_ (
	.combout(etat_present_ns_6_1_0_a2_4_g0),
	.dataa(etat_present[5]),
	.datab(etat_present[7]),
	.datac(etat_present_ns_6_1_0_a2_4_g0_3),
	.datad(VCC)
);
defparam etat_present_RNO_8_.lut_mask=16'h6060;
defparam etat_present_RNO_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x04_RNIO7SI1 (
	.combout(G_656),
	.dataa(sc_updateDR_0x04),
	.datab(sc_updateDR_0x04_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x04_RNIO7SI1.lut_mask=16'h4444;
defparam sc_updateDR_0x04_RNIO7SI1.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x08_0_0_g0_a_cZ (
	.combout(sc_updateDR_0x08_0_0_g0_a),
	.dataa(data_out_1_0),
	.datab(data_out_2),
	.datac(data_out_0),
	.datad(data_out_3)
);
defparam sc_updateDR_0x08_0_0_g0_a_cZ.lut_mask=16'h000d;
defparam sc_updateDR_0x08_0_0_g0_a_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x08_RNITTTA1 (
	.combout(sc_updateDR_0x08_0_0_g0),
	.dataa(etat_present[8]),
	.datab(sc_updateDR_0x08),
	.datac(sc_updateDR_0x08_0_sqmuxa_i_a2),
	.datad(sc_updateDR_0x08_0_0_g0_a)
);
defparam sc_updateDR_0x08_RNITTTA1.lut_mask=16'ha888;
defparam sc_updateDR_0x08_RNITTTA1.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_6_ (
	.combout(etat_present_ns_5_1_0_a2_5_g0),
	.dataa(etat_present_ns_5_1_0_a2_1),
	.datab(etat_present_ns_5_1_0_a2_2),
	.datac(etat_present_ns_5_1_0_a2_5_g0_1),
	.datad(etat_present_ns_5_1_0_a2_5_g0_2)
);
defparam etat_present_RNO_6_.lut_mask=16'h8000;
defparam etat_present_RNO_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_7_ (
	.combout(etat_present_tr17_0_a2_0_g0),
	.dataa(etat_present[8]),
	.datab(etat_present_ns_10_1_0_a2_0),
	.datac(etat_present_tr17_0_a2_0_g0_1_x),
	.datad(etat_present_tr17_0_a2_0_g0_3_0)
);
defparam etat_present_RNO_7_.lut_mask=16'h4000;
defparam etat_present_RNO_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_5_ (
	.combout(etat_present_ns_4_1_0_a2_3_g0_1_0),
	.dataa(etat_present[6]),
	.datab(etat_present[3]),
	.datac(etat_present[4]),
	.datad(etat_present_ns_4_1_0_a2_3_g0_1_1)
);
defparam etat_present_RNO_0_5_.lut_mask=16'h1400;
defparam etat_present_RNO_0_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_12_ (
	.combout(etat_present_ns_8_1_0_a2_0_g0_1),
	.dataa(etat_present[6]),
	.datab(etat_present[10]),
	.datac(etat_present[11]),
	.datad(etat_present_ns_4_1_0_a2_3_g0_1_1)
);
defparam etat_present_RNO_0_12_.lut_mask=16'h1400;
defparam etat_present_RNO_0_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_15_ (
	.combout(etat_present_ns_10_1_0_a2_4_g0_a),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[2]),
	.datac(etat_present[9]),
	.datad(etat_present_ns_10_1_0_a2_0)
);
defparam etat_present_RNO_0_15_.lut_mask=16'h0200;
defparam etat_present_RNO_0_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_15_ (
	.combout(etat_present_ns_10_1_0_a2_4_g0),
	.dataa(etat_present[14]),
	.datab(etat_present[12]),
	.datac(etat_present_ns_10_1_0_a2_4_g0_a),
	.datad(etat_present_ns_6_1_0_a2_0)
);
defparam etat_present_RNO_15_.lut_mask=16'h6000;
defparam etat_present_RNO_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_14_ (
	.combout(etat_present_tr29_0_a2_0_g0),
	.dataa(etat_present[5]),
	.datab(etat_present[13]),
	.datac(etat_present_ns_5_1_0_a2_1),
	.datad(etat_present_tr29_0_a2_0_g0_1_x)
);
defparam etat_present_RNO_14_.lut_mask=16'h4000;
defparam etat_present_RNO_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x08_RNIOQGH1 (
	.combout(G_665),
	.dataa(sc_updateDR_0x08),
	.datab(sc_updateDR_0x08_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x08_RNIOQGH1.lut_mask=16'h4444;
defparam sc_updateDR_0x08_RNIOQGH1.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x01_RNIIBNU (
	.combout(sc_updateDR_0x01_0_0_g0),
	.dataa(data_out_3),
	.datab(sc_updateDR_0x01),
	.datac(etat_present[8]),
	.datad(sc_updateDR_0x01_0_0_g2_1)
);
defparam sc_updateDR_0x01_RNIIBNU.lut_mask=16'hd0c0;
defparam sc_updateDR_0x01_RNIIBNU.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x03_RNIKBNU (
	.combout(sc_updateDR_0x03_0_0_g0),
	.dataa(data_out_3),
	.datab(sc_updateDR_0x03),
	.datac(etat_present[8]),
	.datad(sc_updateDR_0x01_0_0_g2_1)
);
defparam sc_updateDR_0x03_RNIKBNU.lut_mask=16'he0c0;
defparam sc_updateDR_0x03_RNIKBNU.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNIVK8T_8_ (
	.combout(sc_updateDR_0x09_0_0_g0),
	.dataa(data_out_3),
	.datab(sc_updateDR_0x09_15),
	.datac(etat_present[8]),
	.datad(sc_updateDR_0x09_0_0_g2_1)
);
defparam etat_present_RNIVK8T_8_.lut_mask=16'hd0c0;
defparam etat_present_RNIVK8T_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x0b_RNI3DNU (
	.combout(sc_updateDR_0x0b_0_0_g0),
	.dataa(data_out_3),
	.datab(sc_updateDR_0x0b),
	.datac(etat_present[8]),
	.datad(sc_updateDR_0x09_0_0_g2_1)
);
defparam sc_updateDR_0x0b_RNI3DNU.lut_mask=16'he0c0;
defparam sc_updateDR_0x0b_RNI3DNU.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_1_ (
	.combout(etat_present_ns_1_1_0_0_g0_0),
	.dataa(etat_present[7]),
	.datab(etat_present[0]),
	.datac(etat_present_ns_1_1_0_0_g2),
	.datad(etat_present_ns_1_1_0_a2_0_2)
);
defparam etat_present_RNO_1_.lut_mask=16'hf1f0;
defparam etat_present_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNIDK3R_10_ (
	.combout(etat_present_ns_7_1_0_0_g1),
	.dataa(etat_present[10]),
	.datab(etat_present[11]),
	.datac(clockDR_0_a2),
	.datad(etat_present_ns_7_1_0_0_g1_1)
);
defparam etat_present_RNIDK3R_10_.lut_mask=16'h6000;
defparam etat_present_RNIDK3R_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNIM3V91_3_ (
	.combout(etat_present_ns_3_1_0_0_g1),
	.dataa(etat_present[3]),
	.datab(etat_present[4]),
	.datac(clockIR_0_a2),
	.datad(etat_present_ns_7_1_0_0_g1_1)
);
defparam etat_present_RNIM3V91_3_.lut_mask=16'h6000;
defparam etat_present_RNIM3V91_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x0b_RNI8BA51 (
	.combout(G_662),
	.dataa(sc_updateDR_0x0b),
	.datab(sc_updateDR_0x0b_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x0b_RNI8BA51.lut_mask=16'h4444;
defparam sc_updateDR_0x0b_RNI8BA51.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x03_RNIA8A51 (
	.combout(G_653),
	.dataa(sc_updateDR_0x03),
	.datab(sc_updateDR_0x03_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x03_RNIA8A51.lut_mask=16'h4444;
defparam sc_updateDR_0x03_RNIA8A51.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x01_RNI68A51 (
	.combout(G_650),
	.dataa(sc_updateDR_0x01),
	.datab(sc_updateDR_0x01_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x01_RNI68A51.lut_mask=16'h4444;
defparam sc_updateDR_0x01_RNI68A51.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNI6L5J2_14_ (
	.combout(etat_present_ns_7_1_0_0_g0_0),
	.dataa(etat_present[14]),
	.datab(etat_present[2]),
	.datac(etat_present_ns_7_1_0_0_g1),
	.datad(etat_present_ns_7_1_0_0_g0_0_a3_1)
);
defparam etat_present_RNI6L5J2_14_.lut_mask=16'hf2f0;
defparam etat_present_RNI6L5J2_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_ns_1_1_0_a2_0_2_RNII0042 (
	.combout(etat_present_ns_3_1_0_0_g0_0),
	.dataa(etat_present[7]),
	.datab(etat_present[0]),
	.datac(etat_present_ns_3_1_0_0_g1),
	.datad(etat_present_ns_1_1_0_a2_0_2)
);
defparam etat_present_ns_1_1_0_a2_0_2_RNII0042.lut_mask=16'hf8f0;
defparam etat_present_ns_1_1_0_a2_0_2_RNII0042.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_5_ (
	.combout(etat_present_ns_4_1_0_a2_3_g0),
	.dataa(etat_present[10]),
	.datab(etat_present[11]),
	.datac(etat_present_ns_5_1_0_a2_2),
	.datad(etat_present_ns_4_1_0_a2_3_g0_1_0)
);
defparam etat_present_RNO_5_.lut_mask=16'h1000;
defparam etat_present_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_12_ (
	.combout(etat_present_ns_8_1_0_a2_0_g0),
	.dataa(etat_present[3]),
	.datab(etat_present[4]),
	.datac(etat_present_ns_5_1_0_a2_2),
	.datad(etat_present_ns_8_1_0_a2_0_g0_1)
);
defparam etat_present_RNO_12_.lut_mask=16'h1000;
defparam etat_present_RNO_12_.sum_lutc_input="datac";
// @23:335
  cycloneiii_lcell_comb clockIR_0_a2_0_cZ (
	.combout(clockIR_0_a2_0),
	.dataa(etat_present_tr21_0_a2_0_g0),
	.datab(etat_present_ns_7_1_0_0_g0_0),
	.datac(VCC),
	.datad(VCC)
);
defparam clockIR_0_a2_0_cZ.lut_mask=16'heeee;
defparam clockIR_0_a2_0_cZ.sum_lutc_input="datac";
// @23:338
  cycloneiii_lcell_comb clockDR_0_a2_0_cZ (
	.combout(clockDR_0_a2_0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_10_1_0_a2_0),
	.datac(etat_present_ns_3_1_0_0_g0_0),
	.datad(etat_present_tr9_0_a2_0_g0_1)
);
defparam clockDR_0_a2_0_cZ.lut_mask=16'hf4f0;
defparam clockDR_0_a2_0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_14_ (
	.combout(etat_present_tr29_0_a2_0_g0_1_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_6_1_0_a2_2),
	.datac(etat_present_ns_6_1_0_a2_0),
	.datad(VCC)
);
defparam etat_present_RNO_0_14_.lut_mask=16'h8080;
defparam etat_present_RNO_0_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_7_ (
	.combout(etat_present_tr17_0_a2_0_g0_1_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[6]),
	.datac(etat_present_ns_6_1_0_a2_2),
	.datad(VCC)
);
defparam etat_present_RNO_0_7_.lut_mask=16'h8080;
defparam etat_present_RNO_0_7_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_x_14_ (
	.combout(ladder_fpga_mux_statusin_3_5_x[14]),
	.dataa(ladder_addr_c_1),
	.datab(card_ser_num_c_1),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_x_14_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_x_14_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_x_13_ (
	.combout(ladder_fpga_mux_statusin_3_5_x[13]),
	.dataa(ladder_addr_c_0),
	.datab(card_ser_num_c_0),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_x_13_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_x_13_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_x_14_ (
	.combout(ladder_fpga_mux_statusin_3_4_x[14]),
	.dataa(card_ser_num_c_4),
	.datab(testin_echelle_c),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_x_14_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_x_14_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_x_13_ (
	.combout(ladder_fpga_mux_statusin_3_4_x[13]),
	.dataa(card_ser_num_c_3),
	.datab(holdin_echelle_c),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_x_13_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_x_13_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_2_x_14_ (
	.combout(ladder_fpga_mux_statusin_3_2_x[14]),
	.dataa(usb_present_c),
	.datab(ladder_fpga_event_controller_state_3),
	.datac(ladder_fpga_mux_status_count_integer_0),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_2_x_14_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_2_x_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x_cZ (
	.combout(ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x),
	.dataa(tokenin_echelle_c),
	.datab(ladder_fpga_event_controller_state_4),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x_cZ.lut_mask=16'h8888;
defparam ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x_cZ.sum_lutc_input="datac";
//@23:75
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
//@40:749
endmodule /* tap_control */

// VQM4.1+ 
module ir_cell (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_646,
  ladder_fpga_sc_tck_c,
  etat_present_ret,
  scan_out,
  clockIR_0_a2,
  ladder_fpga_sc_tdi_c,
  shiftIR
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_646 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret ;
output scan_out ;
input clockIR_0_a2 ;
input ladder_fpga_sc_tdi_c ;
input shiftIR ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_646 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret ;
wire scan_out ;
wire clockIR_0_a2 ;
wire ladder_fpga_sc_tdi_c ;
wire shiftIR ;
wire ff1 ;
wire VCC ;
wire ff1_3_0_g0_x ;
wire N_6 ;
wire GND ;
wire clockIR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @20:56
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_646),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @20:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g0_x),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @20:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockIR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g0_x),
	.dataa(ladder_fpga_sc_tdi_c),
	.datab(shiftIR),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@33:54
  assign  clockIR_0_a2_i = ~ clockIR_0_a2;
endmodule /* ir_cell */

// VQM4.1+ 
module ir_cell_1 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_646,
  ladder_fpga_sc_tck_c,
  etat_present_ret,
  scan_out,
  clockIR_0_a2,
  shiftIR,
  scan_out_0
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_646 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret ;
output scan_out ;
input clockIR_0_a2 ;
input shiftIR ;
input scan_out_0 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_646 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret ;
wire scan_out ;
wire clockIR_0_a2 ;
wire shiftIR ;
wire scan_out_0 ;
wire ff1 ;
wire VCC ;
wire ff1_3_0_g0 ;
wire N_6 ;
wire GND ;
wire clockIR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @20:56
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_646),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @20:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @20:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockIR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g0),
	.dataa(shiftIR),
	.datab(scan_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@33:65
  assign  clockIR_0_a2_i = ~ clockIR_0_a2;
endmodule /* ir_cell_1 */

// VQM4.1+ 
module ir_cell_2 (
  data_out_1,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_646,
  data_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret,
  scan_out,
  clockIR_0_a2,
  shiftIR,
  scan_out_0
)
;
output data_out_1 ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_646 ;
output data_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret ;
output scan_out ;
input clockIR_0_a2 ;
input shiftIR ;
input scan_out_0 ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_646 ;
wire data_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret ;
wire scan_out ;
wire clockIR_0_a2 ;
wire shiftIR ;
wire scan_out_0 ;
wire VCC ;
wire ff1 ;
wire ff1_3_0_g0 ;
wire N_6 ;
wire GND ;
wire clockIR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @33:65
  dffeas data_out_1_Z (
	.q(data_out_1),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_646),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_1_Z.is_wysiwyg="TRUE";
// @20:56
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_646),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @20:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @20:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockIR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g0),
	.dataa(shiftIR),
	.datab(scan_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@33:65
  assign  clockIR_0_a2_i = ~ clockIR_0_a2;
endmodule /* ir_cell_2 */

// VQM4.1+ 
module ir_cell_3 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_646,
  ladder_fpga_sc_tck_c,
  etat_present_ret,
  scan_out,
  clockIR_0_a2,
  shiftIR,
  scan_out_0
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_646 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret ;
output scan_out ;
input clockIR_0_a2 ;
input shiftIR ;
input scan_out_0 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_646 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret ;
wire scan_out ;
wire clockIR_0_a2 ;
wire shiftIR ;
wire scan_out_0 ;
wire ff1 ;
wire VCC ;
wire ff1_3_0_g0 ;
wire N_6 ;
wire GND ;
wire clockIR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @20:56
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_646),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @20:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @20:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockIR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g0),
	.dataa(shiftIR),
	.datab(scan_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@33:65
  assign  clockIR_0_a2_i = ~ clockIR_0_a2;
endmodule /* ir_cell_3 */

// VQM4.1+ 
module ir_cell_4 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_646,
  ladder_fpga_sc_tck_c,
  etat_present_ret,
  scan_out,
  clockIR_0_a2,
  shiftIR,
  scan_out_0
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_646 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret ;
output scan_out ;
input clockIR_0_a2 ;
input shiftIR ;
input scan_out_0 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_646 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret ;
wire scan_out ;
wire clockIR_0_a2 ;
wire shiftIR ;
wire scan_out_0 ;
wire ff1 ;
wire VCC ;
wire ff1_3_0_g0 ;
wire N_6 ;
wire GND ;
wire clockIR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @20:56
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_646),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @20:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @20:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockIR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g0),
	.dataa(shiftIR),
	.datab(scan_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@33:65
  assign  clockIR_0_a2_i = ~ clockIR_0_a2;
endmodule /* ir_cell_4 */

// VQM4.1+ 
module ir_5_bits (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_646,
  ladder_fpga_sc_tck_c,
  etat_present_ret,
  clockIR_0_a2,
  ladder_fpga_sc_tdi_c,
  shiftIR,
  data_out_0,
  data_out_1,
  reset_bar,
  data_out_2,
  scan_out_2,
  data_out_3,
  data_out_4
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_646 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret ;
input clockIR_0_a2 ;
input ladder_fpga_sc_tdi_c ;
input shiftIR ;
output data_out_0 ;
output data_out_1 ;
input reset_bar ;
output data_out_2 ;
output scan_out_2 ;
output data_out_3 ;
output data_out_4 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_646 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret ;
wire clockIR_0_a2 ;
wire ladder_fpga_sc_tdi_c ;
wire shiftIR ;
wire data_out_0 ;
wire data_out_1 ;
wire reset_bar ;
wire data_out_2 ;
wire scan_out_2 ;
wire data_out_3 ;
wire data_out_4 ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_3 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @33:54
  ir_cell a_4_b_c (
	.data_out(data_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_646(G_646),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret(etat_present_ret),
	.scan_out(scan_out),
	.clockIR_0_a2(clockIR_0_a2),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.shiftIR(shiftIR)
);
// @33:65
  ir_cell_1 a_1_d_e (
	.data_out(data_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_646(G_646),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret(etat_present_ret),
	.scan_out(scan_out_0),
	.clockIR_0_a2(clockIR_0_a2),
	.shiftIR(shiftIR),
	.scan_out_0(scan_out_1)
);
// @33:65
  ir_cell_2 a_0_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_646(G_646),
	.data_out(data_out_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret(etat_present_ret),
	.scan_out(scan_out_2),
	.clockIR_0_a2(clockIR_0_a2),
	.shiftIR(shiftIR),
	.scan_out_0(scan_out_0)
);
// @33:65
  ir_cell_3 a_3_d_e (
	.data_out(data_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_646(G_646),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret(etat_present_ret),
	.scan_out(scan_out_3),
	.clockIR_0_a2(clockIR_0_a2),
	.shiftIR(shiftIR),
	.scan_out_0(scan_out)
);
// @33:65
  ir_cell_4 a_2_d_e (
	.data_out(data_out_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_646(G_646),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret(etat_present_ret),
	.scan_out(scan_out_1),
	.clockIR_0_a2(clockIR_0_a2),
	.shiftIR(shiftIR),
	.scan_out_0(scan_out_3)
);
endmodule /* ir_5_bits */

// VQM4.1+ 
module dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG (
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_31 ;
wire N_28 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:814
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG */

// VQM4.1+ 
module dr_cell (
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:57
//@34:57
//@34:57
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell */

// VQM4.1+ 
module dr_cell_5 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_5 */

// VQM4.1+ 
module dr_cell_6 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_6 */

// VQM4.1+ 
module dr_cell_7 (
  ladder_addr_c_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input ladder_addr_c_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire ladder_addr_c_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_addr_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_7 */

// VQM4.1+ 
module dr_cell_8 (
  ladder_addr_c_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input ladder_addr_c_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire ladder_addr_c_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_addr_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_8 */

// VQM4.1+ 
module dr_cell_9 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_9 */

// VQM4.1+ 
module dr_cell_10 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_10 */

// VQM4.1+ 
module dr_cell_11 (
  ladder_addr_c_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input ladder_addr_c_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire ladder_addr_c_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_addr_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_11 */

// VQM4.1+ 
module dr_x_bits_8 (
  ladder_addr_c_1,
  ladder_addr_c_2,
  ladder_addr_c_0,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2,
  scan_out_6
)
;
input ladder_addr_c_1 ;
input ladder_addr_c_2 ;
input ladder_addr_c_0 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
output scan_out_6 ;
wire ladder_addr_c_1 ;
wire ladder_addr_c_2 ;
wire ladder_addr_c_0 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire scan_out_6 ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @34:57
  dr_cell a_7_b_c (
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_5 a_5_d_e (
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_6 a_4_d_e (
	.scan_out(scan_out_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_7 a_1_d_e (
	.ladder_addr_c_0(ladder_addr_c_1),
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_8 a_2_d_e (
	.ladder_addr_c_0(ladder_addr_c_2),
	.scan_out(scan_out_5),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_9 a_3_d_e (
	.scan_out(scan_out_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_10 a_6_d_e (
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_11 a_0_d_e (
	.ladder_addr_c_0(ladder_addr_c_0),
	.scan_out(scan_out_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
endmodule /* dr_x_bits_8 */

// VQM4.1+ 
module dr_cell_13 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_13 */

// VQM4.1+ 
module dr_cell_14 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_14 */

// VQM4.1+ 
module dr_cell_15 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_15 */

// VQM4.1+ 
module dr_cell_16 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_16 */

// VQM4.1+ 
module dr_cell_17 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_17 */

// VQM4.1+ 
module dr_cell_18 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_18 */

// VQM4.1+ 
module dr_cell_19 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_19 */

// VQM4.1+ 
module dr_cell_20 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_20 */

// VQM4.1+ 
module dr_cell_21 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_21 */

// VQM4.1+ 
module dr_cell_22 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_22 */

// VQM4.1+ 
module dr_cell_23 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_23 */

// VQM4.1+ 
module dr_cell_24 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_24 */

// VQM4.1+ 
module dr_cell_25 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_25 */

// VQM4.1+ 
module dr_cell_27 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_27 */

// VQM4.1+ 
module dr_cell_28 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_28 */

// VQM4.1+ 
module dr_cell_29 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_29 */

// VQM4.1+ 
module dr_cell_30 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_30 */

// VQM4.1+ 
module dr_cell_31 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_31 */

// VQM4.1+ 
module dr_cell_32 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_32 */

// VQM4.1+ 
module dr_cell_33 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_33 */

// VQM4.1+ 
module dr_cell_34 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_34 */

// VQM4.1+ 
module dr_cell_35 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_35 */

// VQM4.1+ 
module dr_cell_36 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_36 */

// VQM4.1+ 
module dr_cell_37 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_37 */

// VQM4.1+ 
module dr_cell_38 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_38 */

// VQM4.1+ 
module dr_cell_39 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_39 */

// VQM4.1+ 
module dr_cell_40 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_40 */

// VQM4.1+ 
module dr_cell_41 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_41 */

// VQM4.1+ 
module dr_cell_42 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_42 */

// VQM4.1+ 
module dr_cell_43 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_43 */

// VQM4.1+ 
module dr_x_bits_32 (
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2,
  scan_out_21,
  scan_out_28
)
;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
output scan_out_21 ;
input scan_out_28 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire scan_out_21 ;
wire scan_out_28 ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_16 ;
wire scan_out_17 ;
wire scan_out_18 ;
wire scan_out_19 ;
wire scan_out_20 ;
wire scan_out_22 ;
wire scan_out_23 ;
wire scan_out_24 ;
wire scan_out_25 ;
wire scan_out_26 ;
wire scan_out_27 ;
wire scan_out_29 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @34:70
  dr_cell_13 a_14_d_e (
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_14 a_23_d_e (
	.scan_out(scan_out_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_15 a_6_d_e (
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_16 a_1_d_e (
	.scan_out(scan_out_5),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_17 a_10_d_e (
	.scan_out(scan_out_7),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_8),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_18 a_7_d_e (
	.scan_out(scan_out_9),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_19 a_3_d_e (
	.scan_out(scan_out_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_11),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_20 a_12_d_e (
	.scan_out(scan_out_12),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_13),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_21 a_8_d_e (
	.scan_out(scan_out_14),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_9),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_22 a_4_d_e (
	.scan_out(scan_out_15),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_10),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_23 a_13_d_e (
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_12),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_24 a_22_d_e (
	.scan_out(scan_out_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_16),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_25 a_5_d_e (
	.scan_out(scan_out_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_15),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_27 a_27_d_e (
	.scan_out(scan_out_17),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_18),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_28 a_19_d_e (
	.scan_out(scan_out_19),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_20),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_29 a_9_d_e (
	.scan_out(scan_out_8),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_14),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_30 a_0_d_e (
	.scan_out(scan_out_6),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_21),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_31 a_20_d_e (
	.scan_out(scan_out_22),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_19),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_32 a_16_d_e (
	.scan_out(scan_out_23),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_24),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_33 a_25_d_e (
	.scan_out(scan_out_25),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_26),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_34 a_21_d_e (
	.scan_out(scan_out_16),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_22),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_35 a_17_d_e (
	.scan_out(scan_out_27),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_23),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_36 a_26_d_e (
	.scan_out(scan_out_18),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_25),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_37 a_29_d_e (
	.scan_out(scan_out_28),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_29),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_38 a_18_d_e (
	.scan_out(scan_out_20),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_27),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_39 a_15_d_e (
	.scan_out(scan_out_24),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_40 a_24_d_e (
	.scan_out(scan_out_26),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_41 a_28_d_e (
	.scan_out(scan_out_29),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_17),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_42 a_2_d_e (
	.scan_out(scan_out_11),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_43 a_11_d_e (
	.scan_out(scan_out_13),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_7),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
endmodule /* dr_x_bits_32 */

// VQM4.1+ 
module dr_cell_45 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  holdin_echelle_c,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input holdin_echelle_c ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire holdin_echelle_c ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(holdin_echelle_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_45 */

// VQM4.1+ 
module dr_cell_46 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  xtal_en_c,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input xtal_en_c ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire xtal_en_c ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(xtal_en_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_46 */

// VQM4.1+ 
module dr_cell_47 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  crc_error,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input crc_error /* synthesis syn_tristate = 1 */ ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire crc_error ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(crc_error),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_47 */

// VQM4.1+ 
module dr_cell_48 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2,
  debug_present_n_c
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
input debug_present_n_c ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire debug_present_n_c ;
wire ff1 ;
wire VCC ;
wire ff1_RNO ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff1_RNO),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  assign  ff1_RNO = ~ debug_present_n_c;
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_48 */

// VQM4.1+ 
module dr_cell_49 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pll_40MHz_switchover_locked,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pll_40MHz_switchover_locked ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pll_40MHz_switchover_locked ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pll_40MHz_switchover_locked),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_49 */

// VQM4.1+ 
module dr_cell_50 (
  latchup_hybride_c_9,
  latchup_hybride_c_8,
  latchup_hybride_c_11,
  latchup_hybride_c_10,
  latchup_hybride_c_13,
  latchup_hybride_c_12,
  latchup_hybride_c_15,
  latchup_hybride_c_14,
  latchup_hybride_c_1,
  latchup_hybride_c_0,
  latchup_hybride_c_3,
  latchup_hybride_c_2,
  latchup_hybride_c_5,
  latchup_hybride_c_4,
  latchup_hybride_c_7,
  latchup_hybride_c_6,
  enable_latchup_n_9,
  enable_latchup_n_8,
  enable_latchup_n_11,
  enable_latchup_n_10,
  enable_latchup_n_13,
  enable_latchup_n_12,
  enable_latchup_n_15,
  enable_latchup_n_14,
  enable_latchup_n_1,
  enable_latchup_n_0,
  enable_latchup_n_3,
  enable_latchup_n_2,
  enable_latchup_n_5,
  enable_latchup_n_4,
  enable_latchup_n_7,
  enable_latchup_n_6,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input latchup_hybride_c_9 ;
input latchup_hybride_c_8 ;
input latchup_hybride_c_11 ;
input latchup_hybride_c_10 ;
input latchup_hybride_c_13 ;
input latchup_hybride_c_12 ;
input latchup_hybride_c_15 ;
input latchup_hybride_c_14 ;
input latchup_hybride_c_1 ;
input latchup_hybride_c_0 ;
input latchup_hybride_c_3 ;
input latchup_hybride_c_2 ;
input latchup_hybride_c_5 ;
input latchup_hybride_c_4 ;
input latchup_hybride_c_7 ;
input latchup_hybride_c_6 ;
input enable_latchup_n_9 ;
input enable_latchup_n_8 ;
input enable_latchup_n_11 ;
input enable_latchup_n_10 ;
input enable_latchup_n_13 ;
input enable_latchup_n_12 ;
input enable_latchup_n_15 ;
input enable_latchup_n_14 ;
input enable_latchup_n_1 ;
input enable_latchup_n_0 ;
input enable_latchup_n_3 ;
input enable_latchup_n_2 ;
input enable_latchup_n_5 ;
input enable_latchup_n_4 ;
input enable_latchup_n_7 ;
input enable_latchup_n_6 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire latchup_hybride_c_9 ;
wire latchup_hybride_c_8 ;
wire latchup_hybride_c_11 ;
wire latchup_hybride_c_10 ;
wire latchup_hybride_c_13 ;
wire latchup_hybride_c_12 ;
wire latchup_hybride_c_15 ;
wire latchup_hybride_c_14 ;
wire latchup_hybride_c_1 ;
wire latchup_hybride_c_0 ;
wire latchup_hybride_c_3 ;
wire latchup_hybride_c_2 ;
wire latchup_hybride_c_5 ;
wire latchup_hybride_c_4 ;
wire latchup_hybride_c_7 ;
wire latchup_hybride_c_6 ;
wire enable_latchup_n_9 ;
wire enable_latchup_n_8 ;
wire enable_latchup_n_11 ;
wire enable_latchup_n_10 ;
wire enable_latchup_n_13 ;
wire enable_latchup_n_12 ;
wire enable_latchup_n_15 ;
wire enable_latchup_n_14 ;
wire enable_latchup_n_1 ;
wire enable_latchup_n_0 ;
wire enable_latchup_n_3 ;
wire enable_latchup_n_2 ;
wire enable_latchup_n_5 ;
wire enable_latchup_n_4 ;
wire enable_latchup_n_7 ;
wire enable_latchup_n_6 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire ff1_3_0_g1 ;
wire VCC ;
wire ff1_3_0_g1_1 ;
wire ff1_3_0_g1_2 ;
wire ff1_3_0_g1_3 ;
wire ff1_3_0_g1_4 ;
wire ff1_3_0_g1_5 ;
wire ff1_3_0_g1_6 ;
wire ff1_3_0_g1_7 ;
wire ff1_3_0_g1_8 ;
wire ff1_3_0_g1_13 ;
wire ff1_3_0_g1_14 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g1),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO_8 (
	.combout(ff1_3_0_g1_1),
	.dataa(latchup_hybride_c_9),
	.datab(latchup_hybride_c_8),
	.datac(enable_latchup_n_9),
	.datad(enable_latchup_n_8)
);
defparam ff1_RNO_8.lut_mask=16'h7350;
defparam ff1_RNO_8.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_9 (
	.combout(ff1_3_0_g1_2),
	.dataa(latchup_hybride_c_11),
	.datab(latchup_hybride_c_10),
	.datac(enable_latchup_n_11),
	.datad(enable_latchup_n_10)
);
defparam ff1_RNO_9.lut_mask=16'h7350;
defparam ff1_RNO_9.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_6 (
	.combout(ff1_3_0_g1_3),
	.dataa(latchup_hybride_c_13),
	.datab(latchup_hybride_c_12),
	.datac(enable_latchup_n_13),
	.datad(enable_latchup_n_12)
);
defparam ff1_RNO_6.lut_mask=16'h7350;
defparam ff1_RNO_6.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_7 (
	.combout(ff1_3_0_g1_4),
	.dataa(latchup_hybride_c_15),
	.datab(latchup_hybride_c_14),
	.datac(enable_latchup_n_15),
	.datad(enable_latchup_n_14)
);
defparam ff1_RNO_7.lut_mask=16'h7350;
defparam ff1_RNO_7.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_4 (
	.combout(ff1_3_0_g1_5),
	.dataa(latchup_hybride_c_1),
	.datab(latchup_hybride_c_0),
	.datac(enable_latchup_n_1),
	.datad(enable_latchup_n_0)
);
defparam ff1_RNO_4.lut_mask=16'h7350;
defparam ff1_RNO_4.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_5 (
	.combout(ff1_3_0_g1_6),
	.dataa(latchup_hybride_c_3),
	.datab(latchup_hybride_c_2),
	.datac(enable_latchup_n_3),
	.datad(enable_latchup_n_2)
);
defparam ff1_RNO_5.lut_mask=16'h7350;
defparam ff1_RNO_5.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_2 (
	.combout(ff1_3_0_g1_7),
	.dataa(latchup_hybride_c_5),
	.datab(latchup_hybride_c_4),
	.datac(enable_latchup_n_5),
	.datad(enable_latchup_n_4)
);
defparam ff1_RNO_2.lut_mask=16'h7350;
defparam ff1_RNO_2.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_3 (
	.combout(ff1_3_0_g1_8),
	.dataa(latchup_hybride_c_7),
	.datab(latchup_hybride_c_6),
	.datac(enable_latchup_n_7),
	.datad(enable_latchup_n_6)
);
defparam ff1_RNO_3.lut_mask=16'h7350;
defparam ff1_RNO_3.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_1 (
	.combout(ff1_3_0_g1_13),
	.dataa(ff1_3_0_g1_3),
	.datab(ff1_3_0_g1_4),
	.datac(ff1_3_0_g1_1),
	.datad(ff1_3_0_g1_2)
);
defparam ff1_RNO_1.lut_mask=16'hfffe;
defparam ff1_RNO_1.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_0 (
	.combout(ff1_3_0_g1_14),
	.dataa(ff1_3_0_g1_7),
	.datab(ff1_3_0_g1_8),
	.datac(ff1_3_0_g1_5),
	.datad(ff1_3_0_g1_6)
);
defparam ff1_RNO_0.lut_mask=16'hfffe;
defparam ff1_RNO_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g1),
	.dataa(ff1_3_0_g1_14),
	.datab(ff1_3_0_g1_13),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'heeee;
defparam ff1_RNO.sum_lutc_input="datac";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_50 */

// VQM4.1+ 
module dr_cell_51 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  data_out,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input data_out ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire data_out ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_51 */

// VQM4.1+ 
module dr_cell_52 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  ladder_fpga_activeclock,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input ladder_fpga_activeclock ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_activeclock ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_fpga_activeclock),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_52 */

// VQM4.1+ 
module dr_cell_53 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  clock40mhz_xtal_bad,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input clock40mhz_xtal_bad ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire clock40mhz_xtal_bad ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(clock40mhz_xtal_bad),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_53 */

// VQM4.1+ 
module dr_cell_54 (
  card_ser_num_c_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input card_ser_num_c_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire card_ser_num_c_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_54 */

// VQM4.1+ 
module dr_cell_55 (
  card_ser_num_c_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input card_ser_num_c_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire card_ser_num_c_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_55 */

// VQM4.1+ 
module dr_cell_56 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_56 */

// VQM4.1+ 
module dr_cell_57 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  fpga_serdes_ou_connec_c,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input fpga_serdes_ou_connec_c ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire fpga_serdes_ou_connec_c ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(fpga_serdes_ou_connec_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_57 */

// VQM4.1+ 
module dr_cell_58 (
  card_ser_num_c_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input card_ser_num_c_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire card_ser_num_c_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_58 */

// VQM4.1+ 
module dr_cell_59 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  clock40mhz_fpga_bad,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input clock40mhz_fpga_bad ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire clock40mhz_fpga_bad ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(clock40mhz_fpga_bad),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_59 */

// VQM4.1+ 
module dr_cell_60 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  sc_serdes_ou_connec_c,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input sc_serdes_ou_connec_c ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire sc_serdes_ou_connec_c ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(sc_serdes_ou_connec_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_60 */

// VQM4.1+ 
module dr_cell_61 (
  card_ser_num_c_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input card_ser_num_c_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire card_ser_num_c_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_61 */

// VQM4.1+ 
module dr_cell_62 (
  card_ser_num_c_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input card_ser_num_c_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire card_ser_num_c_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_62 */

// VQM4.1+ 
module dr_cell_63 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  data_out,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input data_out ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire data_out ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_63 */

// VQM4.1+ 
module dr_cell_64 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  testin_echelle_c,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input testin_echelle_c ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire testin_echelle_c ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(testin_echelle_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_64 */

// VQM4.1+ 
module dr_cell_65 (
  card_ser_num_c_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input card_ser_num_c_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire card_ser_num_c_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_65 */

// VQM4.1+ 
module dr_x_bits_22 (
  latchup_hybride_c_9,
  latchup_hybride_c_8,
  latchup_hybride_c_11,
  latchup_hybride_c_10,
  latchup_hybride_c_13,
  latchup_hybride_c_12,
  latchup_hybride_c_15,
  latchup_hybride_c_14,
  latchup_hybride_c_1,
  latchup_hybride_c_0,
  latchup_hybride_c_3,
  latchup_hybride_c_2,
  latchup_hybride_c_5,
  latchup_hybride_c_4,
  latchup_hybride_c_7,
  latchup_hybride_c_6,
  enable_latchup_n_9,
  enable_latchup_n_8,
  enable_latchup_n_11,
  enable_latchup_n_10,
  enable_latchup_n_13,
  enable_latchup_n_12,
  enable_latchup_n_15,
  enable_latchup_n_14,
  enable_latchup_n_1,
  enable_latchup_n_0,
  enable_latchup_n_3,
  enable_latchup_n_2,
  enable_latchup_n_5,
  enable_latchup_n_4,
  enable_latchup_n_7,
  enable_latchup_n_6,
  card_ser_num_c_4,
  card_ser_num_c_2,
  card_ser_num_c_5,
  card_ser_num_c_0,
  card_ser_num_c_1,
  card_ser_num_c_3,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  holdin_echelle_c,
  shiftDR,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2,
  xtal_en_c,
  crc_error,
  debug_present_n_c,
  pll_40MHz_switchover_locked,
  data_out,
  ladder_fpga_activeclock,
  clock40mhz_xtal_bad,
  scan_out_16,
  fpga_serdes_ou_connec_c,
  clock40mhz_fpga_bad,
  sc_serdes_ou_connec_c,
  scan_out_20,
  data_out_0,
  testin_echelle_c
)
;
input latchup_hybride_c_9 ;
input latchup_hybride_c_8 ;
input latchup_hybride_c_11 ;
input latchup_hybride_c_10 ;
input latchup_hybride_c_13 ;
input latchup_hybride_c_12 ;
input latchup_hybride_c_15 ;
input latchup_hybride_c_14 ;
input latchup_hybride_c_1 ;
input latchup_hybride_c_0 ;
input latchup_hybride_c_3 ;
input latchup_hybride_c_2 ;
input latchup_hybride_c_5 ;
input latchup_hybride_c_4 ;
input latchup_hybride_c_7 ;
input latchup_hybride_c_6 ;
input enable_latchup_n_9 ;
input enable_latchup_n_8 ;
input enable_latchup_n_11 ;
input enable_latchup_n_10 ;
input enable_latchup_n_13 ;
input enable_latchup_n_12 ;
input enable_latchup_n_15 ;
input enable_latchup_n_14 ;
input enable_latchup_n_1 ;
input enable_latchup_n_0 ;
input enable_latchup_n_3 ;
input enable_latchup_n_2 ;
input enable_latchup_n_5 ;
input enable_latchup_n_4 ;
input enable_latchup_n_7 ;
input enable_latchup_n_6 ;
input card_ser_num_c_4 ;
input card_ser_num_c_2 ;
input card_ser_num_c_5 ;
input card_ser_num_c_0 ;
input card_ser_num_c_1 ;
input card_ser_num_c_3 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input holdin_echelle_c ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
input xtal_en_c ;
input crc_error /* synthesis syn_tristate = 1 */ ;
input debug_present_n_c ;
input pll_40MHz_switchover_locked ;
input data_out ;
input ladder_fpga_activeclock ;
input clock40mhz_xtal_bad ;
input scan_out_16 ;
input fpga_serdes_ou_connec_c ;
input clock40mhz_fpga_bad ;
input sc_serdes_ou_connec_c ;
output scan_out_20 ;
input data_out_0 ;
input testin_echelle_c ;
wire latchup_hybride_c_9 ;
wire latchup_hybride_c_8 ;
wire latchup_hybride_c_11 ;
wire latchup_hybride_c_10 ;
wire latchup_hybride_c_13 ;
wire latchup_hybride_c_12 ;
wire latchup_hybride_c_15 ;
wire latchup_hybride_c_14 ;
wire latchup_hybride_c_1 ;
wire latchup_hybride_c_0 ;
wire latchup_hybride_c_3 ;
wire latchup_hybride_c_2 ;
wire latchup_hybride_c_5 ;
wire latchup_hybride_c_4 ;
wire latchup_hybride_c_7 ;
wire latchup_hybride_c_6 ;
wire enable_latchup_n_9 ;
wire enable_latchup_n_8 ;
wire enable_latchup_n_11 ;
wire enable_latchup_n_10 ;
wire enable_latchup_n_13 ;
wire enable_latchup_n_12 ;
wire enable_latchup_n_15 ;
wire enable_latchup_n_14 ;
wire enable_latchup_n_1 ;
wire enable_latchup_n_0 ;
wire enable_latchup_n_3 ;
wire enable_latchup_n_2 ;
wire enable_latchup_n_5 ;
wire enable_latchup_n_4 ;
wire enable_latchup_n_7 ;
wire enable_latchup_n_6 ;
wire card_ser_num_c_4 ;
wire card_ser_num_c_2 ;
wire card_ser_num_c_5 ;
wire card_ser_num_c_0 ;
wire card_ser_num_c_1 ;
wire card_ser_num_c_3 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire holdin_echelle_c ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire xtal_en_c ;
wire crc_error ;
wire debug_present_n_c ;
wire pll_40MHz_switchover_locked ;
wire data_out ;
wire ladder_fpga_activeclock ;
wire clock40mhz_xtal_bad ;
wire scan_out_16 ;
wire fpga_serdes_ou_connec_c ;
wire clock40mhz_fpga_bad ;
wire sc_serdes_ou_connec_c ;
wire scan_out_20 ;
wire data_out_0 ;
wire testin_echelle_c ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_17 ;
wire scan_out_18 ;
wire scan_out_19 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @34:70
  dr_cell_45 a_14_d_e (
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.holdin_echelle_c(holdin_echelle_c),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_46 a_18_d_e (
	.scan_out(scan_out_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.xtal_en_c(xtal_en_c),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_47 a_16_d_e (
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.crc_error(crc_error),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_48 a_17_d_e (
	.scan_out(scan_out_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2),
	.debug_present_n_c(debug_present_n_c)
);
// @34:70
  dr_cell_49 a_11_d_e (
	.scan_out(scan_out_5),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pll_40MHz_switchover_locked(pll_40MHz_switchover_locked),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_50 a_7_d_e (
	.latchup_hybride_c_9(latchup_hybride_c_9),
	.latchup_hybride_c_8(latchup_hybride_c_8),
	.latchup_hybride_c_11(latchup_hybride_c_11),
	.latchup_hybride_c_10(latchup_hybride_c_10),
	.latchup_hybride_c_13(latchup_hybride_c_13),
	.latchup_hybride_c_12(latchup_hybride_c_12),
	.latchup_hybride_c_15(latchup_hybride_c_15),
	.latchup_hybride_c_14(latchup_hybride_c_14),
	.latchup_hybride_c_1(latchup_hybride_c_1),
	.latchup_hybride_c_0(latchup_hybride_c_0),
	.latchup_hybride_c_3(latchup_hybride_c_3),
	.latchup_hybride_c_2(latchup_hybride_c_2),
	.latchup_hybride_c_5(latchup_hybride_c_5),
	.latchup_hybride_c_4(latchup_hybride_c_4),
	.latchup_hybride_c_7(latchup_hybride_c_7),
	.latchup_hybride_c_6(latchup_hybride_c_6),
	.enable_latchup_n_9(enable_latchup_n_9),
	.enable_latchup_n_8(enable_latchup_n_8),
	.enable_latchup_n_11(enable_latchup_n_11),
	.enable_latchup_n_10(enable_latchup_n_10),
	.enable_latchup_n_13(enable_latchup_n_13),
	.enable_latchup_n_12(enable_latchup_n_12),
	.enable_latchup_n_15(enable_latchup_n_15),
	.enable_latchup_n_14(enable_latchup_n_14),
	.enable_latchup_n_1(enable_latchup_n_1),
	.enable_latchup_n_0(enable_latchup_n_0),
	.enable_latchup_n_3(enable_latchup_n_3),
	.enable_latchup_n_2(enable_latchup_n_2),
	.enable_latchup_n_5(enable_latchup_n_5),
	.enable_latchup_n_4(enable_latchup_n_4),
	.enable_latchup_n_7(enable_latchup_n_7),
	.enable_latchup_n_6(enable_latchup_n_6),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_7),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_8),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_51 a_15_d_e (
	.scan_out(scan_out_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.data_out(data_out),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_52 a_12_d_e (
	.scan_out(scan_out_9),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_activeclock(ladder_fpga_activeclock),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_53 a_8_d_e (
	.scan_out(scan_out_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.clock40mhz_xtal_bad(clock40mhz_xtal_bad),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_7),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_54 a_4_d_e (
	.card_ser_num_c_0(card_ser_num_c_4),
	.scan_out(scan_out_11),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_12),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_55 a_2_d_e (
	.card_ser_num_c_0(card_ser_num_c_2),
	.scan_out(scan_out_13),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_14),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_56 a_6_d_e (
	.scan_out(scan_out_8),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_15),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_57 a_20_d_e (
	.scan_out(scan_out_16),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.fpga_serdes_ou_connec_c(fpga_serdes_ou_connec_c),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_17),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_58 a_5_d_e (
	.card_ser_num_c_0(card_ser_num_c_5),
	.scan_out(scan_out_15),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_11),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_59 a_9_d_e (
	.scan_out(scan_out_18),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.clock40mhz_fpga_bad(clock40mhz_fpga_bad),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_10),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_60 a_19_d_e (
	.scan_out(scan_out_17),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.sc_serdes_ou_connec_c(sc_serdes_ou_connec_c),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_61 a_0_d_e (
	.card_ser_num_c_0(card_ser_num_c_0),
	.scan_out(scan_out_19),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_20),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_62 a_1_d_e (
	.card_ser_num_c_0(card_ser_num_c_1),
	.scan_out(scan_out_14),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_19),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_63 a_10_d_e (
	.scan_out(scan_out_6),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.data_out(data_out_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_18),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_64 a_13_d_e (
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.testin_echelle_c(testin_echelle_c),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_9),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_65 a_3_d_e (
	.card_ser_num_c_0(card_ser_num_c_3),
	.scan_out(scan_out_12),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_13),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
endmodule /* dr_x_bits_22 */

// VQM4.1+ 
module dr_cell_67 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_67 */

// VQM4.1+ 
module dr_cell_68 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_68 */

// VQM4.1+ 
module dr_cell_69 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_69 */

// VQM4.1+ 
module dr_cell_70 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_70 */

// VQM4.1+ 
module dr_cell_71 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_71 */

// VQM4.1+ 
module dr_cell_72 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_72 */

// VQM4.1+ 
module dr_cell_73 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_73 */

// VQM4.1+ 
module dr_cell_74 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_74 */

// VQM4.1+ 
module dr_cell_75 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_75 */

// VQM4.1+ 
module dr_cell_76 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_76 */

// VQM4.1+ 
module dr_cell_77 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_77 */

// VQM4.1+ 
module dr_cell_78 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_78 */

// VQM4.1+ 
module dr_cell_79 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_79 */

// VQM4.1+ 
module dr_cell_80 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_80 */

// VQM4.1+ 
module dr_cell_81 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_81 */

// VQM4.1+ 
module dr_cell_82 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_82 */

// VQM4.1+ 
module dr_cell_83 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_83 */

// VQM4.1+ 
module dr_cell_84 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_84 */

// VQM4.1+ 
module dr_cell_85 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_85 */

// VQM4.1+ 
module dr_cell_86 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_86 */

// VQM4.1+ 
module dr_cell_87 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_87 */

// VQM4.1+ 
module dr_x_bits_22_1 (
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2,
  scan_out_16,
  scan_out_17,
  scan_out_20
)
;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
input scan_out_16 ;
output scan_out_17 ;
output scan_out_20 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire scan_out_16 ;
wire scan_out_17 ;
wire scan_out_20 ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_18 ;
wire scan_out_19 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @34:70
  dr_cell_67 a_14_d_e (
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_68 a_18_d_e (
	.scan_out(scan_out_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_69 a_16_d_e (
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_70 a_17_d_e (
	.scan_out(scan_out_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_71 a_11_d_e (
	.scan_out(scan_out_5),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_72 a_7_d_e (
	.scan_out(scan_out_7),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_8),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_73 a_15_d_e (
	.scan_out(scan_out_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_74 a_12_d_e (
	.scan_out(scan_out_9),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_75 a_8_d_e (
	.scan_out(scan_out_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_7),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_76 a_4_d_e (
	.scan_out(scan_out_11),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_12),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_77 a_2_d_e (
	.scan_out(scan_out_13),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_14),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_78 a_6_d_e (
	.scan_out(scan_out_8),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_15),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_79 a_20_d_e (
	.scan_out(scan_out_16),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_17),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_80 a_5_d_e (
	.scan_out(scan_out_15),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_11),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_81 a_9_d_e (
	.scan_out(scan_out_18),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_10),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_82 a_19_d_e (
	.scan_out(scan_out_17),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_83 a_0_d_e (
	.scan_out(scan_out_19),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_20),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_84 a_1_d_e (
	.scan_out(scan_out_14),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_19),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_85 a_10_d_e (
	.scan_out(scan_out_6),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_18),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_86 a_13_d_e (
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_9),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_87 a_3_d_e (
	.scan_out(scan_out_12),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_13),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
endmodule /* dr_x_bits_22_1 */

// VQM4.1+ 
module dr_cell_4 (
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  ladder_fpga_sc_tdi_c,
  shiftDR,
  scan_out,
  clockDR_0_a2,
  data_out_1,
  un83_roboclock_adc_phase_in,
  data_out_0,
  data_out_2,
  un72_roboclock_adc_phase_in,
  data_out_3,
  data_out_5,
  un61_roboclock_adc_phase_in,
  data_out_6,
  data_out_7,
  un50_roboclock_adc_phase_in,
  data_out_8,
  data_out_9,
  un39_roboclock_adc_phase_in,
  data_out_10,
  data_out_11,
  un28_roboclock_adc_phase_in,
  data_out_12,
  data_out_13,
  un17_roboclock_adc_phase_in,
  data_out_14,
  data_out_15,
  un6_roboclock_adc_phase_in,
  data_out_16,
  data_out_17,
  un41_roboclock_horloge40_phase_in,
  data_out_18,
  data_out_19,
  un30_roboclock_horloge40_phase_in,
  data_out_20,
  data_out_21,
  un19_roboclock_horloge40_phase_in,
  data_out_22,
  data_out_23,
  un8_roboclock_horloge40_phase_in,
  data_out_24
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tdi_c ;
input shiftDR ;
output scan_out ;
input clockDR_0_a2 ;
input data_out_1 ;
output un83_roboclock_adc_phase_in ;
input data_out_0 ;
input data_out_2 ;
output un72_roboclock_adc_phase_in ;
input data_out_3 ;
input data_out_5 ;
output un61_roboclock_adc_phase_in ;
input data_out_6 ;
input data_out_7 ;
output un50_roboclock_adc_phase_in ;
input data_out_8 ;
input data_out_9 ;
output un39_roboclock_adc_phase_in ;
input data_out_10 ;
input data_out_11 ;
output un28_roboclock_adc_phase_in ;
input data_out_12 ;
input data_out_13 ;
output un17_roboclock_adc_phase_in ;
input data_out_14 ;
input data_out_15 ;
output un6_roboclock_adc_phase_in ;
input data_out_16 ;
input data_out_17 ;
output un41_roboclock_horloge40_phase_in ;
input data_out_18 ;
input data_out_19 ;
output un30_roboclock_horloge40_phase_in ;
input data_out_20 ;
input data_out_21 ;
output un19_roboclock_horloge40_phase_in ;
input data_out_22 ;
input data_out_23 ;
output un8_roboclock_horloge40_phase_in ;
input data_out_24 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tdi_c ;
wire shiftDR ;
wire scan_out ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire un83_roboclock_adc_phase_in ;
wire data_out_0 ;
wire data_out_2 ;
wire un72_roboclock_adc_phase_in ;
wire data_out_3 ;
wire data_out_5 ;
wire un61_roboclock_adc_phase_in ;
wire data_out_6 ;
wire data_out_7 ;
wire un50_roboclock_adc_phase_in ;
wire data_out_8 ;
wire data_out_9 ;
wire un39_roboclock_adc_phase_in ;
wire data_out_10 ;
wire data_out_11 ;
wire un28_roboclock_adc_phase_in ;
wire data_out_12 ;
wire data_out_13 ;
wire un17_roboclock_adc_phase_in ;
wire data_out_14 ;
wire data_out_15 ;
wire un6_roboclock_adc_phase_in ;
wire data_out_16 ;
wire data_out_17 ;
wire un41_roboclock_horloge40_phase_in ;
wire data_out_18 ;
wire data_out_19 ;
wire un30_roboclock_horloge40_phase_in ;
wire data_out_20 ;
wire data_out_21 ;
wire un19_roboclock_horloge40_phase_in ;
wire data_out_22 ;
wire data_out_23 ;
wire un8_roboclock_horloge40_phase_in ;
wire data_out_24 ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_fpga_sc_tdi_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:59
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
// @40:2006
  cycloneiii_lcell_comb un83_roboclock_adc_phase_in_cZ (
	.combout(un83_roboclock_adc_phase_in),
	.dataa(data_out_0),
	.datab(data_out_1),
	.datac(data_out_2),
	.datad(VCC)
);
defparam un83_roboclock_adc_phase_in_cZ.lut_mask=16'hb4b4;
defparam un83_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @40:2005
  cycloneiii_lcell_comb un72_roboclock_adc_phase_in_cZ (
	.combout(un72_roboclock_adc_phase_in),
	.dataa(data_out_3),
	.datab(data_out_1),
	.datac(data_out_5),
	.datad(VCC)
);
defparam un72_roboclock_adc_phase_in_cZ.lut_mask=16'hb4b4;
defparam un72_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @40:2004
  cycloneiii_lcell_comb un61_roboclock_adc_phase_in_cZ (
	.combout(un61_roboclock_adc_phase_in),
	.dataa(data_out_6),
	.datab(data_out_1),
	.datac(data_out_7),
	.datad(VCC)
);
defparam un61_roboclock_adc_phase_in_cZ.lut_mask=16'hb4b4;
defparam un61_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @40:2003
  cycloneiii_lcell_comb un50_roboclock_adc_phase_in_cZ (
	.combout(un50_roboclock_adc_phase_in),
	.dataa(data_out_8),
	.datab(data_out_1),
	.datac(data_out_9),
	.datad(VCC)
);
defparam un50_roboclock_adc_phase_in_cZ.lut_mask=16'hb4b4;
defparam un50_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @40:2002
  cycloneiii_lcell_comb un39_roboclock_adc_phase_in_cZ (
	.combout(un39_roboclock_adc_phase_in),
	.dataa(data_out_10),
	.datab(data_out_1),
	.datac(data_out_11),
	.datad(VCC)
);
defparam un39_roboclock_adc_phase_in_cZ.lut_mask=16'hb4b4;
defparam un39_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @40:2001
  cycloneiii_lcell_comb un28_roboclock_adc_phase_in_cZ (
	.combout(un28_roboclock_adc_phase_in),
	.dataa(data_out_1),
	.datab(data_out_12),
	.datac(data_out_13),
	.datad(VCC)
);
defparam un28_roboclock_adc_phase_in_cZ.lut_mask=16'hd2d2;
defparam un28_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @40:2000
  cycloneiii_lcell_comb un17_roboclock_adc_phase_in_cZ (
	.combout(un17_roboclock_adc_phase_in),
	.dataa(data_out_1),
	.datab(data_out_14),
	.datac(data_out_15),
	.datad(VCC)
);
defparam un17_roboclock_adc_phase_in_cZ.lut_mask=16'hd2d2;
defparam un17_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @40:1999
  cycloneiii_lcell_comb un6_roboclock_adc_phase_in_cZ (
	.combout(un6_roboclock_adc_phase_in),
	.dataa(data_out_1),
	.datab(data_out_16),
	.datac(data_out_17),
	.datad(VCC)
);
defparam un6_roboclock_adc_phase_in_cZ.lut_mask=16'hd2d2;
defparam un6_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @40:1997
  cycloneiii_lcell_comb un41_roboclock_horloge40_phase_in_cZ (
	.combout(un41_roboclock_horloge40_phase_in),
	.dataa(data_out_1),
	.datab(data_out_18),
	.datac(data_out_19),
	.datad(VCC)
);
defparam un41_roboclock_horloge40_phase_in_cZ.lut_mask=16'hd2d2;
defparam un41_roboclock_horloge40_phase_in_cZ.sum_lutc_input="datac";
// @40:1996
  cycloneiii_lcell_comb un30_roboclock_horloge40_phase_in_cZ (
	.combout(un30_roboclock_horloge40_phase_in),
	.dataa(data_out_1),
	.datab(data_out_20),
	.datac(data_out_21),
	.datad(VCC)
);
defparam un30_roboclock_horloge40_phase_in_cZ.lut_mask=16'hd2d2;
defparam un30_roboclock_horloge40_phase_in_cZ.sum_lutc_input="datac";
// @40:1995
  cycloneiii_lcell_comb un19_roboclock_horloge40_phase_in_cZ (
	.combout(un19_roboclock_horloge40_phase_in),
	.dataa(data_out_1),
	.datab(data_out_22),
	.datac(data_out_23),
	.datad(VCC)
);
defparam un19_roboclock_horloge40_phase_in_cZ.lut_mask=16'hd2d2;
defparam un19_roboclock_horloge40_phase_in_cZ.sum_lutc_input="datac";
// @40:1994
  cycloneiii_lcell_comb un8_roboclock_horloge40_phase_in_cZ (
	.combout(un8_roboclock_horloge40_phase_in),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(data_out_24),
	.datad(VCC)
);
defparam un8_roboclock_horloge40_phase_in_cZ.lut_mask=16'hd2d2;
defparam un8_roboclock_horloge40_phase_in_cZ.sum_lutc_input="datac";
//@35:59
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4 */

// VQM4.1+ 
module dr_cell_4_1 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_58 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_1 */

// VQM4.1+ 
module dr_cell_4_2 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_1
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input data_out_1 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_2 */

// VQM4.1+ 
module dr_cell_4_3 (
  data_out_1,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  data_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out_1 ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
output data_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire data_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire VCC ;
wire ff1 ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @35:72
  dffeas data_out_1_Z (
	.q(data_out_1),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_1_Z.is_wysiwyg="TRUE";
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_3 */

// VQM4.1+ 
module dr_cell_4_4 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_1
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input data_out_1 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_4 */

// VQM4.1+ 
module dr_cell_4_5 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_1
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input data_out_1 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_5 */

// VQM4.1+ 
module dr_cell_4_6 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_57 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_6 */

// VQM4.1+ 
module dr_cell_4_7 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_1
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input data_out_1 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_7 */

// VQM4.1+ 
module dr_cell_4_8 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_1
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input data_out_1 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_8 */

// VQM4.1+ 
module dr_cell_4_9 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_56 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_9 */

// VQM4.1+ 
module dr_cell_4_10 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_55 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_10 */

// VQM4.1+ 
module dr_cell_4_11 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_54 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_11 */

// VQM4.1+ 
module dr_cell_4_12 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_1
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input data_out_1 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_12 */

// VQM4.1+ 
module dr_cell_4_13 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_53 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_13 */

// VQM4.1+ 
module dr_cell_4_14 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_1
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input data_out_1 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_14 */

// VQM4.1+ 
module dr_cell_4_15 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_52 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_15 */

// VQM4.1+ 
module dr_cell_4_16 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_51 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_16 */

// VQM4.1+ 
module dr_cell_4_17 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_50 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_17 */

// VQM4.1+ 
module dr_cell_4_18 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_1
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input data_out_1 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_18 */

// VQM4.1+ 
module dr_cell_4_19 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_49 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_19 */

// VQM4.1+ 
module dr_cell_4_20 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_48 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_20 */

// VQM4.1+ 
module dr_cell_4_21 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_650,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_650 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_650 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_47 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:925
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_21 */

// VQM4.1+ 
module dr_cell_4_22 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_1
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input data_out_1 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_22 */

// VQM4.1+ 
module dr_cell_4_23 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_1
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input data_out_1 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_650),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_4_23 */

// VQM4.1+ 
module dr_x_bits_init_24 (
  ladder_fpga_sc_tck_c_i_i,
  G_650,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  ladder_fpga_sc_tdi_c,
  shiftDR,
  clockDR_0_a2,
  un83_roboclock_adc_phase_in,
  data_out_0,
  un72_roboclock_adc_phase_in,
  data_out_3,
  un61_roboclock_adc_phase_in,
  data_out_5,
  un50_roboclock_adc_phase_in,
  data_out_7,
  un39_roboclock_adc_phase_in,
  data_out_9,
  un28_roboclock_adc_phase_in,
  data_out_11,
  un17_roboclock_adc_phase_in,
  data_out_13,
  un6_roboclock_adc_phase_in,
  data_out_15,
  un41_roboclock_horloge40_phase_in,
  data_out_17,
  un30_roboclock_horloge40_phase_in,
  data_out_19,
  un19_roboclock_horloge40_phase_in,
  data_out_21,
  un8_roboclock_horloge40_phase_in,
  data_out_22,
  reset_bar,
  scan_out_17
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_650 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tdi_c ;
input shiftDR ;
input clockDR_0_a2 ;
output un83_roboclock_adc_phase_in ;
output data_out_0 ;
output un72_roboclock_adc_phase_in ;
output data_out_3 ;
output un61_roboclock_adc_phase_in ;
output data_out_5 ;
output un50_roboclock_adc_phase_in ;
output data_out_7 ;
output un39_roboclock_adc_phase_in ;
output data_out_9 ;
output un28_roboclock_adc_phase_in ;
output data_out_11 ;
output un17_roboclock_adc_phase_in ;
output data_out_13 ;
output un6_roboclock_adc_phase_in ;
output data_out_15 ;
output un41_roboclock_horloge40_phase_in ;
output data_out_17 ;
output un30_roboclock_horloge40_phase_in ;
output data_out_19 ;
output un19_roboclock_horloge40_phase_in ;
output data_out_21 ;
output un8_roboclock_horloge40_phase_in ;
output data_out_22 ;
input reset_bar ;
output scan_out_17 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_650 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tdi_c ;
wire shiftDR ;
wire clockDR_0_a2 ;
wire un83_roboclock_adc_phase_in ;
wire data_out_0 ;
wire un72_roboclock_adc_phase_in ;
wire data_out_3 ;
wire un61_roboclock_adc_phase_in ;
wire data_out_5 ;
wire un50_roboclock_adc_phase_in ;
wire data_out_7 ;
wire un39_roboclock_adc_phase_in ;
wire data_out_9 ;
wire un28_roboclock_adc_phase_in ;
wire data_out_11 ;
wire un17_roboclock_adc_phase_in ;
wire data_out_13 ;
wire un6_roboclock_adc_phase_in ;
wire data_out_15 ;
wire un41_roboclock_horloge40_phase_in ;
wire data_out_17 ;
wire un30_roboclock_horloge40_phase_in ;
wire data_out_19 ;
wire un19_roboclock_horloge40_phase_in ;
wire data_out_21 ;
wire un8_roboclock_horloge40_phase_in ;
wire data_out_22 ;
wire reset_bar ;
wire scan_out_17 ;
wire scan_out ;
wire data_out_1 ;
wire data_out ;
wire data_out_2 ;
wire data_out_4 ;
wire data_out_6 ;
wire data_out_8 ;
wire data_out_10 ;
wire data_out_12 ;
wire data_out_14 ;
wire data_out_16 ;
wire data_out_18 ;
wire data_out_20 ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_16 ;
wire scan_out_18 ;
wire scan_out_19 ;
wire scan_out_20 ;
wire scan_out_21 ;
wire scan_out_22 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @35:59
  dr_cell_4 a_23_b_c (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.shiftDR(shiftDR),
	.scan_out(scan_out),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1),
	.un83_roboclock_adc_phase_in(un83_roboclock_adc_phase_in),
	.data_out_0(data_out),
	.data_out_2(data_out_0),
	.un72_roboclock_adc_phase_in(un72_roboclock_adc_phase_in),
	.data_out_3(data_out_2),
	.data_out_5(data_out_3),
	.un61_roboclock_adc_phase_in(un61_roboclock_adc_phase_in),
	.data_out_6(data_out_4),
	.data_out_7(data_out_5),
	.un50_roboclock_adc_phase_in(un50_roboclock_adc_phase_in),
	.data_out_8(data_out_6),
	.data_out_9(data_out_7),
	.un39_roboclock_adc_phase_in(un39_roboclock_adc_phase_in),
	.data_out_10(data_out_8),
	.data_out_11(data_out_9),
	.un28_roboclock_adc_phase_in(un28_roboclock_adc_phase_in),
	.data_out_12(data_out_10),
	.data_out_13(data_out_11),
	.un17_roboclock_adc_phase_in(un17_roboclock_adc_phase_in),
	.data_out_14(data_out_12),
	.data_out_15(data_out_13),
	.un6_roboclock_adc_phase_in(un6_roboclock_adc_phase_in),
	.data_out_16(data_out_14),
	.data_out_17(data_out_15),
	.un41_roboclock_horloge40_phase_in(un41_roboclock_horloge40_phase_in),
	.data_out_18(data_out_16),
	.data_out_19(data_out_17),
	.un30_roboclock_horloge40_phase_in(un30_roboclock_horloge40_phase_in),
	.data_out_20(data_out_18),
	.data_out_21(data_out_19),
	.un19_roboclock_horloge40_phase_in(un19_roboclock_horloge40_phase_in),
	.data_out_22(data_out_20),
	.data_out_23(data_out_21),
	.un8_roboclock_horloge40_phase_in(un8_roboclock_horloge40_phase_in),
	.data_out_24(data_out_22)
);
// @35:72
  dr_cell_4_1 a_8_d_e (
	.data_out(data_out_9),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_2 a_21_d_e (
	.data_out(data_out_20),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_2),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_4_3 a_11_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.data_out(data_out_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_4),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_4 a_5_d_e (
	.data_out(data_out_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_6),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_7),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_4_5 a_17_d_e (
	.data_out(data_out_16),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_8),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_9),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_4_6 a_6_d_e (
	.data_out(data_out_7),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_7 a_19_d_e (
	.data_out(data_out_18),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_11),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_12),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_4_8 a_7_d_e (
	.data_out(data_out_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_1),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_10),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_4_9 a_20_d_e (
	.data_out(data_out_21),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_11),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_10 a_16_d_e (
	.data_out(data_out_17),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_9),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_13),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_11 a_4_d_e (
	.data_out(data_out_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_7),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_14),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_12 a_3_d_e (
	.data_out(data_out_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_14),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_15),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_4_13 a_0_d_e (
	.data_out(data_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_16),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_17),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_14 a_9_d_e (
	.data_out(data_out_8),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_18),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_4_15 a_12_d_e (
	.data_out(data_out_13),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_19),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_16 a_22_d_e (
	.data_out(data_out_22),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_17 a_2_d_e (
	.data_out(data_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_15),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_20),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_18 a_15_d_e (
	.data_out(data_out_14),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_13),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_21),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_4_19 a_18_d_e (
	.data_out(data_out_19),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_12),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_8),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_20 a_14_d_e (
	.data_out(data_out_15),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_21),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_22),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_21 a_10_d_e (
	.data_out(data_out_11),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_650(G_650),
	.scan_out(scan_out_5),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_18),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_4_22 a_1_d_e (
	.data_out(data_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_20),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_16),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_4_23 a_13_d_e (
	.data_out(data_out_12),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_22),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_19),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_1(data_out_1)
);
endmodule /* dr_x_bits_init_24 */

// VQM4.1+ 
module dr_cell_3 (
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out ;
wire clockDR_0_a2 ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_47 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:59
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3 */

// VQM4.1+ 
module dr_cell_3_1 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_46 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_1 */

// VQM4.1+ 
module dr_cell_3_2 (
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_45 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_2 */

// VQM4.1+ 
module dr_cell_3_3 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_44 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_3 */

// VQM4.1+ 
module dr_cell_3_4 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_43 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_4 */

// VQM4.1+ 
module dr_cell_3_5 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_42 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_5 */

// VQM4.1+ 
module dr_cell_3_6 (
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_41 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_6 */

// VQM4.1+ 
module dr_cell_3_7 (
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_40 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_7 */

// VQM4.1+ 
module dr_cell_3_8 (
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_39 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_8 */

// VQM4.1+ 
module dr_cell_3_9 (
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_38 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_9 */

// VQM4.1+ 
module dr_cell_3_10 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_37 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_10 */

// VQM4.1+ 
module dr_cell_3_11 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_36 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_11 */

// VQM4.1+ 
module dr_cell_3_12 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_35 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_12 */

// VQM4.1+ 
module dr_cell_3_13 (
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_34 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_13 */

// VQM4.1+ 
module dr_cell_3_14 (
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_33 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_14 */

// VQM4.1+ 
module dr_cell_3_15 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  level_shifter_dac_load,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
output level_shifter_dac_load ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire level_shifter_dac_load ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_32 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(level_shifter_dac_load),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_653),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(level_shifter_dac_load),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:952
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
assign data_out = level_shifter_dac_load;
endmodule /* dr_cell_3_15 */

// VQM4.1+ 
module dr_x_bits_init_16 (
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_653,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  clockDR_0_a2,
  data_out,
  data_out_0,
  scan_out_5,
  data_out_1,
  data_out_2,
  data_out_3,
  data_out_4,
  data_out_5,
  data_out_6,
  level_shifter_dac_load
)
;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_653 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input clockDR_0_a2 ;
output data_out ;
output data_out_0 ;
output scan_out_5 ;
output data_out_1 ;
output data_out_2 ;
output data_out_3 ;
output data_out_4 ;
output data_out_5 ;
output data_out_6 ;
output level_shifter_dac_load ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_653 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire clockDR_0_a2 ;
wire data_out ;
wire data_out_0 ;
wire scan_out_5 ;
wire data_out_1 ;
wire data_out_2 ;
wire data_out_3 ;
wire data_out_4 ;
wire data_out_5 ;
wire data_out_6 ;
wire level_shifter_dac_load ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @35:59
  dr_cell_3 a_15_b_c (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out(scan_out),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_1 a_7_d_e (
	.data_out(data_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_2 a_12_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_3 a_0_d_e (
	.data_out(data_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_4 a_5_d_e (
	.data_out(data_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_6),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_7),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_5 a_1_d_e (
	.data_out(data_out_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_8),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_6 a_10_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_9),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_10),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_7 a_11_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_9),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_8 a_13_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_11),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_9 a_9_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_12),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_10 a_4_d_e (
	.data_out(data_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_7),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_13),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_11 a_2_d_e (
	.data_out(data_out_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_14),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_8),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_12 a_3_d_e (
	.data_out(data_out_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_13),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_14),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_13 a_14_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_11),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_14 a_8_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_12),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_3_15 a_6_d_e (
	.data_out(data_out_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_653(G_653),
	.scan_out(scan_out_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.level_shifter_dac_load(level_shifter_dac_load),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.clockDR_0_a2(clockDR_0_a2)
);
endmodule /* dr_x_bits_init_16 */

// VQM4.1+ 
module dr_cell_2 (
  ladder_fpga_sc_tck_c_i_i,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  ladder_fpga_sc_tdi_c,
  shiftDR,
  scan_out,
  clockDR_0_a2,
  data_out_4,
  data_out_1
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tdi_c ;
input shiftDR ;
output scan_out ;
input clockDR_0_a2 ;
output data_out_4 ;
input data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tdi_c ;
wire shiftDR ;
wire scan_out ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire data_out_1 ;
wire [19:19] ladder_fpga_sc_level_shifter_dac_i_i;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[19]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_fpga_sc_tdi_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:59
  cycloneiii_lcell_comb data_out_RNI4SAI (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNI4SAI.lut_mask=16'h2222;
defparam data_out_RNI4SAI.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[19]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:59
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_2 */

// VQM4.1+ 
module dr_cell_2_1 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_48 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:969
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_1 */

// VQM4.1+ 
module dr_cell_2_2 (
  ladder_fpga_sc_tck_c_i_i,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_4,
  data_out_1
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
output data_out_4 ;
input data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire data_out_1 ;
wire [17:17] ladder_fpga_sc_level_shifter_dac_i_i;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[17]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb data_out_RNI6A5P (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNI6A5P.lut_mask=16'h2222;
defparam data_out_RNI6A5P.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[17]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_2_2 */

// VQM4.1+ 
module dr_cell_2_3 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_47 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:969
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_3 */

// VQM4.1+ 
module dr_cell_2_4 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_46 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:969
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_4 */

// VQM4.1+ 
module dr_cell_2_5 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_45 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:969
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_5 */

// VQM4.1+ 
module dr_cell_2_6 (
  ladder_fpga_sc_tck_c_i_i,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_4,
  data_out_1
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
output data_out_4 ;
input data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire data_out_1 ;
wire [15:15] ladder_fpga_sc_level_shifter_dac_i_i;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[15]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb data_out_RNI4G8O (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNI4G8O.lut_mask=16'h2222;
defparam data_out_RNI4G8O.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[15]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_2_6 */

// VQM4.1+ 
module dr_cell_2_7 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_44 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:969
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_7 */

// VQM4.1+ 
module dr_cell_2_8 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_43 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:969
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_8 */

// VQM4.1+ 
module dr_cell_2_9 (
  ladder_fpga_sc_tck_c_i_i,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_4,
  data_out_1
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
output data_out_4 ;
input data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire data_out_1 ;
wire [8:8] ladder_fpga_sc_level_shifter_dac_i_i;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[8]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb data_out_RNIMC7P (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIMC7P.lut_mask=16'h2222;
defparam data_out_RNIMC7P.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[8]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_2_9 */

// VQM4.1+ 
module dr_cell_2_10 (
  ladder_fpga_sc_tck_c_i_i,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_4,
  data_out_1
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
output data_out_4 ;
input data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire data_out_1 ;
wire [4:4] ladder_fpga_sc_level_shifter_dac_i_i;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[4]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb data_out_RNIIODN (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIIODN.lut_mask=16'h2222;
defparam data_out_RNIIODN.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[4]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_2_10 */

// VQM4.1+ 
module dr_cell_2_11 (
  ladder_fpga_sc_tck_c_i_i,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_4,
  data_out_1
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
output data_out_4 ;
input data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire data_out_1 ;
wire [13:13] ladder_fpga_sc_level_shifter_dac_i_i;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[13]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb data_out_RNI2MBN (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNI2MBN.lut_mask=16'h2222;
defparam data_out_RNI2MBN.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[13]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_2_11 */

// VQM4.1+ 
module dr_cell_2_12 (
  ladder_fpga_sc_tck_c_i_i,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_4,
  data_out_1
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
output data_out_4 ;
input data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire data_out_1 ;
wire [6:6] ladder_fpga_sc_level_shifter_dac_i_i;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[6]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb data_out_RNIKIAO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIKIAO.lut_mask=16'h2222;
defparam data_out_RNIKIAO.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[6]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_2_12 */

// VQM4.1+ 
module dr_cell_2_13 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_42 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:969
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_13 */

// VQM4.1+ 
module dr_cell_2_14 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_41 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:969
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_14 */

// VQM4.1+ 
module dr_cell_2_15 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_40 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:969
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_15 */

// VQM4.1+ 
module dr_cell_2_16 (
  data_out_1,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_4
)
;
output data_out_1 ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
output data_out_4 ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire [0:0] ladder_fpga_sc_level_shifter_dac_i_i;
wire VCC ;
wire data_out ;
wire ff1 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @35:72
  dffeas data_out_1_Z (
	.q(data_out_1),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_1_Z.is_wysiwyg="TRUE";
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[0]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb data_out_RNIE4KL (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIE4KL.lut_mask=16'h2222;
defparam data_out_RNIE4KL.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[0]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_2_16 */

// VQM4.1+ 
module dr_cell_2_17 (
  ladder_fpga_sc_tck_c_i_i,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_4,
  data_out_1
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
output data_out_4 ;
input data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire data_out_1 ;
wire [2:2] ladder_fpga_sc_level_shifter_dac_i_i;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[2]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb data_out_RNIGUGM (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIGUGM.lut_mask=16'h2222;
defparam data_out_RNIGUGM.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[2]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_2_17 */

// VQM4.1+ 
module dr_cell_2_18 (
  ladder_fpga_sc_tck_c_i_i,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  scan_out,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  data_out_4,
  data_out_1
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input scan_out ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
output data_out_4 ;
input data_out_1 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire scan_out ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire data_out_1 ;
wire [11:11] ladder_fpga_sc_level_shifter_dac_i_i;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[11]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @35:72
  cycloneiii_lcell_comb data_out_RNI0SEM (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNI0SEM.lut_mask=16'h2222;
defparam data_out_RNI0SEM.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[11]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
endmodule /* dr_cell_2_18 */

// VQM4.1+ 
module dr_cell_2_19 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_656,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_656 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_656 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_39 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_656),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:969
//@35:72
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_19 */

// VQM4.1+ 
module dr_x_bits_init_20 (
  ladder_fpga_sc_tck_c_i_i,
  G_656,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  ladder_fpga_sc_tdi_c,
  shiftDR,
  clockDR_0_a2,
  data_out_4,
  data_out,
  reset_bar,
  data_out_4_0,
  data_out_0,
  data_out_2,
  data_out_3,
  data_out_4_1,
  data_out_5,
  data_out_6,
  data_out_4_2,
  data_out_4_3,
  data_out_4_4,
  data_out_4_5,
  data_out_7,
  data_out_8,
  data_out_9,
  scan_out_18,
  data_out_4_6,
  data_out_4_7,
  data_out_4_8,
  data_out_10
)
;
input ladder_fpga_sc_tck_c_i_i ;
input G_656 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tdi_c ;
input shiftDR ;
input clockDR_0_a2 ;
output data_out_4 ;
output data_out ;
input reset_bar ;
output data_out_4_0 ;
output data_out_0 ;
output data_out_2 ;
output data_out_3 ;
output data_out_4_1 ;
output data_out_5 ;
output data_out_6 ;
output data_out_4_2 ;
output data_out_4_3 ;
output data_out_4_4 ;
output data_out_4_5 ;
output data_out_7 ;
output data_out_8 ;
output data_out_9 ;
output scan_out_18 ;
output data_out_4_6 ;
output data_out_4_7 ;
output data_out_4_8 ;
output data_out_10 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_656 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tdi_c ;
wire shiftDR ;
wire clockDR_0_a2 ;
wire data_out_4 ;
wire data_out ;
wire reset_bar ;
wire data_out_4_0 ;
wire data_out_0 ;
wire data_out_2 ;
wire data_out_3 ;
wire data_out_4_1 ;
wire data_out_5 ;
wire data_out_6 ;
wire data_out_4_2 ;
wire data_out_4_3 ;
wire data_out_4_4 ;
wire data_out_4_5 ;
wire data_out_7 ;
wire data_out_8 ;
wire data_out_9 ;
wire scan_out_18 ;
wire data_out_4_6 ;
wire data_out_4_7 ;
wire data_out_4_8 ;
wire data_out_10 ;
wire scan_out ;
wire data_out_1 ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_16 ;
wire scan_out_17 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @35:59
  dr_cell_2 a_19_b_c (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_656(G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.shiftDR(shiftDR),
	.scan_out(scan_out),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_4(data_out_4),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_2_1 a_12_d_e (
	.data_out(data_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_2_2 a_17_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_656(G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_2),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_4(data_out_4_0),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_2_3 a_7_d_e (
	.data_out(data_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.scan_out(scan_out_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_2_4 a_5_d_e (
	.data_out(data_out_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.scan_out(scan_out_6),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_7),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_2_5 a_1_d_e (
	.data_out(data_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.scan_out(scan_out_8),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_9),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_2_6 a_15_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_656(G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_10),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_11),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_4(data_out_4_1),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_2_7 a_10_d_e (
	.data_out(data_out_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.scan_out(scan_out_12),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_13),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_2_8 a_14_d_e (
	.data_out(data_out_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.scan_out(scan_out_11),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_14),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_2_9 a_8_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_656(G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_15),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_4(data_out_4_2),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_2_10 a_4_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_656(G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_7),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_16),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_4(data_out_4_3),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_2_11 a_13_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_656(G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_14),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_4(data_out_4_4),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_2_12 a_6_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_656(G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_5),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_4(data_out_4_5),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_2_13 a_18_d_e (
	.data_out(data_out_7),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_2_14 a_9_d_e (
	.data_out(data_out_8),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.scan_out(scan_out_13),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_15),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_2_15 a_3_d_e (
	.data_out(data_out_9),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.scan_out(scan_out_16),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_17),
	.clockDR_0_a2(clockDR_0_a2)
);
// @35:72
  dr_cell_2_16 a_0_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_9),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_18),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_4(data_out_4_6)
);
// @35:72
  dr_cell_2_17 a_2_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_656(G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_17),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_8),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_4(data_out_4_7),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_2_18 a_11_d_e (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_656(G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.scan_out(scan_out_1),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_12),
	.clockDR_0_a2(clockDR_0_a2),
	.data_out_4(data_out_4_8),
	.data_out_1(data_out_1)
);
// @35:72
  dr_cell_2_19 a_16_d_e (
	.data_out(data_out_10),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_656(G_656),
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_10),
	.clockDR_0_a2(clockDR_0_a2)
);
endmodule /* dr_x_bits_init_20 */

// VQM4.1+ 
module mux_tdo (
  scan_out,
  data_out,
  data_out_0,
  scan_out_0,
  scan_out_1,
  scan_out_2,
  scan_out_3,
  scan_out_4,
  scan_out_5,
  data_out_1,
  data_out_1_0,
  data_out_2,
  dr_scan_out_31,
  data_out_3,
  scan_out_6,
  scan_out_7,
  scan_out_8,
  scan_out_9,
  scan_out_10,
  scan_out_11
)
;
input scan_out ;
input data_out ;
input data_out_0 ;
input scan_out_0 ;
input scan_out_1 ;
input scan_out_2 ;
input scan_out_3 ;
input scan_out_4 ;
input scan_out_5 ;
input data_out_1 ;
input data_out_1_0 ;
input data_out_2 ;
output dr_scan_out_31 ;
input data_out_3 ;
input scan_out_6 ;
input scan_out_7 ;
input scan_out_8 ;
input scan_out_9 ;
input scan_out_10 ;
input scan_out_11 ;
wire scan_out ;
wire data_out ;
wire data_out_0 ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire data_out_1 ;
wire data_out_1_0 ;
wire data_out_2 ;
wire dr_scan_out_31 ;
wire data_out_3 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire dr_scan_out_3 ;
wire dr_scan_out_6 ;
wire dr_scan_out_10 ;
wire dr_scan_out_13 ;
wire dr_scan_out_13_a_x ;
wire dr_scan_out_18 ;
wire dr_scan_out_18_a_x ;
wire dr_scan_out_21_a ;
wire dr_scan_out_21 ;
wire dr_scan_out_25 ;
wire dr_scan_out_25_a_x ;
wire dr_scan_out_22 ;
wire dr_scan_out_29 ;
wire dr_scan_out_15_a ;
wire dr_scan_out_15 ;
wire dr_scan_out_30 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @22:44
  cycloneiii_lcell_comb dr_scan_out_3_cZ (
	.combout(dr_scan_out_3),
	.dataa(scan_out),
	.datab(data_out),
	.datac(data_out_0),
	.datad(scan_out_0)
);
defparam dr_scan_out_3_cZ.lut_mask=16'hfb08;
defparam dr_scan_out_3_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_6_cZ (
	.combout(dr_scan_out_6),
	.dataa(scan_out_1),
	.datab(data_out),
	.datac(data_out_0),
	.datad(scan_out_0)
);
defparam dr_scan_out_6_cZ.lut_mask=16'hfe02;
defparam dr_scan_out_6_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_10_cZ (
	.combout(dr_scan_out_10),
	.dataa(scan_out_2),
	.datab(data_out),
	.datac(data_out_0),
	.datad(scan_out_0)
);
defparam dr_scan_out_10_cZ.lut_mask=16'hfe02;
defparam dr_scan_out_10_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_13_cZ (
	.combout(dr_scan_out_13),
	.dataa(data_out_0),
	.datab(scan_out_0),
	.datac(dr_scan_out_13_a_x),
	.datad(VCC)
);
defparam dr_scan_out_13_cZ.lut_mask=16'h8d8d;
defparam dr_scan_out_13_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_18_cZ (
	.combout(dr_scan_out_18),
	.dataa(data_out_0),
	.datab(scan_out_0),
	.datac(dr_scan_out_18_a_x),
	.datad(VCC)
);
defparam dr_scan_out_18_cZ.lut_mask=16'h8d8d;
defparam dr_scan_out_18_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_21_a_cZ (
	.combout(dr_scan_out_21_a),
	.dataa(scan_out_3),
	.datab(scan_out_4),
	.datac(data_out_0),
	.datad(data_out)
);
defparam dr_scan_out_21_a_cZ.lut_mask=16'h350f;
defparam dr_scan_out_21_a_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_21_cZ (
	.combout(dr_scan_out_21),
	.dataa(scan_out_5),
	.datab(data_out),
	.datac(scan_out_0),
	.datad(dr_scan_out_21_a)
);
defparam dr_scan_out_21_cZ.lut_mask=16'h22fc;
defparam dr_scan_out_21_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_25_cZ (
	.combout(dr_scan_out_25),
	.dataa(data_out_0),
	.datab(scan_out_0),
	.datac(dr_scan_out_25_a_x),
	.datad(VCC)
);
defparam dr_scan_out_25_cZ.lut_mask=16'h8d8d;
defparam dr_scan_out_25_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_22_cZ (
	.combout(dr_scan_out_22),
	.dataa(data_out_1),
	.datab(dr_scan_out_21),
	.datac(dr_scan_out_18),
	.datad(VCC)
);
defparam dr_scan_out_22_cZ.lut_mask=16'hd8d8;
defparam dr_scan_out_22_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_29_cZ (
	.combout(dr_scan_out_29),
	.dataa(data_out_1_0),
	.datab(data_out_1),
	.datac(scan_out_0),
	.datad(dr_scan_out_25)
);
defparam dr_scan_out_29_cZ.lut_mask=16'hf2d0;
defparam dr_scan_out_29_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_15_a_cZ (
	.combout(dr_scan_out_15_a),
	.dataa(data_out_1),
	.datab(data_out_2),
	.datac(dr_scan_out_10),
	.datad(dr_scan_out_13)
);
defparam dr_scan_out_15_a_cZ.lut_mask=16'h159d;
defparam dr_scan_out_15_a_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_15_cZ (
	.combout(dr_scan_out_15),
	.dataa(data_out_2),
	.datab(dr_scan_out_6),
	.datac(dr_scan_out_3),
	.datad(dr_scan_out_15_a)
);
defparam dr_scan_out_15_cZ.lut_mask=16'h50ee;
defparam dr_scan_out_15_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_30_cZ (
	.combout(dr_scan_out_30),
	.dataa(data_out_1_0),
	.datab(data_out_2),
	.datac(dr_scan_out_29),
	.datad(dr_scan_out_22)
);
defparam dr_scan_out_30_cZ.lut_mask=16'hf2d0;
defparam dr_scan_out_30_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_31_cZ (
	.combout(dr_scan_out_31),
	.dataa(data_out_1_0),
	.datab(data_out_3),
	.datac(dr_scan_out_15),
	.datad(dr_scan_out_30)
);
defparam dr_scan_out_31_cZ.lut_mask=16'hfd20;
defparam dr_scan_out_31_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_25_a_x_cZ (
	.combout(dr_scan_out_25_a_x),
	.dataa(scan_out_6),
	.datab(scan_out_7),
	.datac(data_out),
	.datad(VCC)
);
defparam dr_scan_out_25_a_x_cZ.lut_mask=16'h5353;
defparam dr_scan_out_25_a_x_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_18_a_x_cZ (
	.combout(dr_scan_out_18_a_x),
	.dataa(scan_out_8),
	.datab(scan_out_9),
	.datac(data_out),
	.datad(VCC)
);
defparam dr_scan_out_18_a_x_cZ.lut_mask=16'h5353;
defparam dr_scan_out_18_a_x_cZ.sum_lutc_input="datac";
// @22:44
  cycloneiii_lcell_comb dr_scan_out_13_a_x_cZ (
	.combout(dr_scan_out_13_a_x),
	.dataa(scan_out_10),
	.datab(scan_out_11),
	.datac(data_out),
	.datad(VCC)
);
defparam dr_scan_out_13_a_x_cZ.lut_mask=16'h5353;
defparam dr_scan_out_13_a_x_cZ.sum_lutc_input="datac";
endmodule /* mux_tdo */

// VQM4.1+ 
module mux_2_1 (
  z_x,
  scan_out,
  shiftIR,
  dr_scan_out_31
)
;
output z_x ;
input scan_out ;
input shiftIR ;
input dr_scan_out_31 ;
wire z_x ;
wire scan_out ;
wire shiftIR ;
wire dr_scan_out_31 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @21:24
  cycloneiii_lcell_comb z_x_cZ (
	.combout(z_x),
	.dataa(scan_out),
	.datab(shiftIR),
	.datac(dr_scan_out_31),
	.datad(VCC)
);
defparam z_x_cZ.lut_mask=16'hb8b8;
defparam z_x_cZ.sum_lutc_input="datac";
endmodule /* mux_2_1 */

// VQM4.1+ 
module dr_cell_avec_pulse (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_14_ret,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_14_ret ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_14_ret ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5211 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_14_ret_Z (
	.q(sc_updateDR_0x09_14_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_14_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:56
//@36:56
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse */

// VQM4.1+ 
module dr_cell_avec_pulse_1 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_13_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_13_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_13_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5209 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_13_ret_Z (
	.q(sc_updateDR_0x09_13_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_13_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_1 */

// VQM4.1+ 
module dr_cell_avec_pulse_2 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_1_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_1_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_1_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5185 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_1_ret_Z (
	.q(sc_updateDR_0x09_1_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_1_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_2 */

// VQM4.1+ 
module dr_cell_avec_pulse_3 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_6_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_6_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_6_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5195 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_6_ret_Z (
	.q(sc_updateDR_0x09_6_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_6_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_3 */

// VQM4.1+ 
module dr_cell_avec_pulse_4 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_3_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_3_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_3_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5189 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_3_ret_Z (
	.q(sc_updateDR_0x09_3_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_3_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_4 */

// VQM4.1+ 
module dr_cell_avec_pulse_5 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_0_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_0_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_0_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5183 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_0_ret_Z (
	.q(sc_updateDR_0x09_0_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_0_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_5 */

// VQM4.1+ 
module dr_cell_avec_pulse_6 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_10_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_10_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_10_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5203 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_10_ret_Z (
	.q(sc_updateDR_0x09_10_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_10_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_6 */

// VQM4.1+ 
module dr_cell_avec_pulse_7 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_7_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_7_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_7_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5197 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_7_ret_Z (
	.q(sc_updateDR_0x09_7_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_7_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_7 */

// VQM4.1+ 
module dr_cell_avec_pulse_8 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_4_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_4_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_4_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5191 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_4_ret_Z (
	.q(sc_updateDR_0x09_4_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_4_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_8 */

// VQM4.1+ 
module dr_cell_avec_pulse_9 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5181 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_ret_Z (
	.q(sc_updateDR_0x09_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_9 */

// VQM4.1+ 
module dr_cell_avec_pulse_10 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_9_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_9_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_9_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5201 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_9_ret_Z (
	.q(sc_updateDR_0x09_9_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_9_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_10 */

// VQM4.1+ 
module dr_cell_avec_pulse_11 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_11_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_11_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_11_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5205 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_11_ret_Z (
	.q(sc_updateDR_0x09_11_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_11_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_11 */

// VQM4.1+ 
module dr_cell_avec_pulse_12 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_8_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_8_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_8_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5199 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_8_ret_Z (
	.q(sc_updateDR_0x09_8_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_8_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_12 */

// VQM4.1+ 
module dr_cell_avec_pulse_13 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_5_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_5_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_5_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5193 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_5_ret_Z (
	.q(sc_updateDR_0x09_5_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_5_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_13 */

// VQM4.1+ 
module dr_cell_avec_pulse_14 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_2_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_2_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_2_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5187 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_2_ret_Z (
	.q(sc_updateDR_0x09_2_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_2_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_14 */

// VQM4.1+ 
module dr_cell_avec_pulse_15 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_12_ret,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_12_ret ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_12_ret ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire VCC ;
wire pulse_a_l_ecriture_0 ;
wire ff1 ;
wire N_5207 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @18:57
  dffeas ff2_0_Z (
	.q(ff2_0),
	.d(ff2en),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_0_Z.is_wysiwyg="TRUE";
  dffeas sc_updateDR_0x09_12_ret_Z (
	.q(sc_updateDR_0x09_12_ret),
	.d(pulse_a_l_ecriture_0),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_12_ret_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @18:57
  cycloneiii_lcell_comb ff2en_cZ (
	.combout(ff2en),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff1),
	.datac(ff2_0),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam ff2en_cZ.lut_mask=16'he4f0;
defparam ff2en_cZ.sum_lutc_input="datac";
// @18:67
  cycloneiii_lcell_comb pulse_a_l_ecriture_0_cZ (
	.combout(pulse_a_l_ecriture_0),
	.dataa(sc_updateDR_0x09_15),
	.datab(ff2_0),
	.datac(ff1),
	.datad(sc_updateDR_0x09_0_0_g0)
);
defparam pulse_a_l_ecriture_0_cZ.lut_mask=16'hd800;
defparam pulse_a_l_ecriture_0_cZ.sum_lutc_input="datac";
//@36:70
//@36:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_15 */

// VQM4.1+ 
module dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 (
  ff2_0,
  ff2en,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_14_ret,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  clockDR_0_a2,
  sc_updateDR_0x09_15,
  sc_updateDR_0x09_0_0_g0,
  ff2_0_0,
  ff2en_0,
  sc_updateDR_0x09_13_ret,
  ff2_0_1,
  ff2en_1,
  sc_updateDR_0x09_1_ret,
  ff2_0_2,
  ff2en_2,
  sc_updateDR_0x09_6_ret,
  ff2_0_3,
  ff2en_3,
  sc_updateDR_0x09_3_ret,
  ff2_0_4,
  ff2en_4,
  sc_updateDR_0x09_0_ret,
  ff2_0_5,
  ff2en_5,
  sc_updateDR_0x09_10_ret,
  ff2_0_6,
  ff2en_6,
  sc_updateDR_0x09_7_ret,
  ff2_0_7,
  ff2en_7,
  sc_updateDR_0x09_4_ret,
  ff2_0_8,
  ff2en_8,
  sc_updateDR_0x09_ret,
  scan_out_12,
  ff2_0_9,
  ff2en_9,
  sc_updateDR_0x09_9_ret,
  ff2_0_10,
  ff2en_10,
  sc_updateDR_0x09_11_ret,
  ff2_0_11,
  ff2en_11,
  sc_updateDR_0x09_8_ret,
  ff2_0_12,
  ff2en_12,
  sc_updateDR_0x09_5_ret,
  ff2_0_13,
  ff2en_13,
  sc_updateDR_0x09_2_ret,
  ff2_0_14,
  ff2en_14,
  sc_updateDR_0x09_12_ret
)
;
output ff2_0 ;
output ff2en ;
input ladder_fpga_sc_tck_c_i_i ;
output sc_updateDR_0x09_14_ret ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input clockDR_0_a2 ;
input sc_updateDR_0x09_15 ;
input sc_updateDR_0x09_0_0_g0 ;
output ff2_0_0 ;
output ff2en_0 ;
output sc_updateDR_0x09_13_ret ;
output ff2_0_1 ;
output ff2en_1 ;
output sc_updateDR_0x09_1_ret ;
output ff2_0_2 ;
output ff2en_2 ;
output sc_updateDR_0x09_6_ret ;
output ff2_0_3 ;
output ff2en_3 ;
output sc_updateDR_0x09_3_ret ;
output ff2_0_4 ;
output ff2en_4 ;
output sc_updateDR_0x09_0_ret ;
output ff2_0_5 ;
output ff2en_5 ;
output sc_updateDR_0x09_10_ret ;
output ff2_0_6 ;
output ff2en_6 ;
output sc_updateDR_0x09_7_ret ;
output ff2_0_7 ;
output ff2en_7 ;
output sc_updateDR_0x09_4_ret ;
output ff2_0_8 ;
output ff2en_8 ;
output sc_updateDR_0x09_ret ;
output scan_out_12 ;
output ff2_0_9 ;
output ff2en_9 ;
output sc_updateDR_0x09_9_ret ;
output ff2_0_10 ;
output ff2en_10 ;
output sc_updateDR_0x09_11_ret ;
output ff2_0_11 ;
output ff2en_11 ;
output sc_updateDR_0x09_8_ret ;
output ff2_0_12 ;
output ff2en_12 ;
output sc_updateDR_0x09_5_ret ;
output ff2_0_13 ;
output ff2en_13 ;
output sc_updateDR_0x09_2_ret ;
output ff2_0_14 ;
output ff2en_14 ;
output sc_updateDR_0x09_12_ret ;
wire ff2_0 ;
wire ff2en ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_14_ret ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire clockDR_0_a2 ;
wire sc_updateDR_0x09_15 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2_0_0 ;
wire ff2en_0 ;
wire sc_updateDR_0x09_13_ret ;
wire ff2_0_1 ;
wire ff2en_1 ;
wire sc_updateDR_0x09_1_ret ;
wire ff2_0_2 ;
wire ff2en_2 ;
wire sc_updateDR_0x09_6_ret ;
wire ff2_0_3 ;
wire ff2en_3 ;
wire sc_updateDR_0x09_3_ret ;
wire ff2_0_4 ;
wire ff2en_4 ;
wire sc_updateDR_0x09_0_ret ;
wire ff2_0_5 ;
wire ff2en_5 ;
wire sc_updateDR_0x09_10_ret ;
wire ff2_0_6 ;
wire ff2en_6 ;
wire sc_updateDR_0x09_7_ret ;
wire ff2_0_7 ;
wire ff2en_7 ;
wire sc_updateDR_0x09_4_ret ;
wire ff2_0_8 ;
wire ff2en_8 ;
wire sc_updateDR_0x09_ret ;
wire scan_out_12 ;
wire ff2_0_9 ;
wire ff2en_9 ;
wire sc_updateDR_0x09_9_ret ;
wire ff2_0_10 ;
wire ff2en_10 ;
wire sc_updateDR_0x09_11_ret ;
wire ff2_0_11 ;
wire ff2en_11 ;
wire sc_updateDR_0x09_8_ret ;
wire ff2_0_12 ;
wire ff2en_12 ;
wire sc_updateDR_0x09_5_ret ;
wire ff2_0_13 ;
wire ff2en_13 ;
wire sc_updateDR_0x09_2_ret ;
wire ff2_0_14 ;
wire ff2en_14 ;
wire sc_updateDR_0x09_12_ret ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @36:56
  dr_cell_avec_pulse a_15_b_c (
	.ff2_0(ff2_0),
	.ff2en(ff2en),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_14_ret(sc_updateDR_0x09_14_ret),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out(scan_out),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_1 a_14_d_e (
	.ff2_0(ff2_0_0),
	.ff2en(ff2en_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_13_ret(sc_updateDR_0x09_13_ret),
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_2 a_2_d_e (
	.ff2_0(ff2_0_1),
	.ff2en(ff2en_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_1_ret(sc_updateDR_0x09_1_ret),
	.scan_out(scan_out_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_3 a_7_d_e (
	.ff2_0(ff2_0_2),
	.ff2en(ff2en_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_6_ret(sc_updateDR_0x09_6_ret),
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_4 a_4_d_e (
	.ff2_0(ff2_0_3),
	.ff2en(ff2en_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_3_ret(sc_updateDR_0x09_3_ret),
	.scan_out(scan_out_5),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_5 a_1_d_e (
	.ff2_0(ff2_0_4),
	.ff2en(ff2en_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_0_ret(sc_updateDR_0x09_0_ret),
	.scan_out(scan_out_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_7),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_6 a_11_d_e (
	.ff2_0(ff2_0_5),
	.ff2en(ff2en_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_10_ret(sc_updateDR_0x09_10_ret),
	.scan_out(scan_out_8),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_9),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_7 a_8_d_e (
	.ff2_0(ff2_0_6),
	.ff2en(ff2en_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_7_ret(sc_updateDR_0x09_7_ret),
	.scan_out(scan_out_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_8 a_5_d_e (
	.ff2_0(ff2_0_7),
	.ff2en(ff2en_7),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_4_ret(sc_updateDR_0x09_4_ret),
	.scan_out(scan_out_11),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_9 a_0_d_e (
	.ff2_0(ff2_0_8),
	.ff2en(ff2en_8),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_ret(sc_updateDR_0x09_ret),
	.scan_out(scan_out_7),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_12),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_10 a_10_d_e (
	.ff2_0(ff2_0_9),
	.ff2en(ff2en_9),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_9_ret(sc_updateDR_0x09_9_ret),
	.scan_out(scan_out_9),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_13),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_11 a_12_d_e (
	.ff2_0(ff2_0_10),
	.ff2en(ff2en_10),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_11_ret(sc_updateDR_0x09_11_ret),
	.scan_out(scan_out_14),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_8),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_12 a_9_d_e (
	.ff2_0(ff2_0_11),
	.ff2en(ff2en_11),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_8_ret(sc_updateDR_0x09_8_ret),
	.scan_out(scan_out_13),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_10),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_13 a_6_d_e (
	.ff2_0(ff2_0_12),
	.ff2en(ff2en_12),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_5_ret(sc_updateDR_0x09_5_ret),
	.scan_out(scan_out_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_11),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_14 a_3_d_e (
	.ff2_0(ff2_0_13),
	.ff2en(ff2en_13),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_2_ret(sc_updateDR_0x09_2_ret),
	.scan_out(scan_out_6),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
// @36:70
  dr_cell_avec_pulse_15 a_13_d_e (
	.ff2_0(ff2_0_14),
	.ff2en(ff2en_14),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_12_ret(sc_updateDR_0x09_12_ret),
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_14),
	.clockDR_0_a2(clockDR_0_a2),
	.sc_updateDR_0x09_15(sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0)
);
endmodule /* dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 */

// VQM4.1+ 
module dr_cell_1 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_17 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:57
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1 */

// VQM4.1+ 
module dr_cell_1_1 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_16 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_1 */

// VQM4.1+ 
module dr_cell_1_2 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_15 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_2 */

// VQM4.1+ 
module dr_cell_1_3 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_14 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_3 */

// VQM4.1+ 
module dr_cell_1_4 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_13 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_4 */

// VQM4.1+ 
module dr_cell_1_5 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_12 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_5 */

// VQM4.1+ 
module dr_cell_1_6 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_11 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_6 */

// VQM4.1+ 
module dr_cell_1_7 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_7 */

// VQM4.1+ 
module dr_cell_1_8 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_9 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_8 */

// VQM4.1+ 
module dr_cell_1_9 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_9 */

// VQM4.1+ 
module dr_cell_1_10 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_10 */

// VQM4.1+ 
module dr_cell_1_11 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire N_6_0 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_11 */

// VQM4.1+ 
module dr_cell_1_12 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_5 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_12 */

// VQM4.1+ 
module dr_cell_1_13 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_4 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_13 */

// VQM4.1+ 
module dr_cell_1_14 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_3 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_14 */

// VQM4.1+ 
module dr_cell_1_15 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_2 ;
wire N_6 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_662),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@40:1061
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_15 */

// VQM4.1+ 
module dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  reset_bar,
  G_662,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  clockDR_0_a2,
  data_out_0,
  data_out_1,
  data_out_2,
  scan_out_5,
  data_out_3,
  data_out_4,
  data_out_5,
  data_out_6,
  data_out_7,
  data_out_8,
  data_out_9,
  data_out_10,
  data_out_11,
  data_out_12,
  data_out_13,
  data_out_14
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input reset_bar ;
input G_662 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input clockDR_0_a2 ;
output data_out_0 ;
output data_out_1 ;
output data_out_2 ;
output scan_out_5 ;
output data_out_3 ;
output data_out_4 ;
output data_out_5 ;
output data_out_6 ;
output data_out_7 ;
output data_out_8 ;
output data_out_9 ;
output data_out_10 ;
output data_out_11 ;
output data_out_12 ;
output data_out_13 ;
output data_out_14 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire reset_bar ;
wire G_662 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire clockDR_0_a2 ;
wire data_out_0 ;
wire data_out_1 ;
wire data_out_2 ;
wire scan_out_5 ;
wire data_out_3 ;
wire data_out_4 ;
wire data_out_5 ;
wire data_out_6 ;
wire data_out_7 ;
wire data_out_8 ;
wire data_out_9 ;
wire data_out_10 ;
wire data_out_11 ;
wire data_out_12 ;
wire data_out_13 ;
wire data_out_14 ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @34:57
  dr_cell_1 a_15_b_c (
	.data_out(data_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out(scan_out),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_1 a_7_d_e (
	.data_out(data_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_2 a_12_d_e (
	.data_out(data_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_3 a_0_d_e (
	.data_out(data_out_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_4 a_5_d_e (
	.data_out(data_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_6),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_7),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_5 a_1_d_e (
	.data_out(data_out_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_8),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_6 a_10_d_e (
	.data_out(data_out_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_9),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_10),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_7 a_11_d_e (
	.data_out(data_out_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_9),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_8 a_13_d_e (
	.data_out(data_out_7),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_11),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_9 a_9_d_e (
	.data_out(data_out_8),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_12),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_10 a_4_d_e (
	.data_out(data_out_9),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_7),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_13),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_11 a_2_d_e (
	.data_out(data_out_10),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_14),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_8),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_12 a_3_d_e (
	.data_out(data_out_11),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_13),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_14),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_13 a_14_d_e (
	.data_out(data_out_12),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_11),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_14 a_8_d_e (
	.data_out(data_out_13),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_12),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_1_15 a_6_d_e (
	.data_out(data_out_14),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(reset_bar),
	.G_662(G_662),
	.scan_out(scan_out_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.clockDR_0_a2(clockDR_0_a2)
);
endmodule /* dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE */

// VQM4.1+ 
module dr_cell_88 (
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:57
//@34:57
//@34:57
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_88 */

// VQM4.1+ 
module dr_cell_89 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_89 */

// VQM4.1+ 
module dr_cell_90 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_90 */

// VQM4.1+ 
module dr_cell_91 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_91 */

// VQM4.1+ 
module dr_cell_92 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_92 */

// VQM4.1+ 
module dr_cell_93 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_93 */

// VQM4.1+ 
module dr_cell_94 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_94 */

// VQM4.1+ 
module dr_cell_95 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_95 */

// VQM4.1+ 
module dr_cell_96 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_96 */

// VQM4.1+ 
module dr_cell_97 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_97 */

// VQM4.1+ 
module dr_cell_98 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_98 */

// VQM4.1+ 
module dr_cell_99 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_99 */

// VQM4.1+ 
module dr_cell_100 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_100 */

// VQM4.1+ 
module dr_cell_101 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_101 */

// VQM4.1+ 
module dr_cell_102 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_102 */

// VQM4.1+ 
module dr_cell_103 (
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_103 */

// VQM4.1+ 
module dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS (
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2,
  pilotage_n_0,
  pilotage_n_1,
  pilotage_n_2,
  scan_out_5,
  pilotage_n_3,
  pilotage_n_4,
  pilotage_n_5,
  pilotage_n_6,
  pilotage_n_7,
  pilotage_n_8,
  pilotage_n_9,
  pilotage_n_10,
  pilotage_n_11,
  pilotage_n_12,
  pilotage_n_13,
  pilotage_n_14
)
;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
input pilotage_n_0 ;
input pilotage_n_1 ;
input pilotage_n_2 ;
output scan_out_5 ;
input pilotage_n_3 ;
input pilotage_n_4 ;
input pilotage_n_5 ;
input pilotage_n_6 ;
input pilotage_n_7 ;
input pilotage_n_8 ;
input pilotage_n_9 ;
input pilotage_n_10 ;
input pilotage_n_11 ;
input pilotage_n_12 ;
input pilotage_n_13 ;
input pilotage_n_14 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire pilotage_n_0 ;
wire pilotage_n_1 ;
wire pilotage_n_2 ;
wire scan_out_5 ;
wire pilotage_n_3 ;
wire pilotage_n_4 ;
wire pilotage_n_5 ;
wire pilotage_n_6 ;
wire pilotage_n_7 ;
wire pilotage_n_8 ;
wire pilotage_n_9 ;
wire pilotage_n_10 ;
wire pilotage_n_11 ;
wire pilotage_n_12 ;
wire pilotage_n_13 ;
wire pilotage_n_14 ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @34:57
  dr_cell_88 a_15_b_c (
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n),
	.shiftDR(shiftDR),
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_89 a_7_d_e (
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_90 a_12_d_e (
	.scan_out(scan_out_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_1),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_91 a_0_d_e (
	.scan_out(scan_out_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_2),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_92 a_5_d_e (
	.scan_out(scan_out_6),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_3),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_7),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_93 a_1_d_e (
	.scan_out(scan_out_8),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_4),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_94 a_10_d_e (
	.scan_out(scan_out_9),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_5),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_10),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_95 a_11_d_e (
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_6),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_9),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_96 a_13_d_e (
	.scan_out(scan_out_11),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_7),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_97 a_9_d_e (
	.scan_out(scan_out_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_8),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_12),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_98 a_4_d_e (
	.scan_out(scan_out_7),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_9),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_13),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_99 a_2_d_e (
	.scan_out(scan_out_14),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_10),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_8),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_100 a_3_d_e (
	.scan_out(scan_out_13),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_11),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_14),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_101 a_14_d_e (
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_12),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_11),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_102 a_8_d_e (
	.scan_out(scan_out_12),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_13),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_103 a_6_d_e (
	.scan_out(scan_out_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.pilotage_n(pilotage_n_14),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
endmodule /* dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS */

// VQM4.1+ 
module dr_cell_0 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_665,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_665 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_665 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_665),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:57
//@34:57
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0 */

// VQM4.1+ 
module dr_cell_0_1 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_665,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  clockDR_0_a2
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_665 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input clockDR_0_a2 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_665 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_665),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_1 */

// VQM4.1+ 
module dr_x_bits_2 (
  data_out,
  ladder_fpga_sc_tck_c_i_i,
  G_665,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  clockDR_0_a2,
  data_out_0,
  scan_out_0
)
;
output data_out ;
input ladder_fpga_sc_tck_c_i_i ;
input G_665 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input clockDR_0_a2 ;
output data_out_0 ;
output scan_out_0 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire G_665 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire clockDR_0_a2 ;
wire data_out_0 ;
wire scan_out_0 ;
wire scan_out ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @34:57
  dr_cell_0 a_1_b_c (
	.data_out(data_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_665(G_665),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out(scan_out),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_0_1 a_0_d_e (
	.data_out(data_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_665(G_665),
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.clockDR_0_a2(clockDR_0_a2)
);
endmodule /* dr_x_bits_2 */

// VQM4.1+ 
module dr_cell_104 (
  temperature3_0,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:57
//@34:57
//@34:57
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_104 */

// VQM4.1+ 
module dr_cell_105 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_105 */

// VQM4.1+ 
module dr_cell_106 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_106 */

// VQM4.1+ 
module dr_cell_107 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_107 */

// VQM4.1+ 
module dr_cell_108 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_108 */

// VQM4.1+ 
module dr_cell_109 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_109 */

// VQM4.1+ 
module dr_cell_110 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_110 */

// VQM4.1+ 
module dr_cell_111 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_111 */

// VQM4.1+ 
module dr_cell_112 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_112 */

// VQM4.1+ 
module dr_cell_113 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_113 */

// VQM4.1+ 
module dr_cell_114 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_114 */

// VQM4.1+ 
module dr_cell_115 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_115 */

// VQM4.1+ 
module dr_cell_116 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_116 */

// VQM4.1+ 
module dr_cell_117 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_117 */

// VQM4.1+ 
module dr_cell_118 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_118 */

// VQM4.1+ 
module dr_cell_119 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_119 */

// VQM4.1+ 
module dr_cell_120 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_120 */

// VQM4.1+ 
module dr_cell_121 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_121 */

// VQM4.1+ 
module dr_cell_122 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_122 */

// VQM4.1+ 
module dr_cell_123 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_123 */

// VQM4.1+ 
module dr_cell_124 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_124 */

// VQM4.1+ 
module dr_cell_125 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_125 */

// VQM4.1+ 
module dr_cell_126 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_126 */

// VQM4.1+ 
module dr_cell_127 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_127 */

// VQM4.1+ 
module dr_cell_128 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_128 */

// VQM4.1+ 
module dr_cell_129 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_129 */

// VQM4.1+ 
module dr_cell_130 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_130 */

// VQM4.1+ 
module dr_cell_131 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_131 */

// VQM4.1+ 
module dr_cell_132 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_132 */

// VQM4.1+ 
module dr_cell_133 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_133 */

// VQM4.1+ 
module dr_cell_134 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_134 */

// VQM4.1+ 
module dr_cell_135 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_135 */

// VQM4.1+ 
module dr_cell_136 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_136 */

// VQM4.1+ 
module dr_cell_137 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_137 */

// VQM4.1+ 
module dr_cell_138 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_138 */

// VQM4.1+ 
module dr_cell_139 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_139 */

// VQM4.1+ 
module dr_cell_140 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_140 */

// VQM4.1+ 
module dr_cell_141 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_141 */

// VQM4.1+ 
module dr_cell_142 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_142 */

// VQM4.1+ 
module dr_cell_143 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_143 */

// VQM4.1+ 
module dr_cell_144 (
  temperature3_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature3_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature3_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_144 */

// VQM4.1+ 
module dr_cell_145 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_145 */

// VQM4.1+ 
module dr_cell_146 (
  temperature0_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature0_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature0_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_146 */

// VQM4.1+ 
module dr_cell_147 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_147 */

// VQM4.1+ 
module dr_cell_148 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_148 */

// VQM4.1+ 
module dr_cell_149 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_149 */

// VQM4.1+ 
module dr_cell_150 (
  temperature2_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature2_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
input ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature2_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_150 */

// VQM4.1+ 
module dr_cell_151 (
  temperature1_0,
  scan_out,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  scan_out_0,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2
)
;
input temperature1_0 ;
input scan_out ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output scan_out_0 ;
output ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
wire temperature1_0 ;
wire scan_out ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire scan_out_0 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire clockDR_0_a2_i ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @15:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @15:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(clockDR_0_a2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  assign  ladder_fpga_sc_tck_c_i_i = ~ ladder_fpga_sc_tck_c;
//@34:70
//@34:70
//@34:70
  assign  clockDR_0_a2_i = ~ clockDR_0_a2;
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_151 */

// VQM4.1+ 
module dr_x_bits_48 (
  temperature3_11,
  temperature3_4,
  temperature3_3,
  temperature3_8,
  temperature3_2,
  temperature3_0,
  temperature3_1,
  temperature3_6,
  temperature3_5,
  temperature3_7,
  temperature3_10,
  temperature3_9,
  temperature0_2,
  temperature0_6,
  temperature0_5,
  temperature0_1,
  temperature0_0,
  temperature0_8,
  temperature0_9,
  temperature0_10,
  temperature0_3,
  temperature0_11,
  temperature0_7,
  temperature0_4,
  temperature2_2,
  temperature2_10,
  temperature2_8,
  temperature2_3,
  temperature2_9,
  temperature2_1,
  temperature2_11,
  temperature2_0,
  temperature2_7,
  temperature2_6,
  temperature2_5,
  temperature2_4,
  temperature1_1,
  temperature1_9,
  temperature1_7,
  temperature1_6,
  temperature1_0,
  temperature1_2,
  temperature1_10,
  temperature1_11,
  temperature1_8,
  temperature1_4,
  temperature1_5,
  temperature1_3,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i_i,
  clockDR_0_a2,
  scan_out_24
)
;
input temperature3_11 ;
input temperature3_4 ;
input temperature3_3 ;
input temperature3_8 ;
input temperature3_2 ;
input temperature3_0 ;
input temperature3_1 ;
input temperature3_6 ;
input temperature3_5 ;
input temperature3_7 ;
input temperature3_10 ;
input temperature3_9 ;
input temperature0_2 ;
input temperature0_6 ;
input temperature0_5 ;
input temperature0_1 ;
input temperature0_0 ;
input temperature0_8 ;
input temperature0_9 ;
input temperature0_10 ;
input temperature0_3 ;
input temperature0_11 ;
input temperature0_7 ;
input temperature0_4 ;
input temperature2_2 ;
input temperature2_10 ;
input temperature2_8 ;
input temperature2_3 ;
input temperature2_9 ;
input temperature2_1 ;
input temperature2_11 ;
input temperature2_0 ;
input temperature2_7 ;
input temperature2_6 ;
input temperature2_5 ;
input temperature2_4 ;
input temperature1_1 ;
input temperature1_9 ;
input temperature1_7 ;
input temperature1_6 ;
input temperature1_0 ;
input temperature1_2 ;
input temperature1_10 ;
input temperature1_11 ;
input temperature1_8 ;
input temperature1_4 ;
input temperature1_5 ;
input temperature1_3 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
output ladder_fpga_sc_tck_c_i_i ;
input clockDR_0_a2 ;
output scan_out_24 ;
wire temperature3_11 ;
wire temperature3_4 ;
wire temperature3_3 ;
wire temperature3_8 ;
wire temperature3_2 ;
wire temperature3_0 ;
wire temperature3_1 ;
wire temperature3_6 ;
wire temperature3_5 ;
wire temperature3_7 ;
wire temperature3_10 ;
wire temperature3_9 ;
wire temperature0_2 ;
wire temperature0_6 ;
wire temperature0_5 ;
wire temperature0_1 ;
wire temperature0_0 ;
wire temperature0_8 ;
wire temperature0_9 ;
wire temperature0_10 ;
wire temperature0_3 ;
wire temperature0_11 ;
wire temperature0_7 ;
wire temperature0_4 ;
wire temperature2_2 ;
wire temperature2_10 ;
wire temperature2_8 ;
wire temperature2_3 ;
wire temperature2_9 ;
wire temperature2_1 ;
wire temperature2_11 ;
wire temperature2_0 ;
wire temperature2_7 ;
wire temperature2_6 ;
wire temperature2_5 ;
wire temperature2_4 ;
wire temperature1_1 ;
wire temperature1_9 ;
wire temperature1_7 ;
wire temperature1_6 ;
wire temperature1_0 ;
wire temperature1_2 ;
wire temperature1_10 ;
wire temperature1_11 ;
wire temperature1_8 ;
wire temperature1_4 ;
wire temperature1_5 ;
wire temperature1_3 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i_i ;
wire clockDR_0_a2 ;
wire scan_out_24 ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_16 ;
wire scan_out_17 ;
wire scan_out_18 ;
wire scan_out_19 ;
wire scan_out_20 ;
wire scan_out_21 ;
wire scan_out_22 ;
wire scan_out_23 ;
wire scan_out_25 ;
wire scan_out_26 ;
wire scan_out_27 ;
wire scan_out_28 ;
wire scan_out_29 ;
wire scan_out_30 ;
wire scan_out_31 ;
wire scan_out_32 ;
wire scan_out_33 ;
wire scan_out_34 ;
wire scan_out_35 ;
wire scan_out_36 ;
wire scan_out_37 ;
wire scan_out_38 ;
wire scan_out_39 ;
wire scan_out_40 ;
wire scan_out_41 ;
wire scan_out_42 ;
wire scan_out_43 ;
wire scan_out_44 ;
wire scan_out_45 ;
wire scan_out_46 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @34:57
  dr_cell_104 a_47_b_c (
	.temperature3_0(temperature3_11),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_105 a_26_d_e (
	.temperature2_0(temperature2_2),
	.scan_out(scan_out_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_106 a_13_d_e (
	.temperature1_0(temperature1_1),
	.scan_out(scan_out_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_107 a_40_d_e (
	.temperature3_0(temperature3_4),
	.scan_out(scan_out_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_108 a_39_d_e (
	.temperature3_0(temperature3_3),
	.scan_out(scan_out_5),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_109 a_44_d_e (
	.temperature3_0(temperature3_8),
	.scan_out(scan_out_7),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_8),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_110 a_21_d_e (
	.temperature1_0(temperature1_9),
	.scan_out(scan_out_9),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_10),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_111 a_34_d_e (
	.temperature2_0(temperature2_10),
	.scan_out(scan_out_11),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_12),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_112 a_2_d_e (
	.temperature0_0(temperature0_2),
	.scan_out(scan_out_13),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_14),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_113 a_32_d_e (
	.temperature2_0(temperature2_8),
	.scan_out(scan_out_15),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_16),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_114 a_19_d_e (
	.temperature1_0(temperature1_7),
	.scan_out(scan_out_17),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_18),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_115 a_6_d_e (
	.temperature0_0(temperature0_6),
	.scan_out(scan_out_19),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_20),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_116 a_18_d_e (
	.temperature1_0(temperature1_6),
	.scan_out(scan_out_18),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_21),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_117 a_5_d_e (
	.temperature0_0(temperature0_5),
	.scan_out(scan_out_20),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_22),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_118 a_1_d_e (
	.temperature0_0(temperature0_1),
	.scan_out(scan_out_14),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_23),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_119 a_0_d_e (
	.temperature0_0(temperature0_0),
	.scan_out(scan_out_23),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_24),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_120 a_27_d_e (
	.temperature2_0(temperature2_3),
	.scan_out(scan_out_25),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_121 a_33_d_e (
	.temperature2_0(temperature2_9),
	.scan_out(scan_out_12),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_15),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_122 a_38_d_e (
	.temperature3_0(temperature3_2),
	.scan_out(scan_out_6),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_26),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_123 a_25_d_e (
	.temperature2_0(temperature2_1),
	.scan_out(scan_out_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_27),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_124 a_12_d_e (
	.temperature1_0(temperature1_0),
	.scan_out(scan_out_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_28),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_125 a_14_d_e (
	.temperature1_0(temperature1_2),
	.scan_out(scan_out_29),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_126 a_8_d_e (
	.temperature0_0(temperature0_8),
	.scan_out(scan_out_30),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_31),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_127 a_35_d_e (
	.temperature2_0(temperature2_11),
	.scan_out(scan_out_32),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_11),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_128 a_22_d_e (
	.temperature1_0(temperature1_10),
	.scan_out(scan_out_33),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_9),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_129 a_9_d_e (
	.temperature0_0(temperature0_9),
	.scan_out(scan_out_34),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_30),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_130 a_36_d_e (
	.temperature3_0(temperature3_0),
	.scan_out(scan_out_35),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_32),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_131 a_23_d_e (
	.temperature1_0(temperature1_11),
	.scan_out(scan_out_36),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_33),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_132 a_10_d_e (
	.temperature0_0(temperature0_10),
	.scan_out(scan_out_37),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_34),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_133 a_37_d_e (
	.temperature3_0(temperature3_1),
	.scan_out(scan_out_26),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_35),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_134 a_24_d_e (
	.temperature2_0(temperature2_0),
	.scan_out(scan_out_27),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_36),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_135 a_42_d_e (
	.temperature3_0(temperature3_6),
	.scan_out(scan_out_38),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_39),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_136 a_20_d_e (
	.temperature1_0(temperature1_8),
	.scan_out(scan_out_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_17),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_137 a_16_d_e (
	.temperature1_0(temperature1_4),
	.scan_out(scan_out_40),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_41),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_138 a_3_d_e (
	.temperature0_0(temperature0_3),
	.scan_out(scan_out_42),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_13),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_139 a_11_d_e (
	.temperature0_0(temperature0_11),
	.scan_out(scan_out_28),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_37),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_140 a_41_d_e (
	.temperature3_0(temperature3_5),
	.scan_out(scan_out_39),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_141 a_7_d_e (
	.temperature0_0(temperature0_7),
	.scan_out(scan_out_31),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_19),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_142 a_43_d_e (
	.temperature3_0(temperature3_7),
	.scan_out(scan_out_8),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_38),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_143 a_46_d_e (
	.temperature3_0(temperature3_10),
	.scan_out(scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_43),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_144 a_45_d_e (
	.temperature3_0(temperature3_9),
	.scan_out(scan_out_43),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_7),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_145 a_17_d_e (
	.temperature1_0(temperature1_5),
	.scan_out(scan_out_21),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_40),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_146 a_4_d_e (
	.temperature0_0(temperature0_4),
	.scan_out(scan_out_22),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_42),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_147 a_31_d_e (
	.temperature2_0(temperature2_7),
	.scan_out(scan_out_16),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_44),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_148 a_30_d_e (
	.temperature2_0(temperature2_6),
	.scan_out(scan_out_44),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_45),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_149 a_29_d_e (
	.temperature2_0(temperature2_5),
	.scan_out(scan_out_45),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_46),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_150 a_28_d_e (
	.temperature2_0(temperature2_4),
	.scan_out(scan_out_46),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_25),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
// @34:70
  dr_cell_151 a_15_d_e (
	.temperature1_0(temperature1_3),
	.scan_out(scan_out_41),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(etat_present_ret_0),
	.shiftDR(shiftDR),
	.scan_out_0(scan_out_29),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(clockDR_0_a2)
);
endmodule /* dr_x_bits_48 */

// VQM4.1+ 
module filtre_latchup (
  enable_latchup_n_15,
  enable_latchup_n_14,
  enable_latchup_n_13,
  enable_latchup_n_12,
  enable_latchup_n_11,
  enable_latchup_n_10,
  enable_latchup_n_9,
  enable_latchup_n_8,
  enable_latchup_n_7,
  enable_latchup_n_6,
  enable_latchup_n_5,
  enable_latchup_n_4,
  enable_latchup_n_3,
  enable_latchup_n_2,
  enable_latchup_n_1,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c,
  pilotage_n_0,
  pilotage_n_1,
  pilotage_n_2,
  pilotage_n_3,
  pilotage_n_4,
  pilotage_n_5,
  pilotage_n_6,
  pilotage_n_7,
  pilotage_n_8,
  pilotage_n_9,
  pilotage_n_10,
  pilotage_n_11,
  pilotage_n_12,
  pilotage_n_13,
  pilotage_n_14
)
;
output enable_latchup_n_15 ;
output enable_latchup_n_14 ;
output enable_latchup_n_13 ;
output enable_latchup_n_12 ;
output enable_latchup_n_11 ;
output enable_latchup_n_10 ;
output enable_latchup_n_9 ;
output enable_latchup_n_8 ;
output enable_latchup_n_7 ;
output enable_latchup_n_6 ;
output enable_latchup_n_5 ;
output enable_latchup_n_4 ;
output enable_latchup_n_3 ;
output enable_latchup_n_2 ;
output enable_latchup_n_1 ;
output enable_latchup_n_0 ;
input pilotage_n ;
input ladder_fpga_sc_tck_c ;
input pilotage_n_0 ;
input pilotage_n_1 ;
input pilotage_n_2 ;
input pilotage_n_3 ;
input pilotage_n_4 ;
input pilotage_n_5 ;
input pilotage_n_6 ;
input pilotage_n_7 ;
input pilotage_n_8 ;
input pilotage_n_9 ;
input pilotage_n_10 ;
input pilotage_n_11 ;
input pilotage_n_12 ;
input pilotage_n_13 ;
input pilotage_n_14 ;
wire enable_latchup_n_15 ;
wire enable_latchup_n_14 ;
wire enable_latchup_n_13 ;
wire enable_latchup_n_12 ;
wire enable_latchup_n_11 ;
wire enable_latchup_n_10 ;
wire enable_latchup_n_9 ;
wire enable_latchup_n_8 ;
wire enable_latchup_n_7 ;
wire enable_latchup_n_6 ;
wire enable_latchup_n_5 ;
wire enable_latchup_n_4 ;
wire enable_latchup_n_3 ;
wire enable_latchup_n_2 ;
wire enable_latchup_n_1 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c ;
wire pilotage_n_0 ;
wire pilotage_n_1 ;
wire pilotage_n_2 ;
wire pilotage_n_3 ;
wire pilotage_n_4 ;
wire pilotage_n_5 ;
wire pilotage_n_6 ;
wire pilotage_n_7 ;
wire pilotage_n_8 ;
wire pilotage_n_9 ;
wire pilotage_n_10 ;
wire pilotage_n_11 ;
wire pilotage_n_12 ;
wire pilotage_n_13 ;
wire pilotage_n_14 ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @24:66
  dffeas enable_latchup_n_15_ (
	.q(enable_latchup_n_15),
	.d(pilotage_n),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_15_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_14_ (
	.q(enable_latchup_n_14),
	.d(pilotage_n_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_14_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_13_ (
	.q(enable_latchup_n_13),
	.d(pilotage_n_1),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_13_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_12_ (
	.q(enable_latchup_n_12),
	.d(pilotage_n_2),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_12_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_11_ (
	.q(enable_latchup_n_11),
	.d(pilotage_n_3),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_11_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_10_ (
	.q(enable_latchup_n_10),
	.d(pilotage_n_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_10_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_9_ (
	.q(enable_latchup_n_9),
	.d(pilotage_n_5),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_9_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_8_ (
	.q(enable_latchup_n_8),
	.d(pilotage_n_6),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_8_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_7_ (
	.q(enable_latchup_n_7),
	.d(pilotage_n_7),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_7_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_6_ (
	.q(enable_latchup_n_6),
	.d(pilotage_n_8),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_6_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_5_ (
	.q(enable_latchup_n_5),
	.d(pilotage_n_9),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_5_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_4_ (
	.q(enable_latchup_n_4),
	.d(pilotage_n_10),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_4_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_3_ (
	.q(enable_latchup_n_3),
	.d(pilotage_n_11),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_3_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_2_ (
	.q(enable_latchup_n_2),
	.d(pilotage_n_12),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_2_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_1_ (
	.q(enable_latchup_n_1),
	.d(pilotage_n_13),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_1_.is_wysiwyg="TRUE";
// @24:66
  dffeas enable_latchup_n_0_ (
	.q(enable_latchup_n_0),
	.d(pilotage_n_14),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_0_.is_wysiwyg="TRUE";
endmodule /* filtre_latchup */

// VQM4.1+ 
module memoire_latchup (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_669 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_669),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_669),
	.dataa(sc_updateDR_0x09_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup */

// VQM4.1+ 
module memoire_latchup_1 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_0_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_0_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_0_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_673 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_673),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_673),
	.dataa(sc_updateDR_0x09_0_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_1 */

// VQM4.1+ 
module memoire_latchup_2 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_1_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_1_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_1_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_677 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_677),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_677),
	.dataa(sc_updateDR_0x09_1_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_2 */

// VQM4.1+ 
module memoire_latchup_3 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_2_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_2_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_2_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_681 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_681),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_681),
	.dataa(sc_updateDR_0x09_2_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_3 */

// VQM4.1+ 
module memoire_latchup_4 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_3_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_3_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_3_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_685 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_685),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_685),
	.dataa(sc_updateDR_0x09_3_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_4 */

// VQM4.1+ 
module memoire_latchup_5 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_4_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_4_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_4_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_689 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_689),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_689),
	.dataa(sc_updateDR_0x09_4_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_5 */

// VQM4.1+ 
module memoire_latchup_6 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_5_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_5_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_5_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_693 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_693),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_693),
	.dataa(sc_updateDR_0x09_5_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_6 */

// VQM4.1+ 
module memoire_latchup_7 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_6_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_6_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_6_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_697 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_697),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_697),
	.dataa(sc_updateDR_0x09_6_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_7 */

// VQM4.1+ 
module memoire_latchup_8 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_7_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_7_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_7_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_701 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_701),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_701),
	.dataa(sc_updateDR_0x09_7_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_8 */

// VQM4.1+ 
module memoire_latchup_9 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_8_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_8_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_8_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_705 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_705),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_705),
	.dataa(sc_updateDR_0x09_8_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_9 */

// VQM4.1+ 
module memoire_latchup_10 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_9_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_9_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_9_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_709 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_709),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_709),
	.dataa(sc_updateDR_0x09_9_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_10 */

// VQM4.1+ 
module memoire_latchup_11 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_10_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_10_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_10_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_713 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_713),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_713),
	.dataa(sc_updateDR_0x09_10_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_11 */

// VQM4.1+ 
module memoire_latchup_12 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_11_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_11_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_11_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_717 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_717),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_717),
	.dataa(sc_updateDR_0x09_11_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_12 */

// VQM4.1+ 
module memoire_latchup_13 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_12_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_12_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_12_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_721 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_721),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_721),
	.dataa(sc_updateDR_0x09_12_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_13 */

// VQM4.1+ 
module memoire_latchup_14 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_13_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_13_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_13_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_725 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_725),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_725),
	.dataa(sc_updateDR_0x09_13_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_14 */

// VQM4.1+ 
module memoire_latchup_15 (
  latchup_hybride_c_0,
  enable_latchup_n_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_14_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0
)
;
input latchup_hybride_c_0 ;
input enable_latchup_n_0 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_14_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_14_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire VCC ;
wire LatchupouExtinction_x_i ;
wire G_730 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @25:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(G_730),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(G_730),
	.dataa(sc_updateDR_0x09_14_ret),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(ff2en),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h2a2a;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @25:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2_0),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_15 */

// VQM4.1+ 
module memoire_latchup_general (
  latchup_hybride_c_0,
  latchup_hybride_c_1,
  latchup_hybride_c_2,
  latchup_hybride_c_3,
  latchup_hybride_c_4,
  latchup_hybride_c_5,
  latchup_hybride_c_6,
  latchup_hybride_c_7,
  latchup_hybride_c_8,
  latchup_hybride_c_9,
  latchup_hybride_c_10,
  latchup_hybride_c_11,
  latchup_hybride_c_12,
  latchup_hybride_c_13,
  latchup_hybride_c_14,
  latchup_hybride_c_15,
  enable_latchup_n_0,
  enable_latchup_n_1,
  enable_latchup_n_2,
  enable_latchup_n_3,
  enable_latchup_n_4,
  enable_latchup_n_5,
  enable_latchup_n_6,
  enable_latchup_n_7,
  enable_latchup_n_8,
  enable_latchup_n_9,
  enable_latchup_n_10,
  enable_latchup_n_11,
  enable_latchup_n_12,
  enable_latchup_n_13,
  enable_latchup_n_14,
  enable_latchup_n_15,
  pilotage_n,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0,
  pilotage_n_0,
  sc_updateDR_0x09_0_ret,
  ff2en_0,
  ff2_0_0,
  pilotage_n_1,
  sc_updateDR_0x09_1_ret,
  ff2en_1,
  ff2_0_1,
  pilotage_n_2,
  sc_updateDR_0x09_2_ret,
  ff2en_2,
  ff2_0_2,
  pilotage_n_3,
  sc_updateDR_0x09_3_ret,
  ff2en_3,
  ff2_0_3,
  pilotage_n_4,
  sc_updateDR_0x09_4_ret,
  ff2en_4,
  ff2_0_4,
  pilotage_n_5,
  sc_updateDR_0x09_5_ret,
  ff2en_5,
  ff2_0_5,
  pilotage_n_6,
  sc_updateDR_0x09_6_ret,
  ff2en_6,
  ff2_0_6,
  pilotage_n_7,
  sc_updateDR_0x09_7_ret,
  ff2en_7,
  ff2_0_7,
  pilotage_n_8,
  sc_updateDR_0x09_8_ret,
  ff2en_8,
  ff2_0_8,
  pilotage_n_9,
  sc_updateDR_0x09_9_ret,
  ff2en_9,
  ff2_0_9,
  pilotage_n_10,
  sc_updateDR_0x09_10_ret,
  ff2en_10,
  ff2_0_10,
  pilotage_n_11,
  sc_updateDR_0x09_11_ret,
  ff2en_11,
  ff2_0_11,
  pilotage_n_12,
  sc_updateDR_0x09_12_ret,
  ff2en_12,
  ff2_0_12,
  pilotage_n_13,
  sc_updateDR_0x09_13_ret,
  ff2en_13,
  ff2_0_13,
  pilotage_n_14,
  sc_updateDR_0x09_14_ret,
  ff2en_14,
  ff2_0_14
)
;
input latchup_hybride_c_0 ;
input latchup_hybride_c_1 ;
input latchup_hybride_c_2 ;
input latchup_hybride_c_3 ;
input latchup_hybride_c_4 ;
input latchup_hybride_c_5 ;
input latchup_hybride_c_6 ;
input latchup_hybride_c_7 ;
input latchup_hybride_c_8 ;
input latchup_hybride_c_9 ;
input latchup_hybride_c_10 ;
input latchup_hybride_c_11 ;
input latchup_hybride_c_12 ;
input latchup_hybride_c_13 ;
input latchup_hybride_c_14 ;
input latchup_hybride_c_15 ;
input enable_latchup_n_0 ;
input enable_latchup_n_1 ;
input enable_latchup_n_2 ;
input enable_latchup_n_3 ;
input enable_latchup_n_4 ;
input enable_latchup_n_5 ;
input enable_latchup_n_6 ;
input enable_latchup_n_7 ;
input enable_latchup_n_8 ;
input enable_latchup_n_9 ;
input enable_latchup_n_10 ;
input enable_latchup_n_11 ;
input enable_latchup_n_12 ;
input enable_latchup_n_13 ;
input enable_latchup_n_14 ;
input enable_latchup_n_15 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
output pilotage_n_0 ;
input sc_updateDR_0x09_0_ret ;
input ff2en_0 ;
input ff2_0_0 ;
output pilotage_n_1 ;
input sc_updateDR_0x09_1_ret ;
input ff2en_1 ;
input ff2_0_1 ;
output pilotage_n_2 ;
input sc_updateDR_0x09_2_ret ;
input ff2en_2 ;
input ff2_0_2 ;
output pilotage_n_3 ;
input sc_updateDR_0x09_3_ret ;
input ff2en_3 ;
input ff2_0_3 ;
output pilotage_n_4 ;
input sc_updateDR_0x09_4_ret ;
input ff2en_4 ;
input ff2_0_4 ;
output pilotage_n_5 ;
input sc_updateDR_0x09_5_ret ;
input ff2en_5 ;
input ff2_0_5 ;
output pilotage_n_6 ;
input sc_updateDR_0x09_6_ret ;
input ff2en_6 ;
input ff2_0_6 ;
output pilotage_n_7 ;
input sc_updateDR_0x09_7_ret ;
input ff2en_7 ;
input ff2_0_7 ;
output pilotage_n_8 ;
input sc_updateDR_0x09_8_ret ;
input ff2en_8 ;
input ff2_0_8 ;
output pilotage_n_9 ;
input sc_updateDR_0x09_9_ret ;
input ff2en_9 ;
input ff2_0_9 ;
output pilotage_n_10 ;
input sc_updateDR_0x09_10_ret ;
input ff2en_10 ;
input ff2_0_10 ;
output pilotage_n_11 ;
input sc_updateDR_0x09_11_ret ;
input ff2en_11 ;
input ff2_0_11 ;
output pilotage_n_12 ;
input sc_updateDR_0x09_12_ret ;
input ff2en_12 ;
input ff2_0_12 ;
output pilotage_n_13 ;
input sc_updateDR_0x09_13_ret ;
input ff2en_13 ;
input ff2_0_13 ;
output pilotage_n_14 ;
input sc_updateDR_0x09_14_ret ;
input ff2en_14 ;
input ff2_0_14 ;
wire latchup_hybride_c_0 ;
wire latchup_hybride_c_1 ;
wire latchup_hybride_c_2 ;
wire latchup_hybride_c_3 ;
wire latchup_hybride_c_4 ;
wire latchup_hybride_c_5 ;
wire latchup_hybride_c_6 ;
wire latchup_hybride_c_7 ;
wire latchup_hybride_c_8 ;
wire latchup_hybride_c_9 ;
wire latchup_hybride_c_10 ;
wire latchup_hybride_c_11 ;
wire latchup_hybride_c_12 ;
wire latchup_hybride_c_13 ;
wire latchup_hybride_c_14 ;
wire latchup_hybride_c_15 ;
wire enable_latchup_n_0 ;
wire enable_latchup_n_1 ;
wire enable_latchup_n_2 ;
wire enable_latchup_n_3 ;
wire enable_latchup_n_4 ;
wire enable_latchup_n_5 ;
wire enable_latchup_n_6 ;
wire enable_latchup_n_7 ;
wire enable_latchup_n_8 ;
wire enable_latchup_n_9 ;
wire enable_latchup_n_10 ;
wire enable_latchup_n_11 ;
wire enable_latchup_n_12 ;
wire enable_latchup_n_13 ;
wire enable_latchup_n_14 ;
wire enable_latchup_n_15 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire pilotage_n_0 ;
wire sc_updateDR_0x09_0_ret ;
wire ff2en_0 ;
wire ff2_0_0 ;
wire pilotage_n_1 ;
wire sc_updateDR_0x09_1_ret ;
wire ff2en_1 ;
wire ff2_0_1 ;
wire pilotage_n_2 ;
wire sc_updateDR_0x09_2_ret ;
wire ff2en_2 ;
wire ff2_0_2 ;
wire pilotage_n_3 ;
wire sc_updateDR_0x09_3_ret ;
wire ff2en_3 ;
wire ff2_0_3 ;
wire pilotage_n_4 ;
wire sc_updateDR_0x09_4_ret ;
wire ff2en_4 ;
wire ff2_0_4 ;
wire pilotage_n_5 ;
wire sc_updateDR_0x09_5_ret ;
wire ff2en_5 ;
wire ff2_0_5 ;
wire pilotage_n_6 ;
wire sc_updateDR_0x09_6_ret ;
wire ff2en_6 ;
wire ff2_0_6 ;
wire pilotage_n_7 ;
wire sc_updateDR_0x09_7_ret ;
wire ff2en_7 ;
wire ff2_0_7 ;
wire pilotage_n_8 ;
wire sc_updateDR_0x09_8_ret ;
wire ff2en_8 ;
wire ff2_0_8 ;
wire pilotage_n_9 ;
wire sc_updateDR_0x09_9_ret ;
wire ff2en_9 ;
wire ff2_0_9 ;
wire pilotage_n_10 ;
wire sc_updateDR_0x09_10_ret ;
wire ff2en_10 ;
wire ff2_0_10 ;
wire pilotage_n_11 ;
wire sc_updateDR_0x09_11_ret ;
wire ff2en_11 ;
wire ff2_0_11 ;
wire pilotage_n_12 ;
wire sc_updateDR_0x09_12_ret ;
wire ff2en_12 ;
wire ff2_0_12 ;
wire pilotage_n_13 ;
wire sc_updateDR_0x09_13_ret ;
wire ff2en_13 ;
wire ff2_0_13 ;
wire pilotage_n_14 ;
wire sc_updateDR_0x09_14_ret ;
wire ff2en_14 ;
wire ff2_0_14 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @38:44
  memoire_latchup gen_0_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_0),
	.enable_latchup_n_0(enable_latchup_n_0),
	.pilotage_n(pilotage_n),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_ret(sc_updateDR_0x09_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en),
	.ff2_0(ff2_0)
);
// @38:44
  memoire_latchup_1 gen_1_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_1),
	.enable_latchup_n_0(enable_latchup_n_1),
	.pilotage_n(pilotage_n_0),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_0_ret(sc_updateDR_0x09_0_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_0),
	.ff2_0(ff2_0_0)
);
// @38:44
  memoire_latchup_2 gen_2_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_2),
	.enable_latchup_n_0(enable_latchup_n_2),
	.pilotage_n(pilotage_n_1),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_1_ret(sc_updateDR_0x09_1_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_1),
	.ff2_0(ff2_0_1)
);
// @38:44
  memoire_latchup_3 gen_3_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_3),
	.enable_latchup_n_0(enable_latchup_n_3),
	.pilotage_n(pilotage_n_2),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_2_ret(sc_updateDR_0x09_2_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_2),
	.ff2_0(ff2_0_2)
);
// @38:44
  memoire_latchup_4 gen_4_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_4),
	.enable_latchup_n_0(enable_latchup_n_4),
	.pilotage_n(pilotage_n_3),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_3_ret(sc_updateDR_0x09_3_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_3),
	.ff2_0(ff2_0_3)
);
// @38:44
  memoire_latchup_5 gen_5_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_5),
	.enable_latchup_n_0(enable_latchup_n_5),
	.pilotage_n(pilotage_n_4),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_4_ret(sc_updateDR_0x09_4_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_4),
	.ff2_0(ff2_0_4)
);
// @38:44
  memoire_latchup_6 gen_6_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_6),
	.enable_latchup_n_0(enable_latchup_n_6),
	.pilotage_n(pilotage_n_5),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_5_ret(sc_updateDR_0x09_5_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_5),
	.ff2_0(ff2_0_5)
);
// @38:44
  memoire_latchup_7 gen_7_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_7),
	.enable_latchup_n_0(enable_latchup_n_7),
	.pilotage_n(pilotage_n_6),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_6_ret(sc_updateDR_0x09_6_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_6),
	.ff2_0(ff2_0_6)
);
// @38:44
  memoire_latchup_8 gen_8_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_8),
	.enable_latchup_n_0(enable_latchup_n_8),
	.pilotage_n(pilotage_n_7),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_7_ret(sc_updateDR_0x09_7_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_7),
	.ff2_0(ff2_0_7)
);
// @38:44
  memoire_latchup_9 gen_9_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_9),
	.enable_latchup_n_0(enable_latchup_n_9),
	.pilotage_n(pilotage_n_8),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_8_ret(sc_updateDR_0x09_8_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_8),
	.ff2_0(ff2_0_8)
);
// @38:44
  memoire_latchup_10 gen_10_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_10),
	.enable_latchup_n_0(enable_latchup_n_10),
	.pilotage_n(pilotage_n_9),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_9_ret(sc_updateDR_0x09_9_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_9),
	.ff2_0(ff2_0_9)
);
// @38:44
  memoire_latchup_11 gen_11_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_11),
	.enable_latchup_n_0(enable_latchup_n_11),
	.pilotage_n(pilotage_n_10),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_10_ret(sc_updateDR_0x09_10_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_10),
	.ff2_0(ff2_0_10)
);
// @38:44
  memoire_latchup_12 gen_12_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_12),
	.enable_latchup_n_0(enable_latchup_n_12),
	.pilotage_n(pilotage_n_11),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_11_ret(sc_updateDR_0x09_11_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_11),
	.ff2_0(ff2_0_11)
);
// @38:44
  memoire_latchup_13 gen_13_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_13),
	.enable_latchup_n_0(enable_latchup_n_13),
	.pilotage_n(pilotage_n_12),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_12_ret(sc_updateDR_0x09_12_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_12),
	.ff2_0(ff2_0_12)
);
// @38:44
  memoire_latchup_14 gen_14_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_14),
	.enable_latchup_n_0(enable_latchup_n_14),
	.pilotage_n(pilotage_n_13),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_13_ret(sc_updateDR_0x09_13_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_13),
	.ff2_0(ff2_0_13)
);
// @38:44
  memoire_latchup_15 gen_15_latch_n (
	.latchup_hybride_c_0(latchup_hybride_c_15),
	.enable_latchup_n_0(enable_latchup_n_15),
	.pilotage_n(pilotage_n_14),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_14_ret(sc_updateDR_0x09_14_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en_14),
	.ff2_0(ff2_0_14)
);
endmodule /* memoire_latchup_general */

// VQM4.1+ 
module signaux_hybrides (
  sc_tdo_hybride_c_13,
  sc_tdo_hybride_c_5,
  sc_tdo_hybride_c_14,
  sc_tdo_hybride_c_6,
  sc_tdo_hybride_c_10,
  sc_tdo_hybride_c_2,
  sc_tdo_hybride_c_12,
  sc_tdo_hybride_c_4,
  sc_tdo_hybride_c_8,
  sc_tdo_hybride_c_0,
  sc_tms_hyb_0_a2,
  ladder_fpga_sc_tms_c,
  pilotage_n,
  un2_jtag_on_0_a2_2,
  un2_jtag_on_0_a2_0,
  data_out,
  sc_tck_hyb_0_a2,
  ladder_fpga_sc_tck_c,
  sc_tdi_hyb_0_a2,
  z_x,
  data_out_0,
  un1_tdi_suivant_0,
  un1_tdi_suivant_1,
  tdi_suivant_x,
  tdi_suivant,
  un1_tdi_suivant_2,
  un1_tdi_suivant_3,
  un1_tdi_suivant_4,
  un1_tdi_suivant_5,
  un1_tdi_suivant_6,
  un1_tdi_suivant_7,
  un1_tdi_suivant_8,
  data_out_1,
  tdi_suivant_0,
  tdi_suivant_1,
  tdi_suivant_2,
  tdi_suivant_x_0,
  data_out_2,
  tdo_echelle_15,
  data_out_3,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
input sc_tdo_hybride_c_13 ;
input sc_tdo_hybride_c_5 ;
input sc_tdo_hybride_c_14 ;
input sc_tdo_hybride_c_6 ;
input sc_tdo_hybride_c_10 ;
input sc_tdo_hybride_c_2 ;
input sc_tdo_hybride_c_12 ;
input sc_tdo_hybride_c_4 ;
input sc_tdo_hybride_c_8 ;
input sc_tdo_hybride_c_0 ;
output sc_tms_hyb_0_a2 ;
input ladder_fpga_sc_tms_c ;
input pilotage_n ;
input un2_jtag_on_0_a2_2 ;
input un2_jtag_on_0_a2_0 ;
input data_out ;
output sc_tck_hyb_0_a2 ;
input ladder_fpga_sc_tck_c ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
input data_out_0 ;
input un1_tdi_suivant_0 ;
input un1_tdi_suivant_1 ;
input tdi_suivant_x ;
input tdi_suivant ;
input un1_tdi_suivant_2 ;
input un1_tdi_suivant_3 ;
input un1_tdi_suivant_4 ;
input un1_tdi_suivant_5 ;
input un1_tdi_suivant_6 ;
input un1_tdi_suivant_7 ;
input un1_tdi_suivant_8 ;
input data_out_1 ;
input tdi_suivant_0 ;
input tdi_suivant_1 ;
input tdi_suivant_2 ;
input tdi_suivant_x_0 ;
input data_out_2 ;
output tdo_echelle_15 ;
input data_out_3 ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire sc_tdo_hybride_c_13 ;
wire sc_tdo_hybride_c_5 ;
wire sc_tdo_hybride_c_14 ;
wire sc_tdo_hybride_c_6 ;
wire sc_tdo_hybride_c_10 ;
wire sc_tdo_hybride_c_2 ;
wire sc_tdo_hybride_c_12 ;
wire sc_tdo_hybride_c_4 ;
wire sc_tdo_hybride_c_8 ;
wire sc_tdo_hybride_c_0 ;
wire sc_tms_hyb_0_a2 ;
wire ladder_fpga_sc_tms_c ;
wire pilotage_n ;
wire un2_jtag_on_0_a2_2 ;
wire un2_jtag_on_0_a2_0 ;
wire data_out ;
wire sc_tck_hyb_0_a2 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire data_out_0 ;
wire un1_tdi_suivant_0 ;
wire un1_tdi_suivant_1 ;
wire tdi_suivant_x ;
wire tdi_suivant ;
wire un1_tdi_suivant_2 ;
wire un1_tdi_suivant_3 ;
wire un1_tdi_suivant_4 ;
wire un1_tdi_suivant_5 ;
wire un1_tdi_suivant_6 ;
wire un1_tdi_suivant_7 ;
wire un1_tdi_suivant_8 ;
wire data_out_1 ;
wire tdi_suivant_0 ;
wire tdi_suivant_1 ;
wire tdi_suivant_2 ;
wire tdi_suivant_x_0 ;
wire data_out_2 ;
wire tdo_echelle_15 ;
wire data_out_3 ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire un1_tdi_suivant ;
wire tdo_echelle_9_a ;
wire tdo_echelle_9 ;
wire tdo_echelle_8 ;
wire tdo_echelle_5_a ;
wire tdo_echelle_5 ;
wire tdo_echelle_4_a ;
wire tdo_echelle_4 ;
wire tdo_echelle_2_a ;
wire tdo_echelle_2 ;
wire tdo_echelle_1_a ;
wire tdo_echelle_1 ;
wire tdo_echelle_13_a ;
wire tdo_echelle_13 ;
wire tdo_echelle_10 ;
wire tdo_echelle_14 ;
wire tdo_echelle_7_a ;
wire tdo_echelle_7 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_cZ (
	.combout(sc_tms_hyb_0_a2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_2),
	.datad(un2_jtag_on_0_a2_0)
);
defparam sc_tms_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tms_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(pilotage_n),
	.datab(data_out),
	.datac(un2_jtag_on_0_a2_2),
	.datad(un2_jtag_on_0_a2_0)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h2000;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_cZ (
	.combout(sc_tck_hyb_0_a2),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_2),
	.datad(un2_jtag_on_0_a2_0)
);
defparam sc_tck_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tck_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(pilotage_n),
	.datab(un2_jtag_on_0_a2_2),
	.datac(un2_jtag_on_0_a2_0),
	.datad(z_x)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_9_a_cZ (
	.combout(tdo_echelle_9_a),
	.dataa(sc_tdo_hybride_c_13),
	.datab(data_out_0),
	.datac(un1_tdi_suivant_0),
	.datad(z_x)
);
defparam tdo_echelle_9_a_cZ.lut_mask=16'h407f;
defparam tdo_echelle_9_a_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_9_cZ (
	.combout(tdo_echelle_9),
	.dataa(sc_tdo_hybride_c_5),
	.datab(data_out_0),
	.datac(un1_tdi_suivant_1),
	.datad(tdo_echelle_9_a)
);
defparam tdo_echelle_9_cZ.lut_mask=16'h20ef;
defparam tdo_echelle_9_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_8_cZ (
	.combout(tdo_echelle_8),
	.dataa(data_out_0),
	.datab(tdi_suivant_x),
	.datac(tdi_suivant),
	.datad(VCC)
);
defparam tdo_echelle_8_cZ.lut_mask=16'hd8d8;
defparam tdo_echelle_8_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_5_a_cZ (
	.combout(tdo_echelle_5_a),
	.dataa(sc_tdo_hybride_c_14),
	.datab(data_out_0),
	.datac(un1_tdi_suivant_2),
	.datad(z_x)
);
defparam tdo_echelle_5_a_cZ.lut_mask=16'h407f;
defparam tdo_echelle_5_a_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_5_cZ (
	.combout(tdo_echelle_5),
	.dataa(sc_tdo_hybride_c_6),
	.datab(data_out_0),
	.datac(un1_tdi_suivant_3),
	.datad(tdo_echelle_5_a)
);
defparam tdo_echelle_5_cZ.lut_mask=16'h20ef;
defparam tdo_echelle_5_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_4_a_cZ (
	.combout(tdo_echelle_4_a),
	.dataa(sc_tdo_hybride_c_10),
	.datab(data_out_0),
	.datac(un1_tdi_suivant_4),
	.datad(z_x)
);
defparam tdo_echelle_4_a_cZ.lut_mask=16'h407f;
defparam tdo_echelle_4_a_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_4_cZ (
	.combout(tdo_echelle_4),
	.dataa(sc_tdo_hybride_c_2),
	.datab(data_out_0),
	.datac(un1_tdi_suivant_5),
	.datad(tdo_echelle_4_a)
);
defparam tdo_echelle_4_cZ.lut_mask=16'h20ef;
defparam tdo_echelle_4_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_2_a_cZ (
	.combout(tdo_echelle_2_a),
	.dataa(sc_tdo_hybride_c_12),
	.datab(data_out_0),
	.datac(un1_tdi_suivant_6),
	.datad(z_x)
);
defparam tdo_echelle_2_a_cZ.lut_mask=16'h407f;
defparam tdo_echelle_2_a_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_2_cZ (
	.combout(tdo_echelle_2),
	.dataa(sc_tdo_hybride_c_4),
	.datab(data_out_0),
	.datac(un1_tdi_suivant_7),
	.datad(tdo_echelle_2_a)
);
defparam tdo_echelle_2_cZ.lut_mask=16'h20ef;
defparam tdo_echelle_2_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_1_a_cZ (
	.combout(tdo_echelle_1_a),
	.dataa(sc_tdo_hybride_c_8),
	.datab(data_out_0),
	.datac(un1_tdi_suivant),
	.datad(z_x)
);
defparam tdo_echelle_1_a_cZ.lut_mask=16'h407f;
defparam tdo_echelle_1_a_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_1_cZ (
	.combout(tdo_echelle_1),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_0),
	.datac(un1_tdi_suivant_8),
	.datad(tdo_echelle_1_a)
);
defparam tdo_echelle_1_cZ.lut_mask=16'h20ef;
defparam tdo_echelle_1_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_13_a_cZ (
	.combout(tdo_echelle_13_a),
	.dataa(data_out_0),
	.datab(data_out_1),
	.datac(tdi_suivant_0),
	.datad(tdi_suivant_1)
);
defparam tdo_echelle_13_a_cZ.lut_mask=16'h159d;
defparam tdo_echelle_13_a_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_13_cZ (
	.combout(tdo_echelle_13),
	.dataa(data_out_1),
	.datab(tdi_suivant_2),
	.datac(tdi_suivant_x_0),
	.datad(tdo_echelle_13_a)
);
defparam tdo_echelle_13_cZ.lut_mask=16'h50ee;
defparam tdo_echelle_13_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_10_cZ (
	.combout(tdo_echelle_10),
	.dataa(data_out_1),
	.datab(tdo_echelle_9),
	.datac(tdo_echelle_8),
	.datad(VCC)
);
defparam tdo_echelle_10_cZ.lut_mask=16'hd8d8;
defparam tdo_echelle_10_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_14_cZ (
	.combout(tdo_echelle_14),
	.dataa(data_out_2),
	.datab(tdo_echelle_13),
	.datac(tdo_echelle_10),
	.datad(VCC)
);
defparam tdo_echelle_14_cZ.lut_mask=16'hd8d8;
defparam tdo_echelle_14_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_7_a_cZ (
	.combout(tdo_echelle_7_a),
	.dataa(data_out_1),
	.datab(data_out_2),
	.datac(tdo_echelle_5),
	.datad(tdo_echelle_2)
);
defparam tdo_echelle_7_a_cZ.lut_mask=16'h193b;
defparam tdo_echelle_7_a_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_7_cZ (
	.combout(tdo_echelle_7),
	.dataa(data_out_1),
	.datab(tdo_echelle_1),
	.datac(tdo_echelle_4),
	.datad(tdo_echelle_7_a)
);
defparam tdo_echelle_7_cZ.lut_mask=16'h44fa;
defparam tdo_echelle_7_cZ.sum_lutc_input="datac";
// @39:309
  cycloneiii_lcell_comb tdo_echelle_15_cZ (
	.combout(tdo_echelle_15),
	.dataa(data_out_3),
	.datab(tdo_echelle_7),
	.datac(tdo_echelle_14),
	.datad(VCC)
);
defparam tdo_echelle_15_cZ.lut_mask=16'he4e4;
defparam tdo_echelle_15_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides */

// VQM4.1+ 
module signaux_hybrides_1 (
  un2_jtag_on_0_a2_2,
  data_out,
  data_out_0,
  un2_jtag_on_0_a2_0,
  un2_jtag_on_4_0_a2_0,
  sc_tms_hyb_0_a2,
  ladder_fpga_sc_tms_c,
  data_out_1,
  pilotage_n,
  un1_tdi_suivant,
  data_out_2,
  sc_tck_hyb_0_a2,
  ladder_fpga_sc_tck_c,
  sc_tdi_hyb_0_a2,
  z_x,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
output un2_jtag_on_0_a2_2 ;
input data_out ;
input data_out_0 ;
output un2_jtag_on_0_a2_0 ;
input un2_jtag_on_4_0_a2_0 ;
output sc_tms_hyb_0_a2 ;
input ladder_fpga_sc_tms_c ;
input data_out_1 ;
input pilotage_n ;
output un1_tdi_suivant ;
input data_out_2 ;
output sc_tck_hyb_0_a2 ;
input ladder_fpga_sc_tck_c ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire un2_jtag_on_0_a2_2 ;
wire data_out ;
wire data_out_0 ;
wire un2_jtag_on_0_a2_0 ;
wire un2_jtag_on_4_0_a2_0 ;
wire sc_tms_hyb_0_a2 ;
wire ladder_fpga_sc_tms_c ;
wire data_out_1 ;
wire pilotage_n ;
wire un1_tdi_suivant ;
wire data_out_2 ;
wire sc_tck_hyb_0_a2 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_0_a2_2_cZ (
	.combout(un2_jtag_on_0_a2_2),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_jtag_on_0_a2_2_cZ.lut_mask=16'h1111;
defparam un2_jtag_on_0_a2_2_cZ.sum_lutc_input="datac";
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_0_a2_0_cZ (
	.combout(un2_jtag_on_0_a2_0),
	.dataa(un2_jtag_on_0_a2_2),
	.datab(un2_jtag_on_4_0_a2_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_jtag_on_0_a2_0_cZ.lut_mask=16'h8888;
defparam un2_jtag_on_0_a2_0_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_cZ (
	.combout(sc_tms_hyb_0_a2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(data_out_1),
	.datac(pilotage_n),
	.datad(un2_jtag_on_0_a2_0)
);
defparam sc_tms_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tms_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(data_out_1),
	.datab(pilotage_n),
	.datac(data_out_2),
	.datad(un2_jtag_on_0_a2_0)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h0800;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_cZ (
	.combout(sc_tck_hyb_0_a2),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(data_out_1),
	.datac(pilotage_n),
	.datad(un2_jtag_on_0_a2_0)
);
defparam sc_tck_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tck_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(data_out_1),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_0),
	.datad(z_x)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_1 */

// VQM4.1+ 
module signaux_hybrides_2 (
  sc_tdo_hybride_c_0,
  pilotage_n,
  data_out,
  un2_jtag_on_4_0_a2_0,
  un2_jtag_on_4_0_a2_0_0,
  sc_tdi_hyb,
  z_x,
  tdi_suivant,
  data_out_0,
  sc_tck_hyb_x,
  ladder_fpga_sc_tck_c,
  sc_tms_hyb_x,
  ladder_fpga_sc_tms_c,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
input sc_tdo_hybride_c_0 ;
input pilotage_n ;
input data_out ;
input un2_jtag_on_4_0_a2_0 ;
input un2_jtag_on_4_0_a2_0_0 ;
output sc_tdi_hyb ;
input z_x ;
output tdi_suivant ;
input data_out_0 ;
output sc_tck_hyb_x ;
input ladder_fpga_sc_tck_c ;
output sc_tms_hyb_x ;
input ladder_fpga_sc_tms_c ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire sc_tdo_hybride_c_0 ;
wire pilotage_n ;
wire data_out ;
wire un2_jtag_on_4_0_a2_0 ;
wire un2_jtag_on_4_0_a2_0_0 ;
wire sc_tdi_hyb ;
wire z_x ;
wire tdi_suivant ;
wire data_out_0 ;
wire sc_tck_hyb_x ;
wire ladder_fpga_sc_tck_c ;
wire sc_tms_hyb_x ;
wire ladder_fpga_sc_tms_c ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(pilotage_n),
	.datab(data_out),
	.datac(un2_jtag_on_4_0_a2_0),
	.datad(un2_jtag_on_4_0_a2_0_0)
);
defparam un2_jtag_on_cZ.lut_mask=16'h8000;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_0),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_2 */

// VQM4.1+ 
module signaux_hybrides_3 (
  sc_tdo_hybride_c_0,
  data_out,
  pilotage_n,
  un2_jtag_on_0_a2_0,
  un2_jtag_on_4_0_a2_0,
  sc_tdi_hyb_0_a2,
  z_x,
  tdi_suivant,
  data_out_0,
  sc_tms_hyb_0_a2_x,
  ladder_fpga_sc_tms_c,
  sc_tck_hyb_0_a2_x,
  ladder_fpga_sc_tck_c,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
input sc_tdo_hybride_c_0 ;
input data_out ;
input pilotage_n ;
input un2_jtag_on_0_a2_0 ;
input un2_jtag_on_4_0_a2_0 ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
output tdi_suivant ;
input data_out_0 ;
output sc_tms_hyb_0_a2_x ;
input ladder_fpga_sc_tms_c ;
output sc_tck_hyb_0_a2_x ;
input ladder_fpga_sc_tck_c ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire sc_tdo_hybride_c_0 ;
wire data_out ;
wire pilotage_n ;
wire un2_jtag_on_0_a2_0 ;
wire un2_jtag_on_4_0_a2_0 ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire tdi_suivant ;
wire data_out_0 ;
wire sc_tms_hyb_0_a2_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tck_hyb_0_a2_x ;
wire ladder_fpga_sc_tck_c ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire un2_jtag_on_0_a2 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_0_a2_cZ (
	.combout(un2_jtag_on_0_a2),
	.dataa(data_out),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_0),
	.datad(un2_jtag_on_4_0_a2_0)
);
defparam un2_jtag_on_0_a2_cZ.lut_mask=16'h8000;
defparam un2_jtag_on_0_a2_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(un2_jtag_on_0_a2),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_0),
	.datac(un2_jtag_on_0_a2),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_x_cZ (
	.combout(sc_tms_hyb_0_a2_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on_0_a2),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_0_a2_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_0_a2_x_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_x_cZ (
	.combout(sc_tck_hyb_0_a2_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on_0_a2),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_0_a2_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_0_a2_x_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_3 */

// VQM4.1+ 
module signaux_hybrides_4 (
  un2_jtag_on_0_a2_0,
  data_out,
  data_out_0,
  data_out_1,
  sc_tms_hyb_0_a2,
  ladder_fpga_sc_tms_c,
  pilotage_n,
  un2_jtag_on_0_a2_2,
  un1_tdi_suivant,
  data_out_2,
  sc_tck_hyb_0_a2,
  ladder_fpga_sc_tck_c,
  sc_tdi_hyb_0_a2,
  z_x,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
output un2_jtag_on_0_a2_0 ;
input data_out ;
input data_out_0 ;
input data_out_1 ;
output sc_tms_hyb_0_a2 ;
input ladder_fpga_sc_tms_c ;
input pilotage_n ;
input un2_jtag_on_0_a2_2 ;
output un1_tdi_suivant ;
input data_out_2 ;
output sc_tck_hyb_0_a2 ;
input ladder_fpga_sc_tck_c ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire un2_jtag_on_0_a2_0 ;
wire data_out ;
wire data_out_0 ;
wire data_out_1 ;
wire sc_tms_hyb_0_a2 ;
wire ladder_fpga_sc_tms_c ;
wire pilotage_n ;
wire un2_jtag_on_0_a2_2 ;
wire un1_tdi_suivant ;
wire data_out_2 ;
wire sc_tck_hyb_0_a2 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_0_a2_0_cZ (
	.combout(un2_jtag_on_0_a2_0),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(data_out_1),
	.datad(VCC)
);
defparam un2_jtag_on_0_a2_0_cZ.lut_mask=16'h0202;
defparam un2_jtag_on_0_a2_0_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_cZ (
	.combout(sc_tms_hyb_0_a2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_2),
	.datad(un2_jtag_on_0_a2_0)
);
defparam sc_tms_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tms_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(pilotage_n),
	.datab(data_out_2),
	.datac(un2_jtag_on_0_a2_2),
	.datad(un2_jtag_on_0_a2_0)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h2000;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_cZ (
	.combout(sc_tck_hyb_0_a2),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_2),
	.datad(un2_jtag_on_0_a2_0)
);
defparam sc_tck_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tck_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(pilotage_n),
	.datab(un2_jtag_on_0_a2_2),
	.datac(un2_jtag_on_0_a2_0),
	.datad(z_x)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_4 */

// VQM4.1+ 
module signaux_hybrides_5 (
  data_out,
  data_out_0,
  pilotage_n,
  un1_tdi_suivant,
  data_out_1,
  un2_jtag_on_0_a2_0,
  sc_tdi_hyb_0_a2,
  z_x,
  sc_tck_hyb_0_a2_x,
  ladder_fpga_sc_tck_c,
  sc_tms_hyb_0_a2_x,
  ladder_fpga_sc_tms_c,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
input data_out ;
input data_out_0 ;
input pilotage_n ;
output un1_tdi_suivant ;
input data_out_1 ;
input un2_jtag_on_0_a2_0 ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
output sc_tck_hyb_0_a2_x ;
input ladder_fpga_sc_tck_c ;
output sc_tms_hyb_0_a2_x ;
input ladder_fpga_sc_tms_c ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire data_out ;
wire data_out_0 ;
wire pilotage_n ;
wire un1_tdi_suivant ;
wire data_out_1 ;
wire un2_jtag_on_0_a2_0 ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire sc_tck_hyb_0_a2_x ;
wire ladder_fpga_sc_tck_c ;
wire sc_tms_hyb_0_a2_x ;
wire ladder_fpga_sc_tms_c ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire un2_jtag_on_0_a2_1 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_0_a2_1_cZ (
	.combout(un2_jtag_on_0_a2_1),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(pilotage_n),
	.datad(VCC)
);
defparam un2_jtag_on_0_a2_1_cZ.lut_mask=16'h2020;
defparam un2_jtag_on_0_a2_1_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(data_out_1),
	.datab(un2_jtag_on_0_a2_1),
	.datac(un2_jtag_on_0_a2_0),
	.datad(VCC)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h4040;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(un2_jtag_on_0_a2_1),
	.datab(un2_jtag_on_0_a2_0),
	.datac(z_x),
	.datad(VCC)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h8080;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_x_cZ (
	.combout(sc_tck_hyb_0_a2_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on_0_a2_1),
	.datac(un2_jtag_on_0_a2_0),
	.datad(VCC)
);
defparam sc_tck_hyb_0_a2_x_cZ.lut_mask=16'h8080;
defparam sc_tck_hyb_0_a2_x_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_x_cZ (
	.combout(sc_tms_hyb_0_a2_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on_0_a2_1),
	.datac(un2_jtag_on_0_a2_0),
	.datad(VCC)
);
defparam sc_tms_hyb_0_a2_x_cZ.lut_mask=16'h8080;
defparam sc_tms_hyb_0_a2_x_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_5 */

// VQM4.1+ 
module signaux_hybrides_6 (
  un2_jtag_on_0_a2_0,
  data_out,
  data_out_0,
  sc_tck_hyb_0_a2,
  ladder_fpga_sc_tck_c,
  pilotage_n,
  un2_jtag_on_0_a2_0_0,
  sc_tms_hyb_0_a2,
  ladder_fpga_sc_tms_c,
  un1_tdi_suivant,
  data_out_1,
  sc_tdi_hyb_0_a2,
  z_x,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
output un2_jtag_on_0_a2_0 ;
input data_out ;
input data_out_0 ;
output sc_tck_hyb_0_a2 ;
input ladder_fpga_sc_tck_c ;
input pilotage_n ;
input un2_jtag_on_0_a2_0_0 ;
output sc_tms_hyb_0_a2 ;
input ladder_fpga_sc_tms_c ;
output un1_tdi_suivant ;
input data_out_1 ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire un2_jtag_on_0_a2_0 ;
wire data_out ;
wire data_out_0 ;
wire sc_tck_hyb_0_a2 ;
wire ladder_fpga_sc_tck_c ;
wire pilotage_n ;
wire un2_jtag_on_0_a2_0_0 ;
wire sc_tms_hyb_0_a2 ;
wire ladder_fpga_sc_tms_c ;
wire un1_tdi_suivant ;
wire data_out_1 ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_0_a2_0_cZ (
	.combout(un2_jtag_on_0_a2_0),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_jtag_on_0_a2_0_cZ.lut_mask=16'h8888;
defparam un2_jtag_on_0_a2_0_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_cZ (
	.combout(sc_tck_hyb_0_a2),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_0),
	.datad(un2_jtag_on_0_a2_0_0)
);
defparam sc_tck_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tck_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_cZ (
	.combout(sc_tms_hyb_0_a2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_0),
	.datad(un2_jtag_on_0_a2_0_0)
);
defparam sc_tms_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tms_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(pilotage_n),
	.datab(data_out_1),
	.datac(un2_jtag_on_0_a2_0),
	.datad(un2_jtag_on_0_a2_0_0)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h2000;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(pilotage_n),
	.datab(un2_jtag_on_0_a2_0),
	.datac(un2_jtag_on_0_a2_0_0),
	.datad(z_x)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_6 */

// VQM4.1+ 
module signaux_hybrides_7 (
  sc_tdo_hybride_c_0,
  data_out,
  data_out_0,
  pilotage_n,
  un2_jtag_on_0_a2_0,
  sc_tdi_hyb_0_a2,
  z_x,
  tdi_suivant,
  data_out_1,
  sc_tck_hyb_0_a2_x,
  ladder_fpga_sc_tck_c,
  sc_tms_hyb_0_a2_x,
  ladder_fpga_sc_tms_c,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
input sc_tdo_hybride_c_0 ;
input data_out ;
input data_out_0 ;
input pilotage_n ;
input un2_jtag_on_0_a2_0 ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
output tdi_suivant ;
input data_out_1 ;
output sc_tck_hyb_0_a2_x ;
input ladder_fpga_sc_tck_c ;
output sc_tms_hyb_0_a2_x ;
input ladder_fpga_sc_tms_c ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire sc_tdo_hybride_c_0 ;
wire data_out ;
wire data_out_0 ;
wire pilotage_n ;
wire un2_jtag_on_0_a2_0 ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire tdi_suivant ;
wire data_out_1 ;
wire sc_tck_hyb_0_a2_x ;
wire ladder_fpga_sc_tck_c ;
wire sc_tms_hyb_0_a2_x ;
wire ladder_fpga_sc_tms_c ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire un2_jtag_on_0_a2 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_0_a2_cZ (
	.combout(un2_jtag_on_0_a2),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(pilotage_n),
	.datad(un2_jtag_on_0_a2_0)
);
defparam un2_jtag_on_0_a2_cZ.lut_mask=16'h2000;
defparam un2_jtag_on_0_a2_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(un2_jtag_on_0_a2),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_1),
	.datac(un2_jtag_on_0_a2),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_x_cZ (
	.combout(sc_tck_hyb_0_a2_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on_0_a2),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_0_a2_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_0_a2_x_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_x_cZ (
	.combout(sc_tms_hyb_0_a2_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on_0_a2),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_0_a2_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_0_a2_x_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_7 */

// VQM4.1+ 
module signaux_hybrides_8 (
  sc_tdo_hybride_c_0,
  un2_jtag_on_4_0_a2_0,
  data_out,
  data_out_0,
  data_out_1,
  data_out_2,
  data_out_3,
  pilotage_n,
  data_out_4,
  sc_tdi_hyb,
  z_x,
  tdi_suivant_x,
  sc_tms_hyb_x,
  ladder_fpga_sc_tms_c,
  sc_tck_hyb_x,
  ladder_fpga_sc_tck_c,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
input sc_tdo_hybride_c_0 ;
output un2_jtag_on_4_0_a2_0 ;
input data_out ;
input data_out_0 ;
input data_out_1 ;
input data_out_2 ;
input data_out_3 ;
input pilotage_n ;
input data_out_4 ;
output sc_tdi_hyb ;
input z_x ;
output tdi_suivant_x ;
output sc_tms_hyb_x ;
input ladder_fpga_sc_tms_c ;
output sc_tck_hyb_x ;
input ladder_fpga_sc_tck_c ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire sc_tdo_hybride_c_0 ;
wire un2_jtag_on_4_0_a2_0 ;
wire data_out ;
wire data_out_0 ;
wire data_out_1 ;
wire data_out_2 ;
wire data_out_3 ;
wire pilotage_n ;
wire data_out_4 ;
wire sc_tdi_hyb ;
wire z_x ;
wire tdi_suivant_x ;
wire sc_tms_hyb_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tck_hyb_x ;
wire ladder_fpga_sc_tck_c ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire un2_jtag_on_1 ;
wire un1_tdi_suivant ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_4_0_a2_0_cZ (
	.combout(un2_jtag_on_4_0_a2_0),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_jtag_on_4_0_a2_0_cZ.lut_mask=16'h4444;
defparam un2_jtag_on_4_0_a2_0_cZ.sum_lutc_input="datac";
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_1_cZ (
	.combout(un2_jtag_on_1),
	.dataa(data_out_1),
	.datab(data_out_2),
	.datac(data_out_3),
	.datad(un2_jtag_on_4_0_a2_0)
);
defparam un2_jtag_on_1_cZ.lut_mask=16'h0800;
defparam un2_jtag_on_1_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(pilotage_n),
	.datab(data_out_4),
	.datac(un2_jtag_on_1),
	.datad(VCC)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h2020;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(pilotage_n),
	.datab(un2_jtag_on_1),
	.datac(z_x),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8080;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb tdi_suivant_x_cZ (
	.combout(tdi_suivant_x),
	.dataa(sc_tdo_hybride_c_0),
	.datab(un1_tdi_suivant),
	.datac(z_x),
	.datad(VCC)
);
defparam tdi_suivant_x_cZ.lut_mask=16'hb8b8;
defparam tdi_suivant_x_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_1),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8080;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_1),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8080;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_8 */

// VQM4.1+ 
module signaux_hybrides_9 (
  sc_tdo_hybride_c_0,
  data_out,
  data_out_0,
  pilotage_n,
  un2_jtag_on_4_0_a2_0,
  sc_tdi_hyb_0_a2,
  data_out_1,
  z_x,
  tdi_suivant,
  data_out_2,
  sc_tms_hyb_0_a2_x,
  ladder_fpga_sc_tms_c,
  sc_tck_hyb_0_a2_x,
  ladder_fpga_sc_tck_c,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
input sc_tdo_hybride_c_0 ;
input data_out ;
input data_out_0 ;
input pilotage_n ;
input un2_jtag_on_4_0_a2_0 ;
output sc_tdi_hyb_0_a2 ;
input data_out_1 ;
input z_x ;
output tdi_suivant ;
input data_out_2 ;
output sc_tms_hyb_0_a2_x ;
input ladder_fpga_sc_tms_c ;
output sc_tck_hyb_0_a2_x ;
input ladder_fpga_sc_tck_c ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire sc_tdo_hybride_c_0 ;
wire data_out ;
wire data_out_0 ;
wire pilotage_n ;
wire un2_jtag_on_4_0_a2_0 ;
wire sc_tdi_hyb_0_a2 ;
wire data_out_1 ;
wire z_x ;
wire tdi_suivant ;
wire data_out_2 ;
wire sc_tms_hyb_0_a2_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tck_hyb_0_a2_x ;
wire ladder_fpga_sc_tck_c ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire un2_jtag_on_0_a2_1 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_0_a2_1_cZ (
	.combout(un2_jtag_on_0_a2_1),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(pilotage_n),
	.datad(un2_jtag_on_4_0_a2_0)
);
defparam un2_jtag_on_0_a2_1_cZ.lut_mask=16'h8000;
defparam un2_jtag_on_0_a2_1_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(data_out_1),
	.datab(un2_jtag_on_0_a2_1),
	.datac(z_x),
	.datad(VCC)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h4040;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_2),
	.datac(un2_jtag_on_0_a2_1),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_x_cZ (
	.combout(sc_tms_hyb_0_a2_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(data_out_1),
	.datac(un2_jtag_on_0_a2_1),
	.datad(VCC)
);
defparam sc_tms_hyb_0_a2_x_cZ.lut_mask=16'h2020;
defparam sc_tms_hyb_0_a2_x_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_x_cZ (
	.combout(sc_tck_hyb_0_a2_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(data_out_1),
	.datac(un2_jtag_on_0_a2_1),
	.datad(VCC)
);
defparam sc_tck_hyb_0_a2_x_cZ.lut_mask=16'h2020;
defparam sc_tck_hyb_0_a2_x_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_9 */

// VQM4.1+ 
module signaux_hybrides_10 (
  sc_tms_hyb_0_a2,
  ladder_fpga_sc_tms_c,
  pilotage_n,
  un2_jtag_on_0_a2_0,
  un2_jtag_on_0_a2_0_0,
  sc_tck_hyb_0_a2,
  ladder_fpga_sc_tck_c,
  un1_tdi_suivant,
  data_out,
  sc_tdi_hyb_0_a2,
  z_x,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
output sc_tms_hyb_0_a2 ;
input ladder_fpga_sc_tms_c ;
input pilotage_n ;
input un2_jtag_on_0_a2_0 ;
input un2_jtag_on_0_a2_0_0 ;
output sc_tck_hyb_0_a2 ;
input ladder_fpga_sc_tck_c ;
output un1_tdi_suivant ;
input data_out ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire sc_tms_hyb_0_a2 ;
wire ladder_fpga_sc_tms_c ;
wire pilotage_n ;
wire un2_jtag_on_0_a2_0 ;
wire un2_jtag_on_0_a2_0_0 ;
wire sc_tck_hyb_0_a2 ;
wire ladder_fpga_sc_tck_c ;
wire un1_tdi_suivant ;
wire data_out ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_cZ (
	.combout(sc_tms_hyb_0_a2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_0),
	.datad(un2_jtag_on_0_a2_0_0)
);
defparam sc_tms_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tms_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_cZ (
	.combout(sc_tck_hyb_0_a2),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_0),
	.datad(un2_jtag_on_0_a2_0_0)
);
defparam sc_tck_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tck_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(pilotage_n),
	.datab(data_out),
	.datac(un2_jtag_on_0_a2_0),
	.datad(un2_jtag_on_0_a2_0_0)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h2000;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(pilotage_n),
	.datab(un2_jtag_on_0_a2_0),
	.datac(un2_jtag_on_0_a2_0_0),
	.datad(z_x)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_10 */

// VQM4.1+ 
module signaux_hybrides_11 (
  sc_tdo_hybride_c_0,
  sc_tck_hyb_0_a2,
  ladder_fpga_sc_tck_c,
  pilotage_n,
  un2_jtag_on_4_0_a2_0,
  un2_jtag_on_0_a2_0,
  data_out,
  sc_tms_hyb_0_a2,
  ladder_fpga_sc_tms_c,
  sc_tdi_hyb_0_a2,
  z_x,
  tdi_suivant_x,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
input sc_tdo_hybride_c_0 ;
output sc_tck_hyb_0_a2 ;
input ladder_fpga_sc_tck_c ;
input pilotage_n ;
input un2_jtag_on_4_0_a2_0 ;
input un2_jtag_on_0_a2_0 ;
input data_out ;
output sc_tms_hyb_0_a2 ;
input ladder_fpga_sc_tms_c ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
output tdi_suivant_x ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire sc_tdo_hybride_c_0 ;
wire sc_tck_hyb_0_a2 ;
wire ladder_fpga_sc_tck_c ;
wire pilotage_n ;
wire un2_jtag_on_4_0_a2_0 ;
wire un2_jtag_on_0_a2_0 ;
wire data_out ;
wire sc_tms_hyb_0_a2 ;
wire ladder_fpga_sc_tms_c ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire tdi_suivant_x ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire un1_tdi_suivant ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_cZ (
	.combout(sc_tck_hyb_0_a2),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_4_0_a2_0),
	.datad(un2_jtag_on_0_a2_0)
);
defparam sc_tck_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tck_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(pilotage_n),
	.datab(data_out),
	.datac(un2_jtag_on_4_0_a2_0),
	.datad(un2_jtag_on_0_a2_0)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h2000;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_cZ (
	.combout(sc_tms_hyb_0_a2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(pilotage_n),
	.datac(un2_jtag_on_4_0_a2_0),
	.datad(un2_jtag_on_0_a2_0)
);
defparam sc_tms_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tms_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(pilotage_n),
	.datab(un2_jtag_on_4_0_a2_0),
	.datac(un2_jtag_on_0_a2_0),
	.datad(z_x)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h8000;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb tdi_suivant_x_cZ (
	.combout(tdi_suivant_x),
	.dataa(sc_tdo_hybride_c_0),
	.datab(un1_tdi_suivant),
	.datac(z_x),
	.datad(VCC)
);
defparam tdi_suivant_x_cZ.lut_mask=16'hb8b8;
defparam tdi_suivant_x_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_11 */

// VQM4.1+ 
module signaux_hybrides_12 (
  un2_jtag_on_0_a2_0,
  data_out,
  data_out_0,
  data_out_1,
  data_out_2,
  data_out_3,
  pilotage_n,
  un1_tdi_suivant,
  data_out_4,
  sc_tdi_hyb_0_a2,
  z_x,
  sc_tms_hyb_0_a2_x,
  ladder_fpga_sc_tms_c,
  sc_tck_hyb_0_a2_x,
  ladder_fpga_sc_tck_c,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
output un2_jtag_on_0_a2_0 ;
input data_out ;
input data_out_0 ;
input data_out_1 ;
input data_out_2 ;
input data_out_3 ;
input pilotage_n ;
output un1_tdi_suivant ;
input data_out_4 ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
output sc_tms_hyb_0_a2_x ;
input ladder_fpga_sc_tms_c ;
output sc_tck_hyb_0_a2_x ;
input ladder_fpga_sc_tck_c ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire un2_jtag_on_0_a2_0 ;
wire data_out ;
wire data_out_0 ;
wire data_out_1 ;
wire data_out_2 ;
wire data_out_3 ;
wire pilotage_n ;
wire un1_tdi_suivant ;
wire data_out_4 ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire sc_tms_hyb_0_a2_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tck_hyb_0_a2_x ;
wire ladder_fpga_sc_tck_c ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire un2_jtag_on_0_a2_1 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_0_a2_0_cZ (
	.combout(un2_jtag_on_0_a2_0),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(data_out_1),
	.datad(VCC)
);
defparam un2_jtag_on_0_a2_0_cZ.lut_mask=16'h2020;
defparam un2_jtag_on_0_a2_0_cZ.sum_lutc_input="datac";
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_0_a2_1_cZ (
	.combout(un2_jtag_on_0_a2_1),
	.dataa(data_out_2),
	.datab(data_out_3),
	.datac(pilotage_n),
	.datad(VCC)
);
defparam un2_jtag_on_0_a2_1_cZ.lut_mask=16'h2020;
defparam un2_jtag_on_0_a2_1_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(data_out_4),
	.datab(un2_jtag_on_0_a2_1),
	.datac(un2_jtag_on_0_a2_0),
	.datad(VCC)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h4040;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(un2_jtag_on_0_a2_1),
	.datab(un2_jtag_on_0_a2_0),
	.datac(z_x),
	.datad(VCC)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h8080;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_x_cZ (
	.combout(sc_tms_hyb_0_a2_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on_0_a2_1),
	.datac(un2_jtag_on_0_a2_0),
	.datad(VCC)
);
defparam sc_tms_hyb_0_a2_x_cZ.lut_mask=16'h8080;
defparam sc_tms_hyb_0_a2_x_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_x_cZ (
	.combout(sc_tck_hyb_0_a2_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on_0_a2_1),
	.datac(un2_jtag_on_0_a2_0),
	.datad(VCC)
);
defparam sc_tck_hyb_0_a2_x_cZ.lut_mask=16'h8080;
defparam sc_tck_hyb_0_a2_x_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_12 */

// VQM4.1+ 
module signaux_hybrides_13 (
  sc_tms_hyb,
  ladder_fpga_sc_tms_c,
  pilotage_n,
  data_out,
  un2_jtag_on_4_0_a2,
  un1_tdi_suivant,
  data_out_0,
  sc_tck_hyb,
  ladder_fpga_sc_tck_c,
  sc_tdi_hyb,
  z_x,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
output sc_tms_hyb ;
input ladder_fpga_sc_tms_c ;
input pilotage_n ;
input data_out ;
input un2_jtag_on_4_0_a2 ;
output un1_tdi_suivant ;
input data_out_0 ;
output sc_tck_hyb ;
input ladder_fpga_sc_tck_c ;
output sc_tdi_hyb ;
input z_x ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire sc_tms_hyb ;
wire ladder_fpga_sc_tms_c ;
wire pilotage_n ;
wire data_out ;
wire un2_jtag_on_4_0_a2 ;
wire un1_tdi_suivant ;
wire data_out_0 ;
wire sc_tck_hyb ;
wire ladder_fpga_sc_tck_c ;
wire sc_tdi_hyb ;
wire z_x ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_cZ (
	.combout(sc_tms_hyb),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(pilotage_n),
	.datac(data_out),
	.datad(un2_jtag_on_4_0_a2)
);
defparam sc_tms_hyb_cZ.lut_mask=16'h8000;
defparam sc_tms_hyb_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(pilotage_n),
	.datab(data_out),
	.datac(data_out_0),
	.datad(un2_jtag_on_4_0_a2)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h0800;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_cZ (
	.combout(sc_tck_hyb),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(pilotage_n),
	.datac(data_out),
	.datad(un2_jtag_on_4_0_a2)
);
defparam sc_tck_hyb_cZ.lut_mask=16'h8000;
defparam sc_tck_hyb_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(pilotage_n),
	.datab(data_out),
	.datac(un2_jtag_on_4_0_a2),
	.datad(z_x)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8000;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_13 */

// VQM4.1+ 
module signaux_hybrides_14 (
  sc_tms_hyb_0_a2,
  ladder_fpga_sc_tms_c,
  data_out,
  pilotage_n,
  un2_jtag_on_0_a2_0,
  un1_tdi_suivant,
  data_out_0,
  sc_tck_hyb_0_a2,
  ladder_fpga_sc_tck_c,
  sc_tdi_hyb_0_a2,
  z_x,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
output sc_tms_hyb_0_a2 ;
input ladder_fpga_sc_tms_c ;
input data_out ;
input pilotage_n ;
input un2_jtag_on_0_a2_0 ;
output un1_tdi_suivant ;
input data_out_0 ;
output sc_tck_hyb_0_a2 ;
input ladder_fpga_sc_tck_c ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire sc_tms_hyb_0_a2 ;
wire ladder_fpga_sc_tms_c ;
wire data_out ;
wire pilotage_n ;
wire un2_jtag_on_0_a2_0 ;
wire un1_tdi_suivant ;
wire data_out_0 ;
wire sc_tck_hyb_0_a2 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_0_a2_cZ (
	.combout(sc_tms_hyb_0_a2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(data_out),
	.datac(pilotage_n),
	.datad(un2_jtag_on_0_a2_0)
);
defparam sc_tms_hyb_0_a2_cZ.lut_mask=16'h2000;
defparam sc_tms_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(data_out),
	.datab(pilotage_n),
	.datac(data_out_0),
	.datad(un2_jtag_on_0_a2_0)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h0400;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_0_a2_cZ (
	.combout(sc_tck_hyb_0_a2),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(data_out),
	.datac(pilotage_n),
	.datad(un2_jtag_on_0_a2_0)
);
defparam sc_tck_hyb_0_a2_cZ.lut_mask=16'h2000;
defparam sc_tck_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_0_a2_cZ (
	.combout(sc_tdi_hyb_0_a2),
	.dataa(data_out),
	.datab(pilotage_n),
	.datac(un2_jtag_on_0_a2_0),
	.datad(z_x)
);
defparam sc_tdi_hyb_0_a2_cZ.lut_mask=16'h4000;
defparam sc_tdi_hyb_0_a2_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_14 */

// VQM4.1+ 
module signaux_hybrides_15 (
  un2_jtag_on_4_0_a2_0,
  data_out,
  data_out_0,
  un2_jtag_on_4_0_a2,
  data_out_1,
  data_out_2,
  sc_tck_hyb,
  ladder_fpga_sc_tck_c,
  data_out_3,
  pilotage_n,
  un1_tdi_suivant,
  data_out_4,
  sc_tms_hyb,
  ladder_fpga_sc_tms_c,
  sc_tdi_hyb,
  z_x,
  tokenin_hyb_i_x,
  tokenin_echelle_in
)
;
output un2_jtag_on_4_0_a2_0 ;
input data_out ;
input data_out_0 ;
output un2_jtag_on_4_0_a2 ;
input data_out_1 ;
input data_out_2 ;
output sc_tck_hyb ;
input ladder_fpga_sc_tck_c ;
input data_out_3 ;
input pilotage_n ;
output un1_tdi_suivant ;
input data_out_4 ;
output sc_tms_hyb ;
input ladder_fpga_sc_tms_c ;
output sc_tdi_hyb ;
input z_x ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
wire un2_jtag_on_4_0_a2_0 ;
wire data_out ;
wire data_out_0 ;
wire un2_jtag_on_4_0_a2 ;
wire data_out_1 ;
wire data_out_2 ;
wire sc_tck_hyb ;
wire ladder_fpga_sc_tck_c ;
wire data_out_3 ;
wire pilotage_n ;
wire un1_tdi_suivant ;
wire data_out_4 ;
wire sc_tms_hyb ;
wire ladder_fpga_sc_tms_c ;
wire sc_tdi_hyb ;
wire z_x ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_4_0_a2_0_cZ (
	.combout(un2_jtag_on_4_0_a2_0),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_jtag_on_4_0_a2_0_cZ.lut_mask=16'h8888;
defparam un2_jtag_on_4_0_a2_0_cZ.sum_lutc_input="datac";
// @27:83
  cycloneiii_lcell_comb un2_jtag_on_4_0_a2_cZ (
	.combout(un2_jtag_on_4_0_a2),
	.dataa(data_out_1),
	.datab(data_out_2),
	.datac(data_out_0),
	.datad(data_out)
);
defparam un2_jtag_on_4_0_a2_cZ.lut_mask=16'h2000;
defparam un2_jtag_on_4_0_a2_cZ.sum_lutc_input="datac";
// @27:93
  cycloneiii_lcell_comb sc_tck_hyb_cZ (
	.combout(sc_tck_hyb),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(data_out_3),
	.datac(pilotage_n),
	.datad(un2_jtag_on_4_0_a2)
);
defparam sc_tck_hyb_cZ.lut_mask=16'h2000;
defparam sc_tck_hyb_cZ.sum_lutc_input="datac";
// @27:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(data_out_3),
	.datab(pilotage_n),
	.datac(data_out_4),
	.datad(un2_jtag_on_4_0_a2)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h0400;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @27:96
  cycloneiii_lcell_comb sc_tms_hyb_cZ (
	.combout(sc_tms_hyb),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(data_out_3),
	.datac(pilotage_n),
	.datad(un2_jtag_on_4_0_a2)
);
defparam sc_tms_hyb_cZ.lut_mask=16'h2000;
defparam sc_tms_hyb_cZ.sum_lutc_input="datac";
// @27:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(data_out_3),
	.datab(pilotage_n),
	.datac(un2_jtag_on_4_0_a2),
	.datad(z_x)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h4000;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @27:86
  cycloneiii_lcell_comb tokenin_hyb_i_x_cZ (
	.combout(tokenin_hyb_i_x),
	.dataa(tokenin_echelle_in),
	.datab(pilotage_n),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_i_x_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_i_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_15 */

// VQM4.1+ 
module gestion_hybrides_v4 (
  enable_latchup_n_15,
  enable_latchup_n_14,
  enable_latchup_n_13,
  enable_latchup_n_12,
  enable_latchup_n_11,
  enable_latchup_n_10,
  enable_latchup_n_9,
  enable_latchup_n_8,
  enable_latchup_n_7,
  enable_latchup_n_6,
  enable_latchup_n_5,
  enable_latchup_n_4,
  enable_latchup_n_3,
  enable_latchup_n_2,
  enable_latchup_n_1,
  enable_latchup_n_0,
  latchup_hybride_c_0,
  latchup_hybride_c_1,
  latchup_hybride_c_2,
  latchup_hybride_c_3,
  latchup_hybride_c_4,
  latchup_hybride_c_5,
  latchup_hybride_c_6,
  latchup_hybride_c_7,
  latchup_hybride_c_8,
  latchup_hybride_c_9,
  latchup_hybride_c_10,
  latchup_hybride_c_11,
  latchup_hybride_c_12,
  latchup_hybride_c_13,
  latchup_hybride_c_14,
  latchup_hybride_c_15,
  sc_tdo_hybride_c_13,
  sc_tdo_hybride_c_5,
  sc_tdo_hybride_c_14,
  sc_tdo_hybride_c_6,
  sc_tdo_hybride_c_10,
  sc_tdo_hybride_c_2,
  sc_tdo_hybride_c_12,
  sc_tdo_hybride_c_4,
  sc_tdo_hybride_c_8,
  sc_tdo_hybride_c_0,
  sc_tdo_hybride_c_11,
  sc_tdo_hybride_c_15,
  sc_tdo_hybride_c_1,
  sc_tdo_hybride_c_3,
  sc_tdo_hybride_c_7,
  sc_tdo_hybride_c_9,
  pilotage_n,
  ladder_fpga_sc_tck_c,
  pilotage_n_0,
  pilotage_n_1,
  pilotage_n_2,
  pilotage_n_3,
  pilotage_n_4,
  pilotage_n_5,
  pilotage_n_6,
  pilotage_n_7,
  pilotage_n_8,
  pilotage_n_9,
  pilotage_n_10,
  pilotage_n_11,
  pilotage_n_12,
  pilotage_n_13,
  pilotage_n_14,
  ladder_fpga_sc_tck_c_i_i,
  sc_updateDR_0x09_ret,
  sc_updateDR_0x09_0_0_g0,
  ff2en,
  ff2_0,
  sc_updateDR_0x09_0_ret,
  ff2en_0,
  ff2_0_0,
  sc_updateDR_0x09_1_ret,
  ff2en_1,
  ff2_0_1,
  sc_updateDR_0x09_2_ret,
  ff2en_2,
  ff2_0_2,
  sc_updateDR_0x09_3_ret,
  ff2en_3,
  ff2_0_3,
  sc_updateDR_0x09_4_ret,
  ff2en_4,
  ff2_0_4,
  sc_updateDR_0x09_5_ret,
  ff2en_5,
  ff2_0_5,
  sc_updateDR_0x09_6_ret,
  ff2en_6,
  ff2_0_6,
  sc_updateDR_0x09_7_ret,
  ff2en_7,
  ff2_0_7,
  sc_updateDR_0x09_8_ret,
  ff2en_8,
  ff2_0_8,
  sc_updateDR_0x09_9_ret,
  ff2en_9,
  ff2_0_9,
  sc_updateDR_0x09_10_ret,
  ff2en_10,
  ff2_0_10,
  sc_updateDR_0x09_11_ret,
  ff2en_11,
  ff2_0_11,
  sc_updateDR_0x09_12_ret,
  ff2en_12,
  ff2_0_12,
  sc_updateDR_0x09_13_ret,
  ff2en_13,
  ff2_0_13,
  sc_updateDR_0x09_14_ret,
  ff2en_14,
  ff2_0_14,
  sc_tms_hyb_0_a2,
  ladder_fpga_sc_tms_c,
  data_out,
  sc_tck_hyb_0_a2,
  sc_tdi_hyb_0_a2,
  z_x,
  data_out_0,
  data_out_1,
  data_out_2,
  tdo_echelle_15,
  data_out_3,
  tokenin_hyb_i_x,
  tokenin_echelle_in,
  sc_tms_hyb_0_a2_0,
  data_out_4,
  sc_tck_hyb_0_a2_0,
  sc_tdi_hyb_0_a2_0,
  tokenin_hyb_i_x_0,
  sc_tdi_hyb,
  data_out_5,
  sc_tck_hyb_x,
  sc_tms_hyb_x,
  tokenin_hyb_i_x_1,
  sc_tdi_hyb_0_a2_1,
  data_out_6,
  sc_tms_hyb_0_a2_x,
  sc_tck_hyb_0_a2_x,
  tokenin_hyb_i_x_2,
  data_out_7,
  sc_tms_hyb_0_a2_1,
  data_out_8,
  sc_tck_hyb_0_a2_1,
  sc_tdi_hyb_0_a2_2,
  tokenin_hyb_i_x_3,
  data_out_9,
  sc_tdi_hyb_0_a2_3,
  sc_tck_hyb_0_a2_x_0,
  sc_tms_hyb_0_a2_x_0,
  tokenin_hyb_i_x_4,
  sc_tck_hyb_0_a2_2,
  sc_tms_hyb_0_a2_2,
  data_out_10,
  sc_tdi_hyb_0_a2_4,
  tokenin_hyb_i_x_5,
  sc_tdi_hyb_0_a2_5,
  data_out_11,
  sc_tck_hyb_0_a2_x_1,
  sc_tms_hyb_0_a2_x_1,
  tokenin_hyb_i_x_6,
  data_out_12,
  sc_tdi_hyb_0,
  sc_tms_hyb_x_0,
  sc_tck_hyb_x_0,
  tokenin_hyb_i_x_7,
  sc_tdi_hyb_0_a2_6,
  data_out_13,
  sc_tms_hyb_0_a2_x_2,
  sc_tck_hyb_0_a2_x_2,
  tokenin_hyb_i_x_8,
  sc_tms_hyb_0_a2_3,
  sc_tck_hyb_0_a2_3,
  data_out_14,
  sc_tdi_hyb_0_a2_7,
  tokenin_hyb_i_x_9,
  sc_tck_hyb_0_a2_4,
  data_out_15,
  sc_tms_hyb_0_a2_4,
  sc_tdi_hyb_0_a2_8,
  tokenin_hyb_i_x_10,
  data_out_16,
  sc_tdi_hyb_0_a2_9,
  sc_tms_hyb_0_a2_x_3,
  sc_tck_hyb_0_a2_x_3,
  tokenin_hyb_i_x_11,
  sc_tms_hyb,
  data_out_17,
  sc_tck_hyb,
  sc_tdi_hyb_1,
  tokenin_hyb_i_x_12,
  sc_tms_hyb_0_a2_5,
  data_out_18,
  sc_tck_hyb_0_a2_5,
  sc_tdi_hyb_0_a2_10,
  tokenin_hyb_i_x_13,
  sc_tck_hyb_0,
  data_out_19,
  sc_tms_hyb_0,
  sc_tdi_hyb_2,
  tokenin_hyb_i_x_14
)
;
output enable_latchup_n_15 ;
output enable_latchup_n_14 ;
output enable_latchup_n_13 ;
output enable_latchup_n_12 ;
output enable_latchup_n_11 ;
output enable_latchup_n_10 ;
output enable_latchup_n_9 ;
output enable_latchup_n_8 ;
output enable_latchup_n_7 ;
output enable_latchup_n_6 ;
output enable_latchup_n_5 ;
output enable_latchup_n_4 ;
output enable_latchup_n_3 ;
output enable_latchup_n_2 ;
output enable_latchup_n_1 ;
output enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input latchup_hybride_c_1 ;
input latchup_hybride_c_2 ;
input latchup_hybride_c_3 ;
input latchup_hybride_c_4 ;
input latchup_hybride_c_5 ;
input latchup_hybride_c_6 ;
input latchup_hybride_c_7 ;
input latchup_hybride_c_8 ;
input latchup_hybride_c_9 ;
input latchup_hybride_c_10 ;
input latchup_hybride_c_11 ;
input latchup_hybride_c_12 ;
input latchup_hybride_c_13 ;
input latchup_hybride_c_14 ;
input latchup_hybride_c_15 ;
input sc_tdo_hybride_c_13 ;
input sc_tdo_hybride_c_5 ;
input sc_tdo_hybride_c_14 ;
input sc_tdo_hybride_c_6 ;
input sc_tdo_hybride_c_10 ;
input sc_tdo_hybride_c_2 ;
input sc_tdo_hybride_c_12 ;
input sc_tdo_hybride_c_4 ;
input sc_tdo_hybride_c_8 ;
input sc_tdo_hybride_c_0 ;
input sc_tdo_hybride_c_11 ;
input sc_tdo_hybride_c_15 ;
input sc_tdo_hybride_c_1 ;
input sc_tdo_hybride_c_3 ;
input sc_tdo_hybride_c_7 ;
input sc_tdo_hybride_c_9 ;
output pilotage_n ;
input ladder_fpga_sc_tck_c ;
output pilotage_n_0 ;
output pilotage_n_1 ;
output pilotage_n_2 ;
output pilotage_n_3 ;
output pilotage_n_4 ;
output pilotage_n_5 ;
output pilotage_n_6 ;
output pilotage_n_7 ;
output pilotage_n_8 ;
output pilotage_n_9 ;
output pilotage_n_10 ;
output pilotage_n_11 ;
output pilotage_n_12 ;
output pilotage_n_13 ;
output pilotage_n_14 ;
input ladder_fpga_sc_tck_c_i_i ;
input sc_updateDR_0x09_ret ;
input sc_updateDR_0x09_0_0_g0 ;
input ff2en ;
input ff2_0 ;
input sc_updateDR_0x09_0_ret ;
input ff2en_0 ;
input ff2_0_0 ;
input sc_updateDR_0x09_1_ret ;
input ff2en_1 ;
input ff2_0_1 ;
input sc_updateDR_0x09_2_ret ;
input ff2en_2 ;
input ff2_0_2 ;
input sc_updateDR_0x09_3_ret ;
input ff2en_3 ;
input ff2_0_3 ;
input sc_updateDR_0x09_4_ret ;
input ff2en_4 ;
input ff2_0_4 ;
input sc_updateDR_0x09_5_ret ;
input ff2en_5 ;
input ff2_0_5 ;
input sc_updateDR_0x09_6_ret ;
input ff2en_6 ;
input ff2_0_6 ;
input sc_updateDR_0x09_7_ret ;
input ff2en_7 ;
input ff2_0_7 ;
input sc_updateDR_0x09_8_ret ;
input ff2en_8 ;
input ff2_0_8 ;
input sc_updateDR_0x09_9_ret ;
input ff2en_9 ;
input ff2_0_9 ;
input sc_updateDR_0x09_10_ret ;
input ff2en_10 ;
input ff2_0_10 ;
input sc_updateDR_0x09_11_ret ;
input ff2en_11 ;
input ff2_0_11 ;
input sc_updateDR_0x09_12_ret ;
input ff2en_12 ;
input ff2_0_12 ;
input sc_updateDR_0x09_13_ret ;
input ff2en_13 ;
input ff2_0_13 ;
input sc_updateDR_0x09_14_ret ;
input ff2en_14 ;
input ff2_0_14 ;
output sc_tms_hyb_0_a2 ;
input ladder_fpga_sc_tms_c ;
input data_out ;
output sc_tck_hyb_0_a2 ;
output sc_tdi_hyb_0_a2 ;
input z_x ;
input data_out_0 ;
input data_out_1 ;
input data_out_2 ;
output tdo_echelle_15 ;
input data_out_3 ;
output tokenin_hyb_i_x ;
input tokenin_echelle_in ;
output sc_tms_hyb_0_a2_0 ;
input data_out_4 ;
output sc_tck_hyb_0_a2_0 ;
output sc_tdi_hyb_0_a2_0 ;
output tokenin_hyb_i_x_0 ;
output sc_tdi_hyb ;
input data_out_5 ;
output sc_tck_hyb_x ;
output sc_tms_hyb_x ;
output tokenin_hyb_i_x_1 ;
output sc_tdi_hyb_0_a2_1 ;
input data_out_6 ;
output sc_tms_hyb_0_a2_x ;
output sc_tck_hyb_0_a2_x ;
output tokenin_hyb_i_x_2 ;
input data_out_7 ;
output sc_tms_hyb_0_a2_1 ;
input data_out_8 ;
output sc_tck_hyb_0_a2_1 ;
output sc_tdi_hyb_0_a2_2 ;
output tokenin_hyb_i_x_3 ;
input data_out_9 ;
output sc_tdi_hyb_0_a2_3 ;
output sc_tck_hyb_0_a2_x_0 ;
output sc_tms_hyb_0_a2_x_0 ;
output tokenin_hyb_i_x_4 ;
output sc_tck_hyb_0_a2_2 ;
output sc_tms_hyb_0_a2_2 ;
input data_out_10 ;
output sc_tdi_hyb_0_a2_4 ;
output tokenin_hyb_i_x_5 ;
output sc_tdi_hyb_0_a2_5 ;
input data_out_11 ;
output sc_tck_hyb_0_a2_x_1 ;
output sc_tms_hyb_0_a2_x_1 ;
output tokenin_hyb_i_x_6 ;
input data_out_12 ;
output sc_tdi_hyb_0 ;
output sc_tms_hyb_x_0 ;
output sc_tck_hyb_x_0 ;
output tokenin_hyb_i_x_7 ;
output sc_tdi_hyb_0_a2_6 ;
input data_out_13 ;
output sc_tms_hyb_0_a2_x_2 ;
output sc_tck_hyb_0_a2_x_2 ;
output tokenin_hyb_i_x_8 ;
output sc_tms_hyb_0_a2_3 ;
output sc_tck_hyb_0_a2_3 ;
input data_out_14 ;
output sc_tdi_hyb_0_a2_7 ;
output tokenin_hyb_i_x_9 ;
output sc_tck_hyb_0_a2_4 ;
input data_out_15 ;
output sc_tms_hyb_0_a2_4 ;
output sc_tdi_hyb_0_a2_8 ;
output tokenin_hyb_i_x_10 ;
input data_out_16 ;
output sc_tdi_hyb_0_a2_9 ;
output sc_tms_hyb_0_a2_x_3 ;
output sc_tck_hyb_0_a2_x_3 ;
output tokenin_hyb_i_x_11 ;
output sc_tms_hyb ;
input data_out_17 ;
output sc_tck_hyb ;
output sc_tdi_hyb_1 ;
output tokenin_hyb_i_x_12 ;
output sc_tms_hyb_0_a2_5 ;
input data_out_18 ;
output sc_tck_hyb_0_a2_5 ;
output sc_tdi_hyb_0_a2_10 ;
output tokenin_hyb_i_x_13 ;
output sc_tck_hyb_0 ;
input data_out_19 ;
output sc_tms_hyb_0 ;
output sc_tdi_hyb_2 ;
output tokenin_hyb_i_x_14 ;
wire enable_latchup_n_15 ;
wire enable_latchup_n_14 ;
wire enable_latchup_n_13 ;
wire enable_latchup_n_12 ;
wire enable_latchup_n_11 ;
wire enable_latchup_n_10 ;
wire enable_latchup_n_9 ;
wire enable_latchup_n_8 ;
wire enable_latchup_n_7 ;
wire enable_latchup_n_6 ;
wire enable_latchup_n_5 ;
wire enable_latchup_n_4 ;
wire enable_latchup_n_3 ;
wire enable_latchup_n_2 ;
wire enable_latchup_n_1 ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire latchup_hybride_c_1 ;
wire latchup_hybride_c_2 ;
wire latchup_hybride_c_3 ;
wire latchup_hybride_c_4 ;
wire latchup_hybride_c_5 ;
wire latchup_hybride_c_6 ;
wire latchup_hybride_c_7 ;
wire latchup_hybride_c_8 ;
wire latchup_hybride_c_9 ;
wire latchup_hybride_c_10 ;
wire latchup_hybride_c_11 ;
wire latchup_hybride_c_12 ;
wire latchup_hybride_c_13 ;
wire latchup_hybride_c_14 ;
wire latchup_hybride_c_15 ;
wire sc_tdo_hybride_c_13 ;
wire sc_tdo_hybride_c_5 ;
wire sc_tdo_hybride_c_14 ;
wire sc_tdo_hybride_c_6 ;
wire sc_tdo_hybride_c_10 ;
wire sc_tdo_hybride_c_2 ;
wire sc_tdo_hybride_c_12 ;
wire sc_tdo_hybride_c_4 ;
wire sc_tdo_hybride_c_8 ;
wire sc_tdo_hybride_c_0 ;
wire sc_tdo_hybride_c_11 ;
wire sc_tdo_hybride_c_15 ;
wire sc_tdo_hybride_c_1 ;
wire sc_tdo_hybride_c_3 ;
wire sc_tdo_hybride_c_7 ;
wire sc_tdo_hybride_c_9 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c ;
wire pilotage_n_0 ;
wire pilotage_n_1 ;
wire pilotage_n_2 ;
wire pilotage_n_3 ;
wire pilotage_n_4 ;
wire pilotage_n_5 ;
wire pilotage_n_6 ;
wire pilotage_n_7 ;
wire pilotage_n_8 ;
wire pilotage_n_9 ;
wire pilotage_n_10 ;
wire pilotage_n_11 ;
wire pilotage_n_12 ;
wire pilotage_n_13 ;
wire pilotage_n_14 ;
wire ladder_fpga_sc_tck_c_i_i ;
wire sc_updateDR_0x09_ret ;
wire sc_updateDR_0x09_0_0_g0 ;
wire ff2en ;
wire ff2_0 ;
wire sc_updateDR_0x09_0_ret ;
wire ff2en_0 ;
wire ff2_0_0 ;
wire sc_updateDR_0x09_1_ret ;
wire ff2en_1 ;
wire ff2_0_1 ;
wire sc_updateDR_0x09_2_ret ;
wire ff2en_2 ;
wire ff2_0_2 ;
wire sc_updateDR_0x09_3_ret ;
wire ff2en_3 ;
wire ff2_0_3 ;
wire sc_updateDR_0x09_4_ret ;
wire ff2en_4 ;
wire ff2_0_4 ;
wire sc_updateDR_0x09_5_ret ;
wire ff2en_5 ;
wire ff2_0_5 ;
wire sc_updateDR_0x09_6_ret ;
wire ff2en_6 ;
wire ff2_0_6 ;
wire sc_updateDR_0x09_7_ret ;
wire ff2en_7 ;
wire ff2_0_7 ;
wire sc_updateDR_0x09_8_ret ;
wire ff2en_8 ;
wire ff2_0_8 ;
wire sc_updateDR_0x09_9_ret ;
wire ff2en_9 ;
wire ff2_0_9 ;
wire sc_updateDR_0x09_10_ret ;
wire ff2en_10 ;
wire ff2_0_10 ;
wire sc_updateDR_0x09_11_ret ;
wire ff2en_11 ;
wire ff2_0_11 ;
wire sc_updateDR_0x09_12_ret ;
wire ff2en_12 ;
wire ff2_0_12 ;
wire sc_updateDR_0x09_13_ret ;
wire ff2en_13 ;
wire ff2_0_13 ;
wire sc_updateDR_0x09_14_ret ;
wire ff2en_14 ;
wire ff2_0_14 ;
wire sc_tms_hyb_0_a2 ;
wire ladder_fpga_sc_tms_c ;
wire data_out ;
wire sc_tck_hyb_0_a2 ;
wire sc_tdi_hyb_0_a2 ;
wire z_x ;
wire data_out_0 ;
wire data_out_1 ;
wire data_out_2 ;
wire tdo_echelle_15 ;
wire data_out_3 ;
wire tokenin_hyb_i_x ;
wire tokenin_echelle_in ;
wire sc_tms_hyb_0_a2_0 ;
wire data_out_4 ;
wire sc_tck_hyb_0_a2_0 ;
wire sc_tdi_hyb_0_a2_0 ;
wire tokenin_hyb_i_x_0 ;
wire sc_tdi_hyb ;
wire data_out_5 ;
wire sc_tck_hyb_x ;
wire sc_tms_hyb_x ;
wire tokenin_hyb_i_x_1 ;
wire sc_tdi_hyb_0_a2_1 ;
wire data_out_6 ;
wire sc_tms_hyb_0_a2_x ;
wire sc_tck_hyb_0_a2_x ;
wire tokenin_hyb_i_x_2 ;
wire data_out_7 ;
wire sc_tms_hyb_0_a2_1 ;
wire data_out_8 ;
wire sc_tck_hyb_0_a2_1 ;
wire sc_tdi_hyb_0_a2_2 ;
wire tokenin_hyb_i_x_3 ;
wire data_out_9 ;
wire sc_tdi_hyb_0_a2_3 ;
wire sc_tck_hyb_0_a2_x_0 ;
wire sc_tms_hyb_0_a2_x_0 ;
wire tokenin_hyb_i_x_4 ;
wire sc_tck_hyb_0_a2_2 ;
wire sc_tms_hyb_0_a2_2 ;
wire data_out_10 ;
wire sc_tdi_hyb_0_a2_4 ;
wire tokenin_hyb_i_x_5 ;
wire sc_tdi_hyb_0_a2_5 ;
wire data_out_11 ;
wire sc_tck_hyb_0_a2_x_1 ;
wire sc_tms_hyb_0_a2_x_1 ;
wire tokenin_hyb_i_x_6 ;
wire data_out_12 ;
wire sc_tdi_hyb_0 ;
wire sc_tms_hyb_x_0 ;
wire sc_tck_hyb_x_0 ;
wire tokenin_hyb_i_x_7 ;
wire sc_tdi_hyb_0_a2_6 ;
wire data_out_13 ;
wire sc_tms_hyb_0_a2_x_2 ;
wire sc_tck_hyb_0_a2_x_2 ;
wire tokenin_hyb_i_x_8 ;
wire sc_tms_hyb_0_a2_3 ;
wire sc_tck_hyb_0_a2_3 ;
wire data_out_14 ;
wire sc_tdi_hyb_0_a2_7 ;
wire tokenin_hyb_i_x_9 ;
wire sc_tck_hyb_0_a2_4 ;
wire data_out_15 ;
wire sc_tms_hyb_0_a2_4 ;
wire sc_tdi_hyb_0_a2_8 ;
wire tokenin_hyb_i_x_10 ;
wire data_out_16 ;
wire sc_tdi_hyb_0_a2_9 ;
wire sc_tms_hyb_0_a2_x_3 ;
wire sc_tck_hyb_0_a2_x_3 ;
wire tokenin_hyb_i_x_11 ;
wire sc_tms_hyb ;
wire data_out_17 ;
wire sc_tck_hyb ;
wire sc_tdi_hyb_1 ;
wire tokenin_hyb_i_x_12 ;
wire sc_tms_hyb_0_a2_5 ;
wire data_out_18 ;
wire sc_tck_hyb_0_a2_5 ;
wire sc_tdi_hyb_0_a2_10 ;
wire tokenin_hyb_i_x_13 ;
wire sc_tck_hyb_0 ;
wire data_out_19 ;
wire sc_tms_hyb_0 ;
wire sc_tdi_hyb_2 ;
wire tokenin_hyb_i_x_14 ;
wire un2_jtag_on_0_a2_2 ;
wire un2_jtag_on_0_a2_0 ;
wire un1_tdi_suivant ;
wire un1_tdi_suivant_0 ;
wire tdi_suivant_x ;
wire tdi_suivant ;
wire un1_tdi_suivant_1 ;
wire un1_tdi_suivant_2 ;
wire un1_tdi_suivant_3 ;
wire un1_tdi_suivant_4 ;
wire un1_tdi_suivant_5 ;
wire un1_tdi_suivant_6 ;
wire un1_tdi_suivant_7 ;
wire tdi_suivant_0 ;
wire tdi_suivant_1 ;
wire tdi_suivant_2 ;
wire tdi_suivant_x_0 ;
wire un2_jtag_on_0_a2_0_0 ;
wire un2_jtag_on_4_0_a2_0 ;
wire un2_jtag_on_4_0_a2_0_0 ;
wire un2_jtag_on_0_a2_0_1 ;
wire un2_jtag_on_0_a2_0_2 ;
wire un2_jtag_on_4_0_a2 ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @39:212
  filtre_latchup control_latchup (
	.enable_latchup_n_15(enable_latchup_n_15),
	.enable_latchup_n_14(enable_latchup_n_14),
	.enable_latchup_n_13(enable_latchup_n_13),
	.enable_latchup_n_12(enable_latchup_n_12),
	.enable_latchup_n_11(enable_latchup_n_11),
	.enable_latchup_n_10(enable_latchup_n_10),
	.enable_latchup_n_9(enable_latchup_n_9),
	.enable_latchup_n_8(enable_latchup_n_8),
	.enable_latchup_n_7(enable_latchup_n_7),
	.enable_latchup_n_6(enable_latchup_n_6),
	.enable_latchup_n_5(enable_latchup_n_5),
	.enable_latchup_n_4(enable_latchup_n_4),
	.enable_latchup_n_3(enable_latchup_n_3),
	.enable_latchup_n_2(enable_latchup_n_2),
	.enable_latchup_n_1(enable_latchup_n_1),
	.enable_latchup_n_0(enable_latchup_n_0),
	.pilotage_n(pilotage_n),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.pilotage_n_0(pilotage_n_0),
	.pilotage_n_1(pilotage_n_1),
	.pilotage_n_2(pilotage_n_2),
	.pilotage_n_3(pilotage_n_3),
	.pilotage_n_4(pilotage_n_4),
	.pilotage_n_5(pilotage_n_5),
	.pilotage_n_6(pilotage_n_6),
	.pilotage_n_7(pilotage_n_7),
	.pilotage_n_8(pilotage_n_8),
	.pilotage_n_9(pilotage_n_9),
	.pilotage_n_10(pilotage_n_10),
	.pilotage_n_11(pilotage_n_11),
	.pilotage_n_12(pilotage_n_12),
	.pilotage_n_13(pilotage_n_13),
	.pilotage_n_14(pilotage_n_14)
);
// @39:220
  memoire_latchup_general control_alim (
	.latchup_hybride_c_0(latchup_hybride_c_0),
	.latchup_hybride_c_1(latchup_hybride_c_1),
	.latchup_hybride_c_2(latchup_hybride_c_2),
	.latchup_hybride_c_3(latchup_hybride_c_3),
	.latchup_hybride_c_4(latchup_hybride_c_4),
	.latchup_hybride_c_5(latchup_hybride_c_5),
	.latchup_hybride_c_6(latchup_hybride_c_6),
	.latchup_hybride_c_7(latchup_hybride_c_7),
	.latchup_hybride_c_8(latchup_hybride_c_8),
	.latchup_hybride_c_9(latchup_hybride_c_9),
	.latchup_hybride_c_10(latchup_hybride_c_10),
	.latchup_hybride_c_11(latchup_hybride_c_11),
	.latchup_hybride_c_12(latchup_hybride_c_12),
	.latchup_hybride_c_13(latchup_hybride_c_13),
	.latchup_hybride_c_14(latchup_hybride_c_14),
	.latchup_hybride_c_15(latchup_hybride_c_15),
	.enable_latchup_n_0(enable_latchup_n_0),
	.enable_latchup_n_1(enable_latchup_n_1),
	.enable_latchup_n_2(enable_latchup_n_2),
	.enable_latchup_n_3(enable_latchup_n_3),
	.enable_latchup_n_4(enable_latchup_n_4),
	.enable_latchup_n_5(enable_latchup_n_5),
	.enable_latchup_n_6(enable_latchup_n_6),
	.enable_latchup_n_7(enable_latchup_n_7),
	.enable_latchup_n_8(enable_latchup_n_8),
	.enable_latchup_n_9(enable_latchup_n_9),
	.enable_latchup_n_10(enable_latchup_n_10),
	.enable_latchup_n_11(enable_latchup_n_11),
	.enable_latchup_n_12(enable_latchup_n_12),
	.enable_latchup_n_13(enable_latchup_n_13),
	.enable_latchup_n_14(enable_latchup_n_14),
	.enable_latchup_n_15(enable_latchup_n_15),
	.pilotage_n(pilotage_n_14),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_ret(sc_updateDR_0x09_ret),
	.sc_updateDR_0x09_0_0_g0(sc_updateDR_0x09_0_0_g0),
	.ff2en(ff2en),
	.ff2_0(ff2_0),
	.pilotage_n_0(pilotage_n_13),
	.sc_updateDR_0x09_0_ret(sc_updateDR_0x09_0_ret),
	.ff2en_0(ff2en_0),
	.ff2_0_0(ff2_0_0),
	.pilotage_n_1(pilotage_n_12),
	.sc_updateDR_0x09_1_ret(sc_updateDR_0x09_1_ret),
	.ff2en_1(ff2en_1),
	.ff2_0_1(ff2_0_1),
	.pilotage_n_2(pilotage_n_11),
	.sc_updateDR_0x09_2_ret(sc_updateDR_0x09_2_ret),
	.ff2en_2(ff2en_2),
	.ff2_0_2(ff2_0_2),
	.pilotage_n_3(pilotage_n_10),
	.sc_updateDR_0x09_3_ret(sc_updateDR_0x09_3_ret),
	.ff2en_3(ff2en_3),
	.ff2_0_3(ff2_0_3),
	.pilotage_n_4(pilotage_n_9),
	.sc_updateDR_0x09_4_ret(sc_updateDR_0x09_4_ret),
	.ff2en_4(ff2en_4),
	.ff2_0_4(ff2_0_4),
	.pilotage_n_5(pilotage_n_8),
	.sc_updateDR_0x09_5_ret(sc_updateDR_0x09_5_ret),
	.ff2en_5(ff2en_5),
	.ff2_0_5(ff2_0_5),
	.pilotage_n_6(pilotage_n_7),
	.sc_updateDR_0x09_6_ret(sc_updateDR_0x09_6_ret),
	.ff2en_6(ff2en_6),
	.ff2_0_6(ff2_0_6),
	.pilotage_n_7(pilotage_n_6),
	.sc_updateDR_0x09_7_ret(sc_updateDR_0x09_7_ret),
	.ff2en_7(ff2en_7),
	.ff2_0_7(ff2_0_7),
	.pilotage_n_8(pilotage_n_5),
	.sc_updateDR_0x09_8_ret(sc_updateDR_0x09_8_ret),
	.ff2en_8(ff2en_8),
	.ff2_0_8(ff2_0_8),
	.pilotage_n_9(pilotage_n_4),
	.sc_updateDR_0x09_9_ret(sc_updateDR_0x09_9_ret),
	.ff2en_9(ff2en_9),
	.ff2_0_9(ff2_0_9),
	.pilotage_n_10(pilotage_n_3),
	.sc_updateDR_0x09_10_ret(sc_updateDR_0x09_10_ret),
	.ff2en_10(ff2en_10),
	.ff2_0_10(ff2_0_10),
	.pilotage_n_11(pilotage_n_2),
	.sc_updateDR_0x09_11_ret(sc_updateDR_0x09_11_ret),
	.ff2en_11(ff2en_11),
	.ff2_0_11(ff2_0_11),
	.pilotage_n_12(pilotage_n_1),
	.sc_updateDR_0x09_12_ret(sc_updateDR_0x09_12_ret),
	.ff2en_12(ff2en_12),
	.ff2_0_12(ff2_0_12),
	.pilotage_n_13(pilotage_n_0),
	.sc_updateDR_0x09_13_ret(sc_updateDR_0x09_13_ret),
	.ff2en_13(ff2en_13),
	.ff2_0_13(ff2_0_13),
	.pilotage_n_14(pilotage_n),
	.sc_updateDR_0x09_14_ret(sc_updateDR_0x09_14_ret),
	.ff2en_14(ff2en_14),
	.ff2_0_14(ff2_0_14)
);
// @39:312
  signaux_hybrides gen_chainage_8_comp_chainage_i (
	.sc_tdo_hybride_c_13(sc_tdo_hybride_c_13),
	.sc_tdo_hybride_c_5(sc_tdo_hybride_c_5),
	.sc_tdo_hybride_c_14(sc_tdo_hybride_c_14),
	.sc_tdo_hybride_c_6(sc_tdo_hybride_c_6),
	.sc_tdo_hybride_c_10(sc_tdo_hybride_c_10),
	.sc_tdo_hybride_c_2(sc_tdo_hybride_c_2),
	.sc_tdo_hybride_c_12(sc_tdo_hybride_c_12),
	.sc_tdo_hybride_c_4(sc_tdo_hybride_c_4),
	.sc_tdo_hybride_c_8(sc_tdo_hybride_c_8),
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_0),
	.sc_tms_hyb_0_a2(sc_tms_hyb_0_a2),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.pilotage_n(pilotage_n_6),
	.un2_jtag_on_0_a2_2(un2_jtag_on_0_a2_2),
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0),
	.data_out(data_out),
	.sc_tck_hyb_0_a2(sc_tck_hyb_0_a2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2),
	.z_x(z_x),
	.data_out_0(data_out_0),
	.un1_tdi_suivant_0(un1_tdi_suivant),
	.un1_tdi_suivant_1(un1_tdi_suivant_0),
	.tdi_suivant_x(tdi_suivant_x),
	.tdi_suivant(tdi_suivant),
	.un1_tdi_suivant_2(un1_tdi_suivant_1),
	.un1_tdi_suivant_3(un1_tdi_suivant_2),
	.un1_tdi_suivant_4(un1_tdi_suivant_3),
	.un1_tdi_suivant_5(un1_tdi_suivant_4),
	.un1_tdi_suivant_6(un1_tdi_suivant_5),
	.un1_tdi_suivant_7(un1_tdi_suivant_6),
	.un1_tdi_suivant_8(un1_tdi_suivant_7),
	.data_out_1(data_out_1),
	.tdi_suivant_0(tdi_suivant_0),
	.tdi_suivant_1(tdi_suivant_1),
	.tdi_suivant_2(tdi_suivant_2),
	.tdi_suivant_x_0(tdi_suivant_x_0),
	.data_out_2(data_out_2),
	.tdo_echelle_15(tdo_echelle_15),
	.data_out_3(data_out_3),
	.tokenin_hyb_i_x(tokenin_hyb_i_x),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_1 gen_chainage_10_comp_chainage_i (
	.un2_jtag_on_0_a2_2(un2_jtag_on_0_a2_2),
	.data_out(data_out_1),
	.data_out_0(data_out_3),
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0_0),
	.un2_jtag_on_4_0_a2_0(un2_jtag_on_4_0_a2_0),
	.sc_tms_hyb_0_a2(sc_tms_hyb_0_a2_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.data_out_1(data_out_0),
	.pilotage_n(pilotage_n_4),
	.un1_tdi_suivant(un1_tdi_suivant_3),
	.data_out_2(data_out_4),
	.sc_tck_hyb_0_a2(sc_tck_hyb_0_a2_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_0),
	.z_x(z_x),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_0),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_2 gen_chainage_11_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_11),
	.pilotage_n(pilotage_n_3),
	.data_out(data_out_0),
	.un2_jtag_on_4_0_a2_0(un2_jtag_on_4_0_a2_0_0),
	.un2_jtag_on_4_0_a2_0_0(un2_jtag_on_4_0_a2_0),
	.sc_tdi_hyb(sc_tdi_hyb),
	.z_x(z_x),
	.tdi_suivant(tdi_suivant_2),
	.data_out_0(data_out_5),
	.sc_tck_hyb_x(sc_tck_hyb_x),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tms_hyb_x(sc_tms_hyb_x),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_1),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_3 gen_chainage_15_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_15),
	.data_out(data_out_0),
	.pilotage_n(pilotage_n),
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0_1),
	.un2_jtag_on_4_0_a2_0(un2_jtag_on_4_0_a2_0),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_1),
	.z_x(z_x),
	.tdi_suivant(tdi_suivant_1),
	.data_out_0(data_out_6),
	.sc_tms_hyb_0_a2_x(sc_tms_hyb_0_a2_x),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tck_hyb_0_a2_x(sc_tck_hyb_0_a2_x),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_2),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_4 gen_chainage_0_comp_chainage_i (
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0_2),
	.data_out(data_out_7),
	.data_out_0(data_out_2),
	.data_out_1(data_out_0),
	.sc_tms_hyb_0_a2(sc_tms_hyb_0_a2_1),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.pilotage_n(pilotage_n_14),
	.un2_jtag_on_0_a2_2(un2_jtag_on_0_a2_2),
	.un1_tdi_suivant(un1_tdi_suivant_7),
	.data_out_2(data_out_8),
	.sc_tck_hyb_0_a2(sc_tck_hyb_0_a2_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_2),
	.z_x(z_x),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_3),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_5 gen_chainage_4_comp_chainage_i (
	.data_out(data_out_1),
	.data_out_0(data_out_3),
	.pilotage_n(pilotage_n_10),
	.un1_tdi_suivant(un1_tdi_suivant_6),
	.data_out_1(data_out_9),
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0_2),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_3),
	.z_x(z_x),
	.sc_tck_hyb_0_a2_x(sc_tck_hyb_0_a2_x_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tms_hyb_0_a2_x(sc_tms_hyb_0_a2_x_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_4),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_6 gen_chainage_13_comp_chainage_i (
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0_1),
	.data_out(data_out_1),
	.data_out_0(data_out_3),
	.sc_tck_hyb_0_a2(sc_tck_hyb_0_a2_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.pilotage_n(pilotage_n_1),
	.un2_jtag_on_0_a2_0_0(un2_jtag_on_0_a2_0),
	.sc_tms_hyb_0_a2(sc_tms_hyb_0_a2_2),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.un1_tdi_suivant(un1_tdi_suivant),
	.data_out_1(data_out_10),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_4),
	.z_x(z_x),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_5),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_7 gen_chainage_1_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_1),
	.data_out(data_out_3),
	.data_out_0(data_out_1),
	.pilotage_n(pilotage_n_13),
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0_2),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_5),
	.z_x(z_x),
	.tdi_suivant(tdi_suivant),
	.data_out_1(data_out_11),
	.sc_tck_hyb_0_a2_x(sc_tck_hyb_0_a2_x_1),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tms_hyb_0_a2_x(sc_tms_hyb_0_a2_x_1),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_6),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_8 gen_chainage_3_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_3),
	.un2_jtag_on_4_0_a2_0(un2_jtag_on_4_0_a2_0_0),
	.data_out(data_out_1),
	.data_out_0(data_out_3),
	.data_out_1(data_out_2),
	.data_out_2(data_out_7),
	.data_out_3(data_out_0),
	.pilotage_n(pilotage_n_11),
	.data_out_4(data_out_12),
	.sc_tdi_hyb(sc_tdi_hyb_0),
	.z_x(z_x),
	.tdi_suivant_x(tdi_suivant_x_0),
	.sc_tms_hyb_x(sc_tms_hyb_x_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_7),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_9 gen_chainage_7_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_7),
	.data_out(data_out_3),
	.data_out_0(data_out_1),
	.pilotage_n(pilotage_n_7),
	.un2_jtag_on_4_0_a2_0(un2_jtag_on_4_0_a2_0),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_6),
	.data_out_1(data_out_0),
	.z_x(z_x),
	.tdi_suivant(tdi_suivant_0),
	.data_out_2(data_out_13),
	.sc_tms_hyb_0_a2_x(sc_tms_hyb_0_a2_x_2),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tck_hyb_0_a2_x(sc_tck_hyb_0_a2_x_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_8),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_10 gen_chainage_5_comp_chainage_i (
	.sc_tms_hyb_0_a2(sc_tms_hyb_0_a2_3),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.pilotage_n(pilotage_n_9),
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0_1),
	.un2_jtag_on_0_a2_0_0(un2_jtag_on_0_a2_0_2),
	.sc_tck_hyb_0_a2(sc_tck_hyb_0_a2_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.un1_tdi_suivant(un1_tdi_suivant_0),
	.data_out(data_out_14),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_7),
	.z_x(z_x),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_9),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_11 gen_chainage_9_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_9),
	.sc_tck_hyb_0_a2(sc_tck_hyb_0_a2_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.pilotage_n(pilotage_n_5),
	.un2_jtag_on_4_0_a2_0(un2_jtag_on_4_0_a2_0_0),
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0),
	.data_out(data_out_15),
	.sc_tms_hyb_0_a2(sc_tms_hyb_0_a2_4),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_8),
	.z_x(z_x),
	.tdi_suivant_x(tdi_suivant_x),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_10),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_12 gen_chainage_12_comp_chainage_i (
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0),
	.data_out(data_out_7),
	.data_out_0(data_out_2),
	.data_out_1(data_out_0),
	.data_out_2(data_out_1),
	.data_out_3(data_out_3),
	.pilotage_n(pilotage_n_2),
	.un1_tdi_suivant(un1_tdi_suivant_5),
	.data_out_4(data_out_16),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_9),
	.z_x(z_x),
	.sc_tms_hyb_0_a2_x(sc_tms_hyb_0_a2_x_3),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tck_hyb_0_a2_x(sc_tck_hyb_0_a2_x_3),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_11),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_13 gen_chainage_14_comp_chainage_i (
	.sc_tms_hyb(sc_tms_hyb),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.pilotage_n(pilotage_n_0),
	.data_out(data_out_0),
	.un2_jtag_on_4_0_a2(un2_jtag_on_4_0_a2),
	.un1_tdi_suivant(un1_tdi_suivant_1),
	.data_out_0(data_out_17),
	.sc_tck_hyb(sc_tck_hyb),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tdi_hyb(sc_tdi_hyb_1),
	.z_x(z_x),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_12),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_14 gen_chainage_2_comp_chainage_i (
	.sc_tms_hyb_0_a2(sc_tms_hyb_0_a2_5),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.data_out(data_out_0),
	.pilotage_n(pilotage_n_12),
	.un2_jtag_on_0_a2_0(un2_jtag_on_0_a2_0_0),
	.un1_tdi_suivant(un1_tdi_suivant_4),
	.data_out_0(data_out_18),
	.sc_tck_hyb_0_a2(sc_tck_hyb_0_a2_5),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tdi_hyb_0_a2(sc_tdi_hyb_0_a2_10),
	.z_x(z_x),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_13),
	.tokenin_echelle_in(tokenin_echelle_in)
);
// @39:312
  signaux_hybrides_15 gen_chainage_6_comp_chainage_i (
	.un2_jtag_on_4_0_a2_0(un2_jtag_on_4_0_a2_0),
	.data_out(data_out_7),
	.data_out_0(data_out_2),
	.un2_jtag_on_4_0_a2(un2_jtag_on_4_0_a2),
	.data_out_1(data_out_1),
	.data_out_2(data_out_3),
	.sc_tck_hyb(sc_tck_hyb_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.data_out_3(data_out_0),
	.pilotage_n(pilotage_n_8),
	.un1_tdi_suivant(un1_tdi_suivant_2),
	.data_out_4(data_out_19),
	.sc_tms_hyb(sc_tms_hyb_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tdi_hyb(sc_tdi_hyb_2),
	.z_x(z_x),
	.tokenin_hyb_i_x(tokenin_hyb_i_x_14),
	.tokenin_echelle_in(tokenin_echelle_in)
);
endmodule /* gestion_hybrides_v4 */

// VQM4.1+ 
module mega_func_fifo21x32_cycloneIII (
  ladder_fpga_packer_dataout_0,
  ladder_fpga_packer_dataout_1,
  ladder_fpga_packer_dataout_2,
  ladder_fpga_packer_dataout_3,
  ladder_fpga_packer_dataout_4,
  ladder_fpga_packer_dataout_5,
  ladder_fpga_packer_dataout_6,
  ladder_fpga_packer_dataout_7,
  ladder_fpga_packer_dataout_8,
  ladder_fpga_packer_dataout_9,
  ladder_fpga_packer_dataout_10,
  ladder_fpga_packer_dataout_11,
  ladder_fpga_packer_dataout_12,
  ladder_fpga_packer_dataout_13,
  ladder_fpga_packer_dataout_14,
  ladder_fpga_packer_dataout_15,
  ladder_fpga_packer_dataout_16,
  ladder_fpga_packer_dataout_17,
  ladder_fpga_packer_dataout_18,
  ladder_fpga_packer_dataout_19,
  ladder_fpga_packer_dataout_20,
  ladder_fpga_fifo21_input_0,
  ladder_fpga_fifo21_input_1,
  ladder_fpga_fifo21_input_2,
  ladder_fpga_fifo21_input_3,
  ladder_fpga_fifo21_input_4,
  ladder_fpga_fifo21_input_5,
  ladder_fpga_fifo21_input_6,
  ladder_fpga_fifo21_input_7,
  ladder_fpga_fifo21_input_8,
  ladder_fpga_fifo21_input_9,
  ladder_fpga_fifo21_input_10,
  ladder_fpga_fifo21_input_11,
  ladder_fpga_fifo21_input_12,
  ladder_fpga_fifo21_input_13,
  ladder_fpga_fifo21_input_14,
  ladder_fpga_fifo21_input_15,
  ladder_fpga_fifo21_input_16,
  ladder_fpga_fifo21_input_17,
  ladder_fpga_fifo21_input_18,
  ladder_fpga_fifo21_input_19,
  ladder_fpga_fifo21_input_20,
  dcfifo_component_RNI8V0A,
  ladder_fpga_clock80MHz,
  reset_n_in_RNI6VGA,
  ladder_fpga_clock40MHz,
  ladder_fpga_fifo21_wr
)
;
output ladder_fpga_packer_dataout_0 ;
output ladder_fpga_packer_dataout_1 ;
output ladder_fpga_packer_dataout_2 ;
output ladder_fpga_packer_dataout_3 ;
output ladder_fpga_packer_dataout_4 ;
output ladder_fpga_packer_dataout_5 ;
output ladder_fpga_packer_dataout_6 ;
output ladder_fpga_packer_dataout_7 ;
output ladder_fpga_packer_dataout_8 ;
output ladder_fpga_packer_dataout_9 ;
output ladder_fpga_packer_dataout_10 ;
output ladder_fpga_packer_dataout_11 ;
output ladder_fpga_packer_dataout_12 ;
output ladder_fpga_packer_dataout_13 ;
output ladder_fpga_packer_dataout_14 ;
output ladder_fpga_packer_dataout_15 ;
output ladder_fpga_packer_dataout_16 ;
output ladder_fpga_packer_dataout_17 ;
output ladder_fpga_packer_dataout_18 ;
output ladder_fpga_packer_dataout_19 ;
output ladder_fpga_packer_dataout_20 ;
input ladder_fpga_fifo21_input_0 ;
input ladder_fpga_fifo21_input_1 ;
input ladder_fpga_fifo21_input_2 ;
input ladder_fpga_fifo21_input_3 ;
input ladder_fpga_fifo21_input_4 ;
input ladder_fpga_fifo21_input_5 ;
input ladder_fpga_fifo21_input_6 ;
input ladder_fpga_fifo21_input_7 ;
input ladder_fpga_fifo21_input_8 ;
input ladder_fpga_fifo21_input_9 ;
input ladder_fpga_fifo21_input_10 ;
input ladder_fpga_fifo21_input_11 ;
input ladder_fpga_fifo21_input_12 ;
input ladder_fpga_fifo21_input_13 ;
input ladder_fpga_fifo21_input_14 ;
input ladder_fpga_fifo21_input_15 ;
input ladder_fpga_fifo21_input_16 ;
input ladder_fpga_fifo21_input_17 ;
input ladder_fpga_fifo21_input_18 ;
input ladder_fpga_fifo21_input_19 ;
input ladder_fpga_fifo21_input_20 ;
output dcfifo_component_RNI8V0A ;
input ladder_fpga_clock80MHz ;
input reset_n_in_RNI6VGA ;
input ladder_fpga_clock40MHz ;
input ladder_fpga_fifo21_wr ;
wire ladder_fpga_packer_dataout_0 ;
wire ladder_fpga_packer_dataout_1 ;
wire ladder_fpga_packer_dataout_2 ;
wire ladder_fpga_packer_dataout_3 ;
wire ladder_fpga_packer_dataout_4 ;
wire ladder_fpga_packer_dataout_5 ;
wire ladder_fpga_packer_dataout_6 ;
wire ladder_fpga_packer_dataout_7 ;
wire ladder_fpga_packer_dataout_8 ;
wire ladder_fpga_packer_dataout_9 ;
wire ladder_fpga_packer_dataout_10 ;
wire ladder_fpga_packer_dataout_11 ;
wire ladder_fpga_packer_dataout_12 ;
wire ladder_fpga_packer_dataout_13 ;
wire ladder_fpga_packer_dataout_14 ;
wire ladder_fpga_packer_dataout_15 ;
wire ladder_fpga_packer_dataout_16 ;
wire ladder_fpga_packer_dataout_17 ;
wire ladder_fpga_packer_dataout_18 ;
wire ladder_fpga_packer_dataout_19 ;
wire ladder_fpga_packer_dataout_20 ;
wire ladder_fpga_fifo21_input_0 ;
wire ladder_fpga_fifo21_input_1 ;
wire ladder_fpga_fifo21_input_2 ;
wire ladder_fpga_fifo21_input_3 ;
wire ladder_fpga_fifo21_input_4 ;
wire ladder_fpga_fifo21_input_5 ;
wire ladder_fpga_fifo21_input_6 ;
wire ladder_fpga_fifo21_input_7 ;
wire ladder_fpga_fifo21_input_8 ;
wire ladder_fpga_fifo21_input_9 ;
wire ladder_fpga_fifo21_input_10 ;
wire ladder_fpga_fifo21_input_11 ;
wire ladder_fpga_fifo21_input_12 ;
wire ladder_fpga_fifo21_input_13 ;
wire ladder_fpga_fifo21_input_14 ;
wire ladder_fpga_fifo21_input_15 ;
wire ladder_fpga_fifo21_input_16 ;
wire ladder_fpga_fifo21_input_17 ;
wire ladder_fpga_fifo21_input_18 ;
wire ladder_fpga_fifo21_input_19 ;
wire ladder_fpga_fifo21_input_20 ;
wire dcfifo_component_RNI8V0A ;
wire ladder_fpga_clock80MHz ;
wire reset_n_in_RNI6VGA ;
wire ladder_fpga_clock40MHz ;
wire ladder_fpga_fifo21_wr ;
wire ladder_fpga_fifo21_empty ;
wire ladder_fpga_fifo21_full ;
wire GND ;
wire VCC ;
//@40:749
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
  assign  dcfifo_component_RNI8V0A = ~ ladder_fpga_fifo21_empty;
// @29:99
  dcfifo dcfifo_component (
	.wrclk(ladder_fpga_clock80MHz),
	.rdempty(ladder_fpga_fifo21_empty),
	.rdreq(dcfifo_component_RNI8V0A),
	.aclr(reset_n_in_RNI6VGA),
	.rdclk(ladder_fpga_clock40MHz),
	.q({ladder_fpga_packer_dataout_20, ladder_fpga_packer_dataout_19, ladder_fpga_packer_dataout_18, ladder_fpga_packer_dataout_17, ladder_fpga_packer_dataout_16, ladder_fpga_packer_dataout_15, ladder_fpga_packer_dataout_14, ladder_fpga_packer_dataout_13, ladder_fpga_packer_dataout_12, ladder_fpga_packer_dataout_11, ladder_fpga_packer_dataout_10, ladder_fpga_packer_dataout_9, ladder_fpga_packer_dataout_8, ladder_fpga_packer_dataout_7, ladder_fpga_packer_dataout_6, ladder_fpga_packer_dataout_5, ladder_fpga_packer_dataout_4, ladder_fpga_packer_dataout_3, ladder_fpga_packer_dataout_2, ladder_fpga_packer_dataout_1, ladder_fpga_packer_dataout_0}),
	.wrreq(ladder_fpga_fifo21_wr),
	.data({ladder_fpga_fifo21_input_20, ladder_fpga_fifo21_input_19, ladder_fpga_fifo21_input_18, ladder_fpga_fifo21_input_17, ladder_fpga_fifo21_input_16, ladder_fpga_fifo21_input_15, ladder_fpga_fifo21_input_14, ladder_fpga_fifo21_input_13, ladder_fpga_fifo21_input_12, ladder_fpga_fifo21_input_11, ladder_fpga_fifo21_input_10, ladder_fpga_fifo21_input_9, ladder_fpga_fifo21_input_8, ladder_fpga_fifo21_input_7, ladder_fpga_fifo21_input_6, ladder_fpga_fifo21_input_5, ladder_fpga_fifo21_input_4, ladder_fpga_fifo21_input_3, ladder_fpga_fifo21_input_2, ladder_fpga_fifo21_input_1, ladder_fpga_fifo21_input_0})
);
defparam dcfifo_component.wrsync_delaypipe =  5;
defparam dcfifo_component.write_aclr_synch =  "OFF";
defparam dcfifo_component.use_eab =  "ON";
defparam dcfifo_component.underflow_checking =  "OFF";
defparam dcfifo_component.rdsync_delaypipe =  5;
defparam dcfifo_component.overflow_checking =  "OFF";
defparam dcfifo_component.lpm_widthu =  5;
defparam dcfifo_component.lpm_width =  21;
defparam dcfifo_component.lpm_type =  "dcfifo";
defparam dcfifo_component.lpm_showahead =  "OFF";
defparam dcfifo_component.lpm_numwords =  32;
defparam dcfifo_component.intended_device_family =  "Cyclone III";
endmodule /* mega_func_fifo21x32_cycloneIII */

// VQM4.1+ 
module ddr_out (
  clock80mhz_adc,
  ladder_fpga_clock80MHz
)
;
output clock80mhz_adc ;
input ladder_fpga_clock80MHz ;
wire clock80mhz_adc ;
wire ladder_fpga_clock80MHz ;
wire [0:0] oe_out;
wire GND ;
wire VCC ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @8:60
  altddio_out ALTDDIO_OUT_component (
	.datain_h(VCC),
	.datain_l(GND),
	.dataout(clock80mhz_adc),
	.outclock(ladder_fpga_clock80MHz)
);
defparam ALTDDIO_OUT_component.lpm_type =  "altddio_out";
defparam ALTDDIO_OUT_component.lpm_hint =  "UNUSED";
defparam ALTDDIO_OUT_component.width =  1;
defparam ALTDDIO_OUT_component.power_up_high =  "OFF";
defparam ALTDDIO_OUT_component.oe_reg =  "UNREGISTERED";
defparam ALTDDIO_OUT_component.invert_output =  "OFF";
defparam ALTDDIO_OUT_component.extend_oe_disable =  "OFF";
defparam ALTDDIO_OUT_component.intended_device_family =  "Cyclone III";
endmodule /* ddr_out */

// VQM4.1+ 
module mesure_temperature (
  sc_trstb_hybride_c_0,
  temperature3_11,
  temperature3_10,
  temperature3_9,
  temperature3_8,
  temperature3_7,
  temperature3_6,
  temperature3_5,
  temperature3_4,
  temperature3_3,
  temperature3_2,
  temperature3_1,
  temperature3_0,
  temperature2_11,
  temperature2_10,
  temperature2_9,
  temperature2_8,
  temperature2_7,
  temperature2_6,
  temperature2_5,
  temperature2_4,
  temperature2_3,
  temperature2_2,
  temperature2_1,
  temperature2_0,
  temperature1_11,
  temperature1_10,
  temperature1_9,
  temperature1_8,
  temperature1_7,
  temperature1_6,
  temperature1_5,
  temperature1_4,
  temperature1_3,
  temperature1_2,
  temperature1_1,
  temperature1_0,
  temperature0_11,
  temperature0_10,
  temperature0_9,
  temperature0_8,
  temperature0_7,
  temperature0_6,
  temperature0_5,
  temperature0_4,
  temperature0_3,
  temperature0_2,
  temperature0_1,
  temperature0_0,
  ladder_fpga_clock4MHz,
  temperature_c,
  temperature_out_e
)
;
input sc_trstb_hybride_c_0 ;
output temperature3_11 ;
output temperature3_10 ;
output temperature3_9 ;
output temperature3_8 ;
output temperature3_7 ;
output temperature3_6 ;
output temperature3_5 ;
output temperature3_4 ;
output temperature3_3 ;
output temperature3_2 ;
output temperature3_1 ;
output temperature3_0 ;
output temperature2_11 ;
output temperature2_10 ;
output temperature2_9 ;
output temperature2_8 ;
output temperature2_7 ;
output temperature2_6 ;
output temperature2_5 ;
output temperature2_4 ;
output temperature2_3 ;
output temperature2_2 ;
output temperature2_1 ;
output temperature2_0 ;
output temperature1_11 ;
output temperature1_10 ;
output temperature1_9 ;
output temperature1_8 ;
output temperature1_7 ;
output temperature1_6 ;
output temperature1_5 ;
output temperature1_4 ;
output temperature1_3 ;
output temperature1_2 ;
output temperature1_1 ;
output temperature1_0 ;
output temperature0_11 ;
output temperature0_10 ;
output temperature0_9 ;
output temperature0_8 ;
output temperature0_7 ;
output temperature0_6 ;
output temperature0_5 ;
output temperature0_4 ;
output temperature0_3 ;
output temperature0_2 ;
output temperature0_1 ;
output temperature0_0 ;
input ladder_fpga_clock4MHz ;
input temperature_c ;
output temperature_out_e ;
wire sc_trstb_hybride_c_0 ;
wire temperature3_11 ;
wire temperature3_10 ;
wire temperature3_9 ;
wire temperature3_8 ;
wire temperature3_7 ;
wire temperature3_6 ;
wire temperature3_5 ;
wire temperature3_4 ;
wire temperature3_3 ;
wire temperature3_2 ;
wire temperature3_1 ;
wire temperature3_0 ;
wire temperature2_11 ;
wire temperature2_10 ;
wire temperature2_9 ;
wire temperature2_8 ;
wire temperature2_7 ;
wire temperature2_6 ;
wire temperature2_5 ;
wire temperature2_4 ;
wire temperature2_3 ;
wire temperature2_2 ;
wire temperature2_1 ;
wire temperature2_0 ;
wire temperature1_11 ;
wire temperature1_10 ;
wire temperature1_9 ;
wire temperature1_8 ;
wire temperature1_7 ;
wire temperature1_6 ;
wire temperature1_5 ;
wire temperature1_4 ;
wire temperature1_3 ;
wire temperature1_2 ;
wire temperature1_1 ;
wire temperature1_0 ;
wire temperature0_11 ;
wire temperature0_10 ;
wire temperature0_9 ;
wire temperature0_8 ;
wire temperature0_7 ;
wire temperature0_6 ;
wire temperature0_5 ;
wire temperature0_4 ;
wire temperature0_3 ;
wire temperature0_2 ;
wire temperature0_1 ;
wire temperature0_0 ;
wire ladder_fpga_clock4MHz ;
wire temperature_c ;
wire temperature_out_e ;
wire [21:0] cnt;
wire [12:0] state;
wire [9:9] state_ns_i_0_0_a2;
wire [8:6] state_ns_i_0_o2_4;
wire [6:6] state_ns_i_0_o2_5;
wire [6:4] state_ns_i_0_o2_1;
wire [1:1] state_ns_i_0_i_o2_0;
wire [1:1] state_ns_i_0_i_o2_2_1;
wire [10:10] state_ns_i_0_0_o2_4_1;
wire [2:2] state_ns_0_0_o2_1;
wire [8:8] state_ns_i_0_a4_0_2;
wire [6:6] state_ns_i_0_o2_2;
wire [0:0] state_ns_i_i_o2_2;
wire [2:2] state_ns_0_0_o2_0;
wire [10:10] state_ns_i_0_0_o2_4;
wire [2:2] state_ns_0_0_o2;
wire [4:4] state_ns_i_0_a2_1;
wire [10:10] state_ns_i_0_0_a4_1_1_1;
wire [10:10] state_ns_i_0_0_o2_3;
wire [8:8] state_ns_i_0_a4_0;
wire [0:0] state_ns_i_i_a2_1;
wire [1:1] state_ns_i_0_i_a2;
wire [10:10] state_ns_i_0_0_o2_0;
wire [8:8] state_ns_i_0_a4_1_1_a;
wire [8:8] state_ns_i_0_a4_1_1;
wire [10:10] state_ns_i_0_0_a4_1_0;
wire [3:3] state_ns_0_a4_1_1;
wire [0:0] state_ns_i_i_o2_1;
wire [10:10] state_ns_i_0_0_a4_0_1;
wire [0:0] state_ns_i_i_o2;
wire [12:12] state_ns_i_i_i_a4;
wire [12:12] state_ns_i_i_i_a4_0;
wire cnt_c0_combout ;
wire un1_cnt_0_sqmuxa_i_i_i ;
wire cnt_c1_combout ;
wire cnt_c2_combout ;
wire cnt_c3_combout ;
wire cnt_c4_combout ;
wire cnt_c5_combout ;
wire cnt_c6_combout ;
wire cnt_c7_combout ;
wire cnt_c8_combout ;
wire cnt_c9_combout ;
wire cnt_c10_combout ;
wire cnt_c11_combout ;
wire cnt_c12_combout ;
wire cnt_c13_combout ;
wire cnt_c14_combout ;
wire cnt_c15_combout ;
wire cnt_c16_combout ;
wire cnt_c17_combout ;
wire cnt_c18_combout ;
wire cnt_c19_combout ;
wire cnt_c20_combout ;
wire cnt_c21_combout ;
wire N_48_i_0_g0 ;
wire N_479_i_0_g0 ;
wire N_477_i_0_g0 ;
wire N_475_i_0_g0 ;
wire N_473_i_0_g0 ;
wire N_471_i_0_g0 ;
wire N_469_i_0_g0 ;
wire N_467_i_0_g0 ;
wire N_465_i_0_g0_i ;
wire state_ns_0_0_3__g0_0 ;
wire state_ns_0_0_0_2__g0 ;
wire state_ns_i_0_i_0_1__g0 ;
wire state_ns_i_i_0_0__g0_0 ;
wire temperature3_1_0_11__g3 ;
wire VCC ;
wire temperature3_1_0_0__g0_i_o4_i ;
wire temperature2_1_0_11__g3 ;
wire temperature1_1_0_11__g3 ;
wire temperature1_1_0_10__g3 ;
wire temperature0_1_0_11__g3 ;
wire temperature0_1_0_10__g3 ;
wire temperature0_1_0_9__g3 ;
wire temperature0_1_0_8__g3 ;
wire temperature0_1_0_7__g3 ;
wire temperature0_1_0_6__g3 ;
wire temperature0_1_0_5__g3 ;
wire temperature0_1_0_4__g3 ;
wire temperature2_1_0_0__g0_i_o4_i ;
wire temperature0_1_0_3__g3 ;
wire temperature1_1_0_0__g0_i_o4_i ;
wire temperature0_1_0_2__g3 ;
wire temperature0_1_0_0__g0_i_o4_i ;
wire temperature0_1_0_1__g3 ;
wire temperature0_1_0_0__g3 ;
wire sTemp_in ;
wire temperature_in_sync ;
wire cnt_c0_cout ;
wire cnt_c1_cout ;
wire cnt_c2_cout ;
wire cnt_c3_cout ;
wire cnt_c4_cout ;
wire cnt_c5_cout ;
wire cnt_c6_cout ;
wire cnt_c7_cout ;
wire cnt_c8_cout ;
wire cnt_c9_cout ;
wire cnt_c10_cout ;
wire cnt_c11_cout ;
wire cnt_c12_cout ;
wire cnt_c13_cout ;
wire cnt_c14_cout ;
wire cnt_c15_cout ;
wire cnt_c16_cout ;
wire cnt_c17_cout ;
wire cnt_c18_cout ;
wire cnt_c19_cout ;
wire cnt_c20_cout ;
wire un1_reset_sys_1_0_a2_i_a2 ;
wire un1_reset_sys_2_i_o2_1 ;
wire un1_reset_sys_2_i_o2 ;
wire un1_reset_sys_1_0_a2_i_o2 ;
wire state_ns_i_0_i_0_1__g2 ;
wire state_ns_i_0_i_0_1__g3_1 ;
wire state_ns_0_0_0_2__g1_a ;
wire state_ns_0_0_0_2__g1 ;
wire N_477_i_0_g0_1 ;
wire N_473_i_0_g0_a ;
wire N_469_i_0_g0_a ;
wire state_ns_0_0_3__g0_0_a ;
wire state_ns_i_i_0_0__g0_0_a3 ;
wire N_213 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire GND ;
wire un1_cnt_0_sqmuxa_i_i_i_i ;
//@1:1
  assign VCC = 1'b1;
//@40:749
  assign GND = 1'b0;
// @16:53
  dffeas cnt_0_ (
	.q(cnt[0]),
	.d(cnt_c0_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_0_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_1_ (
	.q(cnt[1]),
	.d(cnt_c1_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_1_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_2_ (
	.q(cnt[2]),
	.d(cnt_c2_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_2_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_3_ (
	.q(cnt[3]),
	.d(cnt_c3_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_3_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_4_ (
	.q(cnt[4]),
	.d(cnt_c4_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_4_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_5_ (
	.q(cnt[5]),
	.d(cnt_c5_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_5_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_6_ (
	.q(cnt[6]),
	.d(cnt_c6_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_6_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_7_ (
	.q(cnt[7]),
	.d(cnt_c7_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_7_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_8_ (
	.q(cnt[8]),
	.d(cnt_c8_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_8_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_9_ (
	.q(cnt[9]),
	.d(cnt_c9_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_9_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_10_ (
	.q(cnt[10]),
	.d(cnt_c10_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_10_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_11_ (
	.q(cnt[11]),
	.d(cnt_c11_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_11_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_12_ (
	.q(cnt[12]),
	.d(cnt_c12_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_12_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_13_ (
	.q(cnt[13]),
	.d(cnt_c13_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_13_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_14_ (
	.q(cnt[14]),
	.d(cnt_c14_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_14_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_15_ (
	.q(cnt[15]),
	.d(cnt_c15_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_15_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_16_ (
	.q(cnt[16]),
	.d(cnt_c16_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_16_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_17_ (
	.q(cnt[17]),
	.d(cnt_c17_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_17_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_18_ (
	.q(cnt[18]),
	.d(cnt_c18_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_18_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_19_ (
	.q(cnt[19]),
	.d(cnt_c19_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_19_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_20_ (
	.q(cnt[20]),
	.d(cnt_c20_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_20_.is_wysiwyg="TRUE";
// @16:53
  dffeas cnt_21_ (
	.q(cnt[21]),
	.d(cnt_c21_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i_i_i),
	.sload(GND)
);
defparam cnt_21_.is_wysiwyg="TRUE";
// @16:140
  dffeas state_0_ (
	.q(state[0]),
	.d(N_48_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @16:135
  dffeas state_1_ (
	.q(state[1]),
	.d(N_479_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_1_.is_wysiwyg="TRUE";
// @16:126
  dffeas state_2_ (
	.q(state[2]),
	.d(N_477_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_2_.is_wysiwyg="TRUE";
// @16:121
  dffeas state_3_ (
	.q(state[3]),
	.d(N_475_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_3_.is_wysiwyg="TRUE";
// @16:112
  dffeas state_4_ (
	.q(state[4]),
	.d(N_473_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_4_.is_wysiwyg="TRUE";
// @16:107
  dffeas state_5_ (
	.q(state[5]),
	.d(N_471_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_5_.is_wysiwyg="TRUE";
// @16:98
  dffeas state_6_ (
	.q(state[6]),
	.d(N_469_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_6_.is_wysiwyg="TRUE";
// @16:93
  dffeas state_7_ (
	.q(state[7]),
	.d(N_467_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_7_.is_wysiwyg="TRUE";
// @16:84
  dffeas state_8_ (
	.q(state[8]),
	.d(N_465_i_0_g0_i),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_8_.is_wysiwyg="TRUE";
// @16:77
  dffeas state_9_ (
	.q(state[9]),
	.d(state_ns_0_0_3__g0_0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_9_.is_wysiwyg="TRUE";
// @16:72
  dffeas state_10_ (
	.q(state[10]),
	.d(state_ns_0_0_0_2__g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_10_.is_wysiwyg="TRUE";
// @16:66
  dffeas state_11_ (
	.q(state[11]),
	.d(state_ns_i_0_i_0_1__g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_11_.is_wysiwyg="TRUE";
// @16:60
  dffeas state_12_ (
	.q(state[12]),
	.d(state_ns_i_i_0_0__g0_0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_12_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_11_ (
	.q(temperature3_11),
	.d(temperature3_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_11_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_10_ (
	.q(temperature3_10),
	.d(temperature2_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_10_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_9_ (
	.q(temperature3_9),
	.d(temperature1_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_9_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_8_ (
	.q(temperature3_8),
	.d(temperature1_1_0_10__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_8_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_7_ (
	.q(temperature3_7),
	.d(temperature0_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_7_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_6_ (
	.q(temperature3_6),
	.d(temperature0_1_0_10__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_6_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_5_ (
	.q(temperature3_5),
	.d(temperature0_1_0_9__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_5_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_4_ (
	.q(temperature3_4),
	.d(temperature0_1_0_8__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_4_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_3_ (
	.q(temperature3_3),
	.d(temperature0_1_0_7__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_3_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_2_ (
	.q(temperature3_2),
	.d(temperature0_1_0_6__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_2_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_1_ (
	.q(temperature3_1),
	.d(temperature0_1_0_5__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_1_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature3_0_ (
	.q(temperature3_0),
	.d(temperature0_1_0_4__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature3_0_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_11_ (
	.q(temperature2_11),
	.d(temperature2_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_11_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_10_ (
	.q(temperature2_10),
	.d(temperature1_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_10_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_9_ (
	.q(temperature2_9),
	.d(temperature1_1_0_10__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_9_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_8_ (
	.q(temperature2_8),
	.d(temperature0_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_8_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_7_ (
	.q(temperature2_7),
	.d(temperature0_1_0_10__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_7_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_6_ (
	.q(temperature2_6),
	.d(temperature0_1_0_9__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_6_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_5_ (
	.q(temperature2_5),
	.d(temperature0_1_0_8__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_5_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_4_ (
	.q(temperature2_4),
	.d(temperature0_1_0_7__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_4_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_3_ (
	.q(temperature2_3),
	.d(temperature0_1_0_6__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_3_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_2_ (
	.q(temperature2_2),
	.d(temperature0_1_0_5__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_2_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_1_ (
	.q(temperature2_1),
	.d(temperature0_1_0_4__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_1_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature2_0_ (
	.q(temperature2_0),
	.d(temperature0_1_0_3__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_0_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_11_ (
	.q(temperature1_11),
	.d(temperature1_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_11_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_10_ (
	.q(temperature1_10),
	.d(temperature1_1_0_10__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_10_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_9_ (
	.q(temperature1_9),
	.d(temperature0_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_9_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_8_ (
	.q(temperature1_8),
	.d(temperature0_1_0_10__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_8_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_7_ (
	.q(temperature1_7),
	.d(temperature0_1_0_9__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_7_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_6_ (
	.q(temperature1_6),
	.d(temperature0_1_0_8__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_6_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_5_ (
	.q(temperature1_5),
	.d(temperature0_1_0_7__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_5_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_4_ (
	.q(temperature1_4),
	.d(temperature0_1_0_6__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_4_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_3_ (
	.q(temperature1_3),
	.d(temperature0_1_0_5__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_3_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_2_ (
	.q(temperature1_2),
	.d(temperature0_1_0_4__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_2_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_1_ (
	.q(temperature1_1),
	.d(temperature0_1_0_3__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_1_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature1_0_ (
	.q(temperature1_0),
	.d(temperature0_1_0_2__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature1_0_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_11_ (
	.q(temperature0_11),
	.d(temperature0_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_11_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_10_ (
	.q(temperature0_10),
	.d(temperature0_1_0_10__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_10_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_9_ (
	.q(temperature0_9),
	.d(temperature0_1_0_9__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_9_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_8_ (
	.q(temperature0_8),
	.d(temperature0_1_0_8__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_8_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_7_ (
	.q(temperature0_7),
	.d(temperature0_1_0_7__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_7_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_6_ (
	.q(temperature0_6),
	.d(temperature0_1_0_6__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_6_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_5_ (
	.q(temperature0_5),
	.d(temperature0_1_0_5__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_5_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_4_ (
	.q(temperature0_4),
	.d(temperature0_1_0_4__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_4_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_3_ (
	.q(temperature0_3),
	.d(temperature0_1_0_3__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_3_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_2_ (
	.q(temperature0_2),
	.d(temperature0_1_0_2__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_2_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_1_ (
	.q(temperature0_1),
	.d(temperature0_1_0_1__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_1_.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature0_0_ (
	.q(temperature0_0),
	.d(temperature0_1_0_0__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_0_.is_wysiwyg="TRUE";
// @16:53
  dffeas sTemp_in_Z (
	.q(sTemp_in),
	.d(temperature_in_sync),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(sc_trstb_hybride_c_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sTemp_in_Z.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature_in_sync_Z (
	.q(temperature_in_sync),
	.d(temperature_c),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(sc_trstb_hybride_c_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature_in_sync_Z.is_wysiwyg="TRUE";
// @16:53
  dffeas temperature_out_e_Z (
	.q(temperature_out_e),
	.d(state[10]),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature_out_e_Z.is_wysiwyg="TRUE";
// @16:53
  cycloneiii_lcell_comb cnt_c0 (
	.combout(cnt_c0_combout),
	.cout(cnt_c0_cout),
	.dataa(cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_c0.lut_mask=16'h6688;
defparam cnt_c0.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c1 (
	.combout(cnt_c1_combout),
	.cout(cnt_c1_cout),
	.dataa(cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c0_cout)
);
defparam cnt_c1.lut_mask=16'h5aa0;
defparam cnt_c1.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c2 (
	.combout(cnt_c2_combout),
	.cout(cnt_c2_cout),
	.dataa(cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c1_cout)
);
defparam cnt_c2.lut_mask=16'h5aa0;
defparam cnt_c2.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c3 (
	.combout(cnt_c3_combout),
	.cout(cnt_c3_cout),
	.dataa(cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c2_cout)
);
defparam cnt_c3.lut_mask=16'h5aa0;
defparam cnt_c3.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c4 (
	.combout(cnt_c4_combout),
	.cout(cnt_c4_cout),
	.dataa(cnt[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c3_cout)
);
defparam cnt_c4.lut_mask=16'h5aa0;
defparam cnt_c4.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c5 (
	.combout(cnt_c5_combout),
	.cout(cnt_c5_cout),
	.dataa(cnt[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c4_cout)
);
defparam cnt_c5.lut_mask=16'h5aa0;
defparam cnt_c5.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c6 (
	.combout(cnt_c6_combout),
	.cout(cnt_c6_cout),
	.dataa(cnt[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c5_cout)
);
defparam cnt_c6.lut_mask=16'h5aa0;
defparam cnt_c6.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c7 (
	.combout(cnt_c7_combout),
	.cout(cnt_c7_cout),
	.dataa(cnt[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c6_cout)
);
defparam cnt_c7.lut_mask=16'h5aa0;
defparam cnt_c7.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c8 (
	.combout(cnt_c8_combout),
	.cout(cnt_c8_cout),
	.dataa(cnt[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c7_cout)
);
defparam cnt_c8.lut_mask=16'h5aa0;
defparam cnt_c8.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c9 (
	.combout(cnt_c9_combout),
	.cout(cnt_c9_cout),
	.dataa(cnt[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c8_cout)
);
defparam cnt_c9.lut_mask=16'h5aa0;
defparam cnt_c9.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c10 (
	.combout(cnt_c10_combout),
	.cout(cnt_c10_cout),
	.dataa(cnt[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c9_cout)
);
defparam cnt_c10.lut_mask=16'h5aa0;
defparam cnt_c10.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c11 (
	.combout(cnt_c11_combout),
	.cout(cnt_c11_cout),
	.dataa(cnt[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c10_cout)
);
defparam cnt_c11.lut_mask=16'h5aa0;
defparam cnt_c11.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c12 (
	.combout(cnt_c12_combout),
	.cout(cnt_c12_cout),
	.dataa(cnt[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c11_cout)
);
defparam cnt_c12.lut_mask=16'h5aa0;
defparam cnt_c12.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c13 (
	.combout(cnt_c13_combout),
	.cout(cnt_c13_cout),
	.dataa(cnt[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c12_cout)
);
defparam cnt_c13.lut_mask=16'h5aa0;
defparam cnt_c13.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c14 (
	.combout(cnt_c14_combout),
	.cout(cnt_c14_cout),
	.dataa(cnt[14]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c13_cout)
);
defparam cnt_c14.lut_mask=16'h5aa0;
defparam cnt_c14.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c15 (
	.combout(cnt_c15_combout),
	.cout(cnt_c15_cout),
	.dataa(cnt[15]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c14_cout)
);
defparam cnt_c15.lut_mask=16'h5aa0;
defparam cnt_c15.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c16 (
	.combout(cnt_c16_combout),
	.cout(cnt_c16_cout),
	.dataa(cnt[16]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c15_cout)
);
defparam cnt_c16.lut_mask=16'h5aa0;
defparam cnt_c16.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c17 (
	.combout(cnt_c17_combout),
	.cout(cnt_c17_cout),
	.dataa(cnt[17]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c16_cout)
);
defparam cnt_c17.lut_mask=16'h5aa0;
defparam cnt_c17.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c18 (
	.combout(cnt_c18_combout),
	.cout(cnt_c18_cout),
	.dataa(cnt[18]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c17_cout)
);
defparam cnt_c18.lut_mask=16'h5aa0;
defparam cnt_c18.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c19 (
	.combout(cnt_c19_combout),
	.cout(cnt_c19_cout),
	.dataa(cnt[19]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c18_cout)
);
defparam cnt_c19.lut_mask=16'h5aa0;
defparam cnt_c19.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c20 (
	.combout(cnt_c20_combout),
	.cout(cnt_c20_cout),
	.dataa(cnt[20]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c19_cout)
);
defparam cnt_c20.lut_mask=16'h5aa0;
defparam cnt_c20.sum_lutc_input="cin";
// @16:53
  cycloneiii_lcell_comb cnt_c21 (
	.combout(cnt_c21_combout),
	.dataa(cnt[21]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c20_cout)
);
defparam cnt_c21.lut_mask=16'h5a5a;
defparam cnt_c21.sum_lutc_input="cin";
  cycloneiii_lcell_comb cnt_RNIMFHH_15_ (
	.combout(temperature2_1_0_11__g3),
	.dataa(cnt[15]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNIMFHH_15_.lut_mask=16'heeee;
defparam cnt_RNIMFHH_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNI7KLB_7_ (
	.combout(temperature0_1_0_6__g3),
	.dataa(cnt[7]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNI7KLB_7_.lut_mask=16'heeee;
defparam cnt_RNI7KLB_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNI6JLB_6_ (
	.combout(temperature0_1_0_5__g3),
	.dataa(cnt[6]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNI6JLB_6_.lut_mask=16'heeee;
defparam cnt_RNI6JLB_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNI5ILB_5_ (
	.combout(temperature0_1_0_4__g3),
	.dataa(cnt[5]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNI5ILB_5_.lut_mask=16'heeee;
defparam cnt_RNI5ILB_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNI4HLB_4_ (
	.combout(temperature0_1_0_3__g3),
	.dataa(cnt[4]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNI4HLB_4_.lut_mask=16'heeee;
defparam cnt_RNI4HLB_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNI3GLB_3_ (
	.combout(temperature0_1_0_2__g3),
	.dataa(cnt[3]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNI3GLB_3_.lut_mask=16'heeee;
defparam cnt_RNI3GLB_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature0_RNO_1_ (
	.combout(temperature0_1_0_1__g3),
	.dataa(cnt[2]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature0_RNO_1_.lut_mask=16'heeee;
defparam temperature0_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature0_RNO_0_ (
	.combout(temperature0_1_0_0__g3),
	.dataa(cnt[1]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature0_RNO_0_.lut_mask=16'heeee;
defparam temperature0_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIIBHH_11_ (
	.combout(temperature0_1_0_10__g3),
	.dataa(cnt[11]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNIIBHH_11_.lut_mask=16'heeee;
defparam cnt_RNIIBHH_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIHAHH_10_ (
	.combout(temperature0_1_0_9__g3),
	.dataa(cnt[10]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNIHAHH_10_.lut_mask=16'heeee;
defparam cnt_RNIHAHH_10_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_0_a2_9_ (
	.combout(state_ns_i_0_0_a2[9]),
	.dataa(state[4]),
	.datab(state[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_ns_i_0_0_a2_9_.lut_mask=16'h1111;
defparam state_ns_i_0_0_a2_9_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_o2_4_6_ (
	.combout(state_ns_i_0_o2_4[6]),
	.dataa(cnt[14]),
	.datab(cnt[13]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_ns_i_0_o2_4_6_.lut_mask=16'heeee;
defparam state_ns_i_0_o2_4_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNI8LLB_8_ (
	.combout(temperature0_1_0_7__g3),
	.dataa(cnt[8]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNI8LLB_8_.lut_mask=16'heeee;
defparam cnt_RNI8LLB_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNI9MLB_9_ (
	.combout(temperature0_1_0_8__g3),
	.dataa(cnt[9]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNI9MLB_9_.lut_mask=16'heeee;
defparam cnt_RNI9MLB_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIJCHH_12_ (
	.combout(temperature0_1_0_11__g3),
	.dataa(cnt[12]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNIJCHH_12_.lut_mask=16'heeee;
defparam cnt_RNIJCHH_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIKDHH_13_ (
	.combout(temperature1_1_0_10__g3),
	.dataa(cnt[13]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNIKDHH_13_.lut_mask=16'heeee;
defparam cnt_RNIKDHH_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNILEHH_14_ (
	.combout(temperature1_1_0_11__g3),
	.dataa(cnt[14]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNILEHH_14_.lut_mask=16'heeee;
defparam cnt_RNILEHH_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_11_ (
	.combout(temperature3_1_0_11__g3),
	.dataa(cnt[16]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_11_.lut_mask=16'heeee;
defparam temperature3_RNO_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_7_ (
	.combout(N_467_i_0_g0),
	.dataa(state[7]),
	.datab(state[8]),
	.datac(sTemp_in),
	.datad(VCC)
);
defparam state_RNO_7_.lut_mask=16'h0e0e;
defparam state_RNO_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_1_ (
	.combout(N_479_i_0_g0),
	.dataa(state[1]),
	.datab(state[2]),
	.datac(sTemp_in),
	.datad(VCC)
);
defparam state_RNO_1_.lut_mask=16'h0e0e;
defparam state_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_3_ (
	.combout(N_475_i_0_g0),
	.dataa(state[3]),
	.datab(state[4]),
	.datac(sTemp_in),
	.datad(VCC)
);
defparam state_RNO_3_.lut_mask=16'h0e0e;
defparam state_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_5_ (
	.combout(N_471_i_0_g0),
	.dataa(state[5]),
	.datab(state[6]),
	.datac(sTemp_in),
	.datad(VCC)
);
defparam state_RNO_5_.lut_mask=16'h0e0e;
defparam state_RNO_5_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_o2_5_6_ (
	.combout(state_ns_i_0_o2_5[6]),
	.dataa(cnt[11]),
	.datab(cnt[12]),
	.datac(cnt[10]),
	.datad(VCC)
);
defparam state_ns_i_0_o2_5_6_.lut_mask=16'h7f7f;
defparam state_ns_i_0_o2_5_6_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_o2_1_4_ (
	.combout(state_ns_i_0_o2_1[4]),
	.dataa(cnt[6]),
	.datab(cnt[7]),
	.datac(cnt[8]),
	.datad(cnt[9])
);
defparam state_ns_i_0_o2_1_4_.lut_mask=16'hfffe;
defparam state_ns_i_0_o2_1_4_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_o2_1_6_ (
	.combout(state_ns_i_0_o2_1[6]),
	.dataa(cnt[15]),
	.datab(cnt[13]),
	.datac(cnt[14]),
	.datad(state_ns_i_0_i_o2_0[1])
);
defparam state_ns_i_0_o2_1_6_.lut_mask=16'hfffe;
defparam state_ns_i_0_o2_1_6_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_o2_4_8_ (
	.combout(state_ns_i_0_o2_4[8]),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(cnt[15]),
	.datad(VCC)
);
defparam state_ns_i_0_o2_4_8_.lut_mask=16'h7f7f;
defparam state_ns_i_0_o2_4_8_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_i_o2_2_1_1_ (
	.combout(state_ns_i_0_i_o2_2_1[1]),
	.dataa(cnt[19]),
	.datab(cnt[20]),
	.datac(cnt[21]),
	.datad(VCC)
);
defparam state_ns_i_0_i_o2_2_1_1_.lut_mask=16'hfefe;
defparam state_ns_i_0_i_o2_2_1_1_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_0_o2_4_1_10_ (
	.combout(state_ns_i_0_0_o2_4_1[10]),
	.dataa(cnt[9]),
	.datab(cnt[10]),
	.datac(cnt[13]),
	.datad(cnt[14])
);
defparam state_ns_i_0_0_o2_4_1_10_.lut_mask=16'h1fff;
defparam state_ns_i_0_0_o2_4_1_10_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_0_0_o2_1_2_ (
	.combout(state_ns_0_0_o2_1[2]),
	.dataa(cnt[4]),
	.datab(cnt[5]),
	.datac(cnt[8]),
	.datad(cnt[9])
);
defparam state_ns_0_0_o2_1_2_.lut_mask=16'h1fff;
defparam state_ns_0_0_o2_1_2_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_a4_0_2_8_ (
	.combout(state_ns_i_0_a4_0_2[8]),
	.dataa(state[5]),
	.datab(state[6]),
	.datac(cnt[9]),
	.datad(cnt[10])
);
defparam state_ns_i_0_a4_0_2_8_.lut_mask=16'h1110;
defparam state_ns_i_0_a4_0_2_8_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_o2_2_6_ (
	.combout(state_ns_i_0_o2_2[6]),
	.dataa(cnt[8]),
	.datab(cnt[9]),
	.datac(state_ns_i_0_o2_5[6]),
	.datad(VCC)
);
defparam state_ns_i_0_o2_2_6_.lut_mask=16'hf7f7;
defparam state_ns_i_0_o2_2_6_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_i_o2_2_0_ (
	.combout(state_ns_i_i_o2_2[0]),
	.dataa(cnt[11]),
	.datab(cnt[12]),
	.datac(cnt[10]),
	.datad(state_ns_i_0_o2_1[4])
);
defparam state_ns_i_i_o2_2_0_.lut_mask=16'h7fff;
defparam state_ns_i_i_o2_2_0_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_0_0_o2_0_2_ (
	.combout(state_ns_0_0_o2_0[2]),
	.dataa(cnt[15]),
	.datab(cnt[12]),
	.datac(state_ns_i_0_o2_4[6]),
	.datad(state_ns_i_0_i_o2_0[1])
);
defparam state_ns_0_0_o2_0_2_.lut_mask=16'hfffe;
defparam state_ns_0_0_o2_0_2_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_0_o2_4_10_ (
	.combout(state_ns_i_0_0_o2_4[10]),
	.dataa(cnt[11]),
	.datab(cnt[12]),
	.datac(state_ns_i_0_0_o2_4_1[10]),
	.datad(VCC)
);
defparam state_ns_i_0_0_o2_4_10_.lut_mask=16'hf7f7;
defparam state_ns_i_0_0_o2_4_10_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_0_0_o2_2_ (
	.combout(state_ns_0_0_o2[2]),
	.dataa(cnt[6]),
	.datab(cnt[7]),
	.datac(state_ns_0_0_o2_1[2]),
	.datad(VCC)
);
defparam state_ns_0_0_o2_2_.lut_mask=16'hf7f7;
defparam state_ns_0_0_o2_2_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_a2_1_4_ (
	.combout(state_ns_i_0_a2_1[4]),
	.dataa(cnt[4]),
	.datab(cnt[5]),
	.datac(state_ns_i_0_o2_1[4]),
	.datad(VCC)
);
defparam state_ns_i_0_a2_1_4_.lut_mask=16'h0101;
defparam state_ns_i_0_a2_1_4_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_0_a4_1_1_1_10_ (
	.combout(state_ns_i_0_0_a4_1_1_1[10]),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(cnt[15]),
	.datad(cnt[12])
);
defparam state_ns_i_0_0_a4_1_1_1_10_.lut_mask=16'h8000;
defparam state_ns_i_0_0_a4_1_1_1_10_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_i_o2_0_1_ (
	.combout(state_ns_i_0_i_o2_0[1]),
	.dataa(cnt[18]),
	.datab(cnt[16]),
	.datac(cnt[17]),
	.datad(state_ns_i_0_i_o2_2_1[1])
);
defparam state_ns_i_0_i_o2_0_1_.lut_mask=16'hfffe;
defparam state_ns_i_0_i_o2_0_1_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_0_o2_3_10_ (
	.combout(state_ns_i_0_0_o2_3[10]),
	.dataa(cnt[18]),
	.datab(cnt[17]),
	.datac(state_ns_i_0_i_o2_2_1[1]),
	.datad(VCC)
);
defparam state_ns_i_0_0_o2_3_10_.lut_mask=16'hfefe;
defparam state_ns_i_0_0_o2_3_10_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_a4_0_8_ (
	.combout(state_ns_i_0_a4_0[8]),
	.dataa(cnt[11]),
	.datab(cnt[12]),
	.datac(state_ns_i_0_o2_4[8]),
	.datad(state_ns_i_0_a4_0_2[8])
);
defparam state_ns_i_0_a4_0_8_.lut_mask=16'h0800;
defparam state_ns_i_0_a4_0_8_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_i_a2_1_0_ (
	.combout(state_ns_i_i_a2_1[0]),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(cnt[15]),
	.datad(state_ns_i_0_o2_2[6])
);
defparam state_ns_i_i_a2_1_0_.lut_mask=16'he0f0;
defparam state_ns_i_i_a2_1_0_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb un1_reset_sys_1_0_a2_i_a2_cZ (
	.combout(un1_reset_sys_1_0_a2_i_a2),
	.dataa(cnt[10]),
	.datab(cnt[11]),
	.datac(state_ns_i_0_0_a4_1_1_1[10]),
	.datad(state_ns_i_0_0_o2_3[10])
);
defparam un1_reset_sys_1_0_a2_i_a2_cZ.lut_mask=16'h001f;
defparam un1_reset_sys_1_0_a2_i_a2_cZ.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_i_a2_1_ (
	.combout(state_ns_i_0_i_a2[1]),
	.dataa(cnt[15]),
	.datab(state_ns_i_0_o2_4[6]),
	.datac(state_ns_i_0_o2_5[6]),
	.datad(state_ns_i_0_o2_1[4])
);
defparam state_ns_i_0_i_a2_1_.lut_mask=16'h8a88;
defparam state_ns_i_0_i_a2_1_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_0_o2_0_10_ (
	.combout(state_ns_i_0_0_o2_0[10]),
	.dataa(cnt[15]),
	.datab(state_ns_i_0_0_o2_4[10]),
	.datac(state_ns_i_0_i_o2_0[1]),
	.datad(VCC)
);
defparam state_ns_i_0_0_o2_0_10_.lut_mask=16'h0d0d;
defparam state_ns_i_0_0_o2_0_10_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_a4_1_1_a_8_ (
	.combout(state_ns_i_0_a4_1_1_a[8]),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(cnt[8]),
	.datad(cnt[9])
);
defparam state_ns_i_0_a4_1_1_a_8_.lut_mask=16'h777f;
defparam state_ns_i_0_a4_1_1_a_8_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_a4_1_1_8_ (
	.combout(state_ns_i_0_a4_1_1[8]),
	.dataa(cnt[15]),
	.datab(state_ns_i_0_a4_1_1_a[8]),
	.datac(state_ns_i_0_o2_5[6]),
	.datad(state_ns_i_0_i_o2_0[1])
);
defparam state_ns_i_0_a4_1_1_8_.lut_mask=16'h0054;
defparam state_ns_i_0_a4_1_1_8_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb un1_reset_sys_2_i_o2_1_cZ (
	.combout(un1_reset_sys_2_i_o2_1),
	.dataa(cnt[6]),
	.datab(cnt[7]),
	.datac(state_ns_i_0_o2_2[6]),
	.datad(state_ns_i_0_o2_1[6])
);
defparam un1_reset_sys_2_i_o2_1_cZ.lut_mask=16'hff0e;
defparam un1_reset_sys_2_i_o2_1_cZ.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_0_a4_1_0_10_ (
	.combout(state_ns_i_0_0_a4_1_0[10]),
	.dataa(cnt[10]),
	.datab(cnt[11]),
	.datac(state_ns_i_0_0_a2[9]),
	.datad(state_ns_i_0_0_a4_1_1_1[10])
);
defparam state_ns_i_0_0_a4_1_0_10_.lut_mask=16'he000;
defparam state_ns_i_0_0_a4_1_0_10_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb un1_reset_sys_2_i_o2_cZ (
	.combout(un1_reset_sys_2_i_o2),
	.dataa(sTemp_in),
	.datab(un1_reset_sys_2_i_o2_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_reset_sys_2_i_o2_cZ.lut_mask=16'hdddd;
defparam un1_reset_sys_2_i_o2_cZ.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_0_a4_1_1_3_ (
	.combout(state_ns_0_a4_1_1[3]),
	.dataa(cnt[10]),
	.datab(cnt[11]),
	.datac(state_ns_i_0_a2_1[4]),
	.datad(state_ns_0_0_o2_0[2])
);
defparam state_ns_0_a4_1_1_3_.lut_mask=16'h0073;
defparam state_ns_0_a4_1_1_3_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_i_o2_1_0_ (
	.combout(state_ns_i_i_o2_1[0]),
	.dataa(cnt[16]),
	.datab(cnt[17]),
	.datac(state_ns_i_i_a2_1[0]),
	.datad(VCC)
);
defparam state_ns_i_i_o2_1_0_.lut_mask=16'hfefe;
defparam state_ns_i_i_o2_1_0_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb un1_reset_sys_1_0_a2_i_o2_cZ (
	.combout(un1_reset_sys_1_0_a2_i_o2),
	.dataa(un1_reset_sys_1_0_a2_i_a2),
	.datab(state_ns_i_0_i_o2_0[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_reset_sys_1_0_a2_i_o2_cZ.lut_mask=16'hbbbb;
defparam un1_reset_sys_1_0_a2_i_o2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_ns_i_i_o2_2_RNI6RC51_0_ (
	.combout(state_ns_i_0_i_0_1__g2),
	.dataa(cnt[15]),
	.datab(state_ns_i_0_o2_4[6]),
	.datac(state_ns_i_i_o2_2[0]),
	.datad(state_ns_i_0_i_o2_0[1])
);
defparam state_ns_i_i_o2_2_RNI6RC51_0_.lut_mask=16'h0075;
defparam state_ns_i_i_o2_2_RNI6RC51_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_11_ (
	.combout(state_ns_i_0_i_0_1__g3_1),
	.dataa(cnt[15]),
	.datab(state_ns_i_0_o2_4[6]),
	.datac(state_ns_i_i_o2_2[0]),
	.datad(state_ns_i_0_i_o2_0[1])
);
defparam state_RNO_0_11_.lut_mask=16'hff8a;
defparam state_RNO_0_11_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_0_0_a4_0_1_10_ (
	.combout(state_ns_i_0_0_a4_0_1[10]),
	.dataa(cnt[15]),
	.datab(state[3]),
	.datac(state_ns_i_0_0_o2_4[10]),
	.datad(state_ns_i_0_i_o2_0[1])
);
defparam state_ns_i_0_0_a4_0_1_10_.lut_mask=16'h0031;
defparam state_ns_i_0_0_a4_0_1_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_1_10_ (
	.combout(state_ns_0_0_0_2__g1_a),
	.dataa(cnt[12]),
	.datab(cnt[10]),
	.datac(state_ns_0_0_o2[2]),
	.datad(VCC)
);
defparam state_RNO_1_10_.lut_mask=16'h5151;
defparam state_RNO_1_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_10_ (
	.combout(state_ns_0_0_0_2__g1),
	.dataa(state[10]),
	.datab(cnt[11]),
	.datac(state_ns_0_0_0_2__g1_a),
	.datad(state_ns_i_0_o2_1[6])
);
defparam state_RNO_0_10_.lut_mask=16'h0020;
defparam state_RNO_0_10_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_i_o2_0_ (
	.combout(state_ns_i_i_o2[0]),
	.dataa(cnt[18]),
	.datab(cnt[19]),
	.datac(cnt[20]),
	.datad(state_ns_i_i_o2_1[0])
);
defparam state_ns_i_i_o2_0_.lut_mask=16'hfefc;
defparam state_ns_i_i_o2_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_11_ (
	.combout(state_ns_i_0_i_0_1__g0),
	.dataa(state[11]),
	.datab(state[12]),
	.datac(state_ns_i_0_i_0_1__g3_1),
	.datad(state_ns_i_0_i_0_1__g2)
);
defparam state_RNO_11_.lut_mask=16'hba32;
defparam state_RNO_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_2_ (
	.combout(N_477_i_0_g0_1),
	.dataa(state[2]),
	.datab(state_ns_i_0_0_a2[9]),
	.datac(state_ns_i_0_0_o2_3[10]),
	.datad(state_ns_i_0_0_a4_0_1[10])
);
defparam state_RNO_0_2_.lut_mask=16'h2a3b;
defparam state_RNO_0_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_ns_i_0_0_o2_0_RNIBOQH1_10_ (
	.combout(temperature2_1_0_0__g0_i_o4_i),
	.dataa(sc_trstb_hybride_c_0),
	.datab(state[4]),
	.datac(sTemp_in),
	.datad(state_ns_i_0_0_o2_0[10])
);
defparam state_ns_i_0_0_o2_0_RNIBOQH1_10_.lut_mask=16'h0888;
defparam state_ns_i_0_0_o2_0_RNIBOQH1_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_ns_i_0_a4_1_1_RNIQCK91_8_ (
	.combout(temperature1_1_0_0__g0_i_o4_i),
	.dataa(sc_trstb_hybride_c_0),
	.datab(state[6]),
	.datac(sTemp_in),
	.datad(state_ns_i_0_a4_1_1[8])
);
defparam state_ns_i_0_a4_1_1_RNIQCK91_8_.lut_mask=16'h0888;
defparam state_ns_i_0_a4_1_1_RNIQCK91_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb un1_reset_sys_2_i_o2_1_RNITA471 (
	.combout(temperature0_1_0_0__g0_i_o4_i),
	.dataa(sc_trstb_hybride_c_0),
	.datab(state[8]),
	.datac(sTemp_in),
	.datad(un1_reset_sys_2_i_o2_1)
);
defparam un1_reset_sys_2_i_o2_1_RNITA471.lut_mask=16'h8808;
defparam un1_reset_sys_2_i_o2_1_RNITA471.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_8_ (
	.combout(N_465_i_0_g0_i),
	.dataa(state[9]),
	.datab(state[8]),
	.datac(state_ns_0_a4_1_1[3]),
	.datad(un1_reset_sys_2_i_o2)
);
defparam state_RNO_8_.lut_mask=16'h8ace;
defparam state_RNO_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_2_ (
	.combout(N_477_i_0_g0),
	.dataa(cnt[16]),
	.datab(sTemp_in),
	.datac(state_ns_i_0_0_a4_1_0[10]),
	.datad(N_477_i_0_g0_1)
);
defparam state_RNO_2_.lut_mask=16'h4c00;
defparam state_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_4_ (
	.combout(N_473_i_0_g0_a),
	.dataa(state[6]),
	.datab(state[4]),
	.datac(state_ns_i_0_i_o2_0[1]),
	.datad(state_ns_i_0_a4_1_1[8])
);
defparam state_RNO_0_4_.lut_mask=16'h7351;
defparam state_RNO_0_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_4_ (
	.combout(N_473_i_0_g0),
	.dataa(state[5]),
	.datab(sTemp_in),
	.datac(state_ns_i_0_a4_0[8]),
	.datad(N_473_i_0_g0_a)
);
defparam state_RNO_4_.lut_mask=16'h080c;
defparam state_RNO_4_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_i_i_a4_12_ (
	.combout(state_ns_i_i_i_a4[12]),
	.dataa(state[2]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(un1_reset_sys_1_0_a2_i_o2)
);
defparam state_ns_i_i_i_a4_12_.lut_mask=16'h0301;
defparam state_ns_i_i_i_a4_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb un1_reset_sys_1_0_a2_i_o2_RNI70OI1 (
	.combout(temperature3_1_0_0__g0_i_o4_i),
	.dataa(sc_trstb_hybride_c_0),
	.datab(state[2]),
	.datac(sTemp_in),
	.datad(un1_reset_sys_1_0_a2_i_o2)
);
defparam un1_reset_sys_1_0_a2_i_o2_RNI70OI1.lut_mask=16'h0888;
defparam un1_reset_sys_1_0_a2_i_o2_RNI70OI1.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_6_ (
	.combout(N_469_i_0_g0_a),
	.dataa(state[8]),
	.datab(state[7]),
	.datac(state[6]),
	.datad(state_ns_i_0_a4_1_1[8])
);
defparam state_RNO_0_6_.lut_mask=16'h0313;
defparam state_RNO_0_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_6_ (
	.combout(N_469_i_0_g0),
	.dataa(state[8]),
	.datab(sTemp_in),
	.datac(un1_reset_sys_2_i_o2_1),
	.datad(N_469_i_0_g0_a)
);
defparam state_RNO_6_.lut_mask=16'h80cc;
defparam state_RNO_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_9_ (
	.combout(state_ns_0_0_3__g0_0_a),
	.dataa(cnt[11]),
	.datab(cnt[10]),
	.datac(state_ns_0_0_o2[2]),
	.datad(state_ns_0_0_o2_0[2])
);
defparam state_RNO_0_9_.lut_mask=16'h0051;
defparam state_RNO_0_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_9_ (
	.combout(state_ns_0_0_3__g0_0),
	.dataa(state[10]),
	.datab(state[9]),
	.datac(state_ns_0_0_3__g0_0_a),
	.datad(state_ns_0_a4_1_1[3])
);
defparam state_RNO_9_.lut_mask=16'hce0a;
defparam state_RNO_9_.sum_lutc_input="datac";
// @16:53
  cycloneiii_lcell_comb state_ns_i_i_i_a4_0_12_ (
	.combout(state_ns_i_i_i_a4_0[12]),
	.dataa(state[1]),
	.datab(state[2]),
	.datac(cnt[21]),
	.datad(state_ns_i_i_o2[0])
);
defparam state_ns_i_i_i_a4_0_12_.lut_mask=16'h1000;
defparam state_ns_i_i_i_a4_0_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_ns_i_i_o2_RNIGQ381_0_ (
	.combout(state_ns_i_i_0_0__g0_0_a3),
	.dataa(cnt[21]),
	.datab(state[0]),
	.datac(state_ns_i_i_o2[0]),
	.datad(VCC)
);
defparam state_ns_i_i_o2_RNIGQ381_0_.lut_mask=16'h8080;
defparam state_ns_i_i_o2_RNIGQ381_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_10_ (
	.combout(state_ns_0_0_0_2__g0),
	.dataa(state[11]),
	.datab(state_ns_i_0_i_a2[1]),
	.datac(state_ns_i_0_i_o2_0[1]),
	.datad(state_ns_0_0_0_2__g1)
);
defparam state_RNO_10_.lut_mask=16'hffa8;
defparam state_RNO_10_.sum_lutc_input="datac";
// @16:59
  cycloneiii_lcell_comb un1_cnt_0_sqmuxa_i_i (
	.combout(un1_cnt_0_sqmuxa_i_i_i),
	.dataa(state[11]),
	.datab(state[12]),
	.datac(state_ns_i_0_i_0_1__g2),
	.datad(state_ns_i_i_0_0__g0_0_a3)
);
defparam un1_cnt_0_sqmuxa_i_i.lut_mask=16'h00f4;
defparam un1_cnt_0_sqmuxa_i_i.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_12_ (
	.combout(state_ns_i_i_0_0__g0_0),
	.dataa(state[12]),
	.datab(state_ns_i_0_i_0_1__g2),
	.datac(state_ns_i_i_0_0__g0_0_a3),
	.datad(VCC)
);
defparam state_RNO_12_.lut_mask=16'h0b0b;
defparam state_RNO_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_ (
	.combout(N_48_i_0_g0),
	.dataa(state[0]),
	.datab(sTemp_in),
	.datac(state_ns_i_i_i_a4_0[12]),
	.datad(state_ns_i_i_i_a4[12])
);
defparam state_RNO_0_.lut_mask=16'h000e;
defparam state_RNO_0_.sum_lutc_input="datac";
//@16:53
  assign  un1_cnt_0_sqmuxa_i_i_i_i = ~ un1_cnt_0_sqmuxa_i_i_i;
endmodule /* mesure_temperature */

// VQM4.1+ 
module ladder_fpga (
  reset_n,
  card_ser_num,
  crc_error,
  clock40mhz_fpga,
  clock40mhz_xtal,
  clock80mhz_adc,
  roboclock_horloge40_phase,
  roboclock_adc_phase,
  adc_cs_n,
  data_serial,
  level_shifter_dac_ld_cs_n,
  level_shifter_dac_sdi,
  level_shifter_dac_sck,
  pilotage_magnd_hybride,
  pilotage_mvdd_hybride,
  des_lock,
  rdo_to_ladder,
  ladder_addr,
  tokenin_echelle,
  testin_echelle,
  holdin_echelle,
  ladder_fpga_sc_tck,
  ladder_fpga_sc_tms,
  ladder_fpga_sc_trstb,
  ladder_fpga_sc_tdi,
  des_bist_pass,
  ladder_to_rdo,
  ladder_fpga_sc_tdo,
  fibre_mod_absent,
  fibre_mod_scl,
  fibre_mod_sda,
  fibre_rx_loss,
  fibre_tx_disable,
  fibre_tx_fault,
  latchup_hybride,
  mux_ref_latchup,
  test_16hybrides,
  hold_16hybrides,
  ladder_fpga_rclk_16hybrides,
  tokenin_hybride,
  tokenout_hybride,
  temperature,
  sc_tck_hybride,
  sc_tms_hybride,
  sc_trstb_hybride,
  sc_tdi_hybride,
  sc_tdo_hybride,
  usb_data,
  usb_present,
  usb_ready_n,
  usb_read_n,
  usb_reset_n,
  usb_rx_empty,
  usb_tx_full,
  usb_write,
  debug_present_n,
  xtal_en,
  sc_serdes_ou_connec,
  fpga_serdes_ou_connec,
  spare_switch,
  dbg_ladder_fpga_adc_bit_count_cs_integer,
  dbg_ladder_fpga_sc_bypass
)
;
input reset_n ;
input [5:0] card_ser_num ;
inout crc_error /* synthesis syn_tristate = 1 */ ;
input clock40mhz_fpga ;
input clock40mhz_xtal ;
output clock80mhz_adc ;
output [3:0] roboclock_horloge40_phase ;
output [7:0] roboclock_adc_phase ;
output [7:0] adc_cs_n ;
input [15:0] data_serial ;
output level_shifter_dac_ld_cs_n ;
output level_shifter_dac_sdi ;
output level_shifter_dac_sck ;
output [15:0] pilotage_magnd_hybride ;
output [15:0] pilotage_mvdd_hybride ;
input des_lock ;
input [20:10] rdo_to_ladder ;
input [2:0] ladder_addr ;
input tokenin_echelle ;
input testin_echelle ;
input holdin_echelle ;
input ladder_fpga_sc_tck ;
input ladder_fpga_sc_tms ;
input ladder_fpga_sc_trstb ;
input ladder_fpga_sc_tdi ;
input des_bist_pass ;
output [21:0] ladder_to_rdo ;
output ladder_fpga_sc_tdo ;
input fibre_mod_absent ;
input fibre_mod_scl ;
input fibre_mod_sda ;
input fibre_rx_loss ;
output fibre_tx_disable ;
input fibre_tx_fault ;
input [15:0] latchup_hybride ;
output [1:0] mux_ref_latchup ;
output test_16hybrides ;
output hold_16hybrides ;
output ladder_fpga_rclk_16hybrides ;
output [15:0] tokenin_hybride ;
input [15:0] tokenout_hybride ;
inout temperature /* synthesis syn_tristate = 1 */ ;
output [15:0] sc_tck_hybride ;
output [15:0] sc_tms_hybride ;
output [15:0] sc_trstb_hybride ;
output [15:0] sc_tdi_hybride ;
input [15:0] sc_tdo_hybride ;
input [7:0] usb_data ;
input usb_present ;
input usb_ready_n ;
output usb_read_n ;
output usb_reset_n ;
input usb_rx_empty ;
input usb_tx_full ;
output usb_write ;
input debug_present_n ;
input xtal_en ;
input sc_serdes_ou_connec ;
input fpga_serdes_ou_connec ;
input spare_switch ;
output [3:0] dbg_ladder_fpga_adc_bit_count_cs_integer ;
output dbg_ladder_fpga_sc_bypass ;
wire reset_n ;
wire crc_error ;
wire clock40mhz_fpga ;
wire clock40mhz_xtal ;
wire clock80mhz_adc ;
wire level_shifter_dac_ld_cs_n ;
wire level_shifter_dac_sdi ;
wire level_shifter_dac_sck ;
wire des_lock ;
wire tokenin_echelle ;
wire testin_echelle ;
wire holdin_echelle ;
wire ladder_fpga_sc_tck ;
wire ladder_fpga_sc_tms ;
wire ladder_fpga_sc_trstb ;
wire ladder_fpga_sc_tdi ;
wire des_bist_pass ;
wire ladder_fpga_sc_tdo ;
wire fibre_mod_absent ;
wire fibre_mod_scl ;
wire fibre_mod_sda ;
wire fibre_rx_loss ;
wire fibre_tx_disable ;
wire fibre_tx_fault ;
wire test_16hybrides ;
wire hold_16hybrides ;
wire ladder_fpga_rclk_16hybrides ;
wire temperature ;
wire usb_present ;
wire usb_ready_n ;
wire usb_read_n ;
wire usb_reset_n ;
wire usb_rx_empty ;
wire usb_tx_full ;
wire usb_write ;
wire debug_present_n ;
wire xtal_en ;
wire sc_serdes_ou_connec ;
wire fpga_serdes_ou_connec ;
wire spare_switch ;
wire dbg_ladder_fpga_sc_bypass ;
wire [11:0] comp_mesure_temperature_temperature0;
wire [11:0] comp_mesure_temperature_temperature1;
wire [11:0] comp_mesure_temperature_temperature2;
wire [11:0] comp_mesure_temperature_temperature3;
wire [20:0] ladder_fpga_fifo21_input;
wire [20:0] ladder_fpga_packer_dataout;
wire [13:0] ladder_fpga_nbr_rclk_echelle;
wire [3:0] ladder_fpga_adc_bit_count_cs_integer_del_del;
wire [2:0] ladder_fpga_mux_status_count_integer;
wire [4:0] ladder_fpga_event_controller_state_ip;
wire [5:0] state_readout;
wire [15:0] data_serial_m;
wire [3:0] ladder_fpga_adc_bit_count_cs_integer_del;
wire [11:2] \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a ;
wire [11:2] \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b ;
wire [20:0] ladder_fpga_mux_statusout;
wire [5:0] ladder_fpga_level_shifter_dac_state_ip;
wire [9:0] cnt_readout;
wire [3:0] tokenin_pulse_duration;
wire [11:0] ladder_fpga_nbr_hold;
wire [11:0] ladder_fpga_nbr_test;
wire [15:0] ladder_fpga_data_packer_temp;
wire [30:19] un26_ladder_fpga_nbr_rclk_echelle_combout;
wire [3:0] cnt_rclk;
wire [13:5] \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0 ;
wire [13:13] ladder_fpga_mux_statusin_3_2_x;
wire [16:0] ladder_fpga_mux_statusin_3_3;
wire [17:12] COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_3;
wire [16:0] ladder_fpga_mux_statusin_3_4;
wire [12:12] ladder_fpga_mux_statusin_3_4_x;
wire [12:12] ladder_fpga_mux_statusin_3_5_x;
wire [16:0] ladder_fpga_mux_statusin_3_6;
wire [17:3] COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6;
wire [16:16] ladder_fpga_mux_statusin_3_5;
wire [15:0] comp_gestion_hybrides_v4_control_latchup_enable_latchup_n;
wire [31:21] un26_ladder_fpga_nbr_rclk_echelle_cout;
wire [0:0] state_readout_ns_a2_1;
wire [3:0] level_shifter_dac_load_indice;
wire [5:5] ladder_fpga_event_controller_state;
wire [6:6] ladder_fpga_level_shifter_dac_state;
wire [3:0] ladder_fpga_adc_bit_count_cs_integer;
wire [0:0] adc_cs_n_1;
wire [21:0] ladder_fpga_mux_dataout;
wire [5:0] card_ser_num_c;
wire [15:0] data_serial_c;
wire [2:0] ladder_addr_c;
wire [15:0] latchup_hybride_c;
wire [15:0] sc_tdo_hybride_c;
wire [19:0] ladder_fpga_fifo21_input_11_0;
wire [19:0] ladder_fpga_fifo21_input_11_1;
wire [19:0] ladder_fpga_fifo21_input_11_3;
wire [16:0] ladder_fpga_mux_statusin_3_3_a;
wire [0:0] ladder_fpga_mux_status_count_integer_RNO;
wire [0:0] adc_cs_n_1_RNO;
wire [0:0] ladder_fpga_adc_bit_count_cs_integer_RNI075;
wire [1:1] ladder_fpga_adc_bit_count_cs_integer_RNI185;
wire [2:2] ladder_fpga_adc_bit_count_cs_integer_RNI295;
wire [3:3] ladder_fpga_adc_bit_count_cs_integer_RNI3A5;
wire [2:2] ladder_fpga_mux_status_count_integer_i;
wire GND ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_5_d_e_data_out ;
wire ladder_fpga_activeclock ;
wire ladder_fpga_clock40MHz ;
wire ladder_fpga_clock80MHz ;
wire ladder_fpga_clock4MHz ;
wire clock40mhz_fpga_bad ;
wire clock40mhz_xtal_bad ;
wire pll_40MHz_switchover_locked ;
wire VCC ;
wire crc_error_regout ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_shiftIR ;
wire COM_LADDER_SC_INSTRUC_REG_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_BYPASS_REG_scan_out ;
wire COMP_ladder_fpga_SC_IDENT_REG_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_VERSION_REG_a_0_d_e_scan_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out ;
wire COMP_ladder_fpga_SC_ETAT_REG_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_DEBUG_REG_a_0_d_e_scan_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_2_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_4_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_6_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_8_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_10_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_12_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_14_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_16_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_18_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_20_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_22_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_scan_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_1_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_2_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_3_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_4_d_e_data_out ;
wire level_shifter_dac_load ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_scan_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_1_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_3_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_5_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_7_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_9_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_10_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_12_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_14_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_16_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_18_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_ETAT_ALIMS_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_scan_out ;
wire allumage_hybride_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_TEMPERATURE_a_0_d_e_scan_out ;
wire allumage_hybride_a_0_d_e_ff2_0 ;
wire allumage_hybride_a_1_d_e_ff2_0 ;
wire allumage_hybride_a_2_d_e_ff2_0 ;
wire allumage_hybride_a_3_d_e_ff2_0 ;
wire allumage_hybride_a_4_d_e_ff2_0 ;
wire allumage_hybride_a_5_d_e_ff2_0 ;
wire allumage_hybride_a_6_d_e_ff2_0 ;
wire allumage_hybride_a_7_d_e_ff2_0 ;
wire allumage_hybride_a_8_d_e_ff2_0 ;
wire allumage_hybride_a_9_d_e_ff2_0 ;
wire allumage_hybride_a_10_d_e_ff2_0 ;
wire allumage_hybride_a_11_d_e_ff2_0 ;
wire allumage_hybride_a_12_d_e_ff2_0 ;
wire allumage_hybride_a_13_d_e_ff2_0 ;
wire allumage_hybride_a_14_d_e_ff2_0 ;
wire allumage_hybride_a_15_b_c_ff2_0 ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_1_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_2_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_3_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_4_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_5_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_6_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_7_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_8_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_9_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_10_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_11_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_12_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_13_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_14_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_15_b_c_data_out ;
wire comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n ;
wire tokenin_echelle_in ;
wire ladder_fpga_fifo21_wr ;
wire adc_cnt_enable ;
wire ladder_fpga_rclk_echelle ;
wire ladder_fpga_fifo21_wr_enable ;
wire level_shifter_dac_sck_en ;
wire un1_reset_n_2_x ;
wire \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration  ;
wire tokenin_pulse_ok ;
wire \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i  ;
wire ladder_fpga_busy ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11  ;
wire comp_mesure_temperature_temperature_out_e ;
wire COMP_ladder_fpga_SC_DEBUG_REG_a_20_d_e_scan_out ;
wire COM_LADDER_SC_INSTRUC_REG_a_2_d_e_data_out ;
wire COM_LADDER_SC_INSTRUC_REG_a_3_d_e_data_out ;
wire COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out_1 ;
wire COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out ;
wire COM_LADDER_SC_INSTRUC_REG_a_1_d_e_data_out ;
wire COM_LADDER_SC_INSTRUC_REG_a_4_b_c_data_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_6_d_e_data_out ;
wire ladder_fpga_fifo21_input_1_0_20__g0_i_m2 ;
wire N_658 ;
wire N_659 ;
wire N_660 ;
wire N_661 ;
wire N_662 ;
wire N_663 ;
wire state_readout_ns_0_1__g0_0 ;
wire state_readout_ns_0_3__g0_0 ;
wire state_readout_ns_0_4__g0_0 ;
wire state_readout_ns_0_5__g0_0 ;
wire state_readout_ns_a2_0_0__g0_x ;
wire N_780 ;
wire N_781 ;
wire N_782 ;
wire N_783 ;
wire N_784 ;
wire N_785 ;
wire N_786 ;
wire N_805_ip ;
wire ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0 ;
wire ladder_fpga_level_shifter_dac_state_illegalpipe1 ;
wire ladder_fpga_level_shifter_dac_state_illegalpipe2 ;
wire ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0 ;
wire N_921 ;
wire N_922 ;
wire N_923 ;
wire N_924 ;
wire N_925 ;
wire N_926 ;
wire ladder_fpga_event_controller_state_226 ;
wire N_942_ip ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_event_controller_state_ns_0_2__g0_i ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_event_controller_state_ns_0_3__g0_i ;
wire ladder_fpga_event_controller_state_illegalpipe1 ;
wire ladder_fpga_event_controller_state_illegalpipe2 ;
wire ladder_fpga_mux_status_count_integer_n1 ;
wire ladder_fpga_mux_status_count_integer_n2_0_g0 ;
wire ladder_fpga_nbr_hold_c0_combout ;
wire ladder_fpga_nbr_hold_c0_cout ;
wire ladder_fpga_nbr_hold_c1_combout ;
wire ladder_fpga_nbr_hold_c1_cout ;
wire ladder_fpga_nbr_hold_c2_combout ;
wire ladder_fpga_nbr_hold_c2_cout ;
wire ladder_fpga_nbr_hold_c3_combout ;
wire ladder_fpga_nbr_hold_c3_cout ;
wire ladder_fpga_nbr_hold_c4_combout ;
wire ladder_fpga_nbr_hold_c4_cout ;
wire ladder_fpga_nbr_hold_c5_combout ;
wire ladder_fpga_nbr_hold_c5_cout ;
wire ladder_fpga_nbr_hold_c6_combout ;
wire ladder_fpga_nbr_hold_c6_cout ;
wire ladder_fpga_nbr_hold_c7_combout ;
wire ladder_fpga_nbr_hold_c7_cout ;
wire ladder_fpga_nbr_hold_c8_combout ;
wire ladder_fpga_nbr_hold_c8_cout ;
wire ladder_fpga_nbr_hold_c9_combout ;
wire ladder_fpga_nbr_hold_c9_cout ;
wire ladder_fpga_nbr_hold_c10_combout ;
wire ladder_fpga_nbr_hold_c10_cout ;
wire ladder_fpga_nbr_hold_c11_combout ;
wire ladder_fpga_nbr_test_c0_combout ;
wire ladder_fpga_nbr_test_c0_cout ;
wire ladder_fpga_nbr_test_c1_combout ;
wire ladder_fpga_nbr_test_c1_cout ;
wire ladder_fpga_nbr_test_c2_combout ;
wire ladder_fpga_nbr_test_c2_cout ;
wire ladder_fpga_nbr_test_c3_combout ;
wire ladder_fpga_nbr_test_c3_cout ;
wire ladder_fpga_nbr_test_c4_combout ;
wire ladder_fpga_nbr_test_c4_cout ;
wire ladder_fpga_nbr_test_c5_combout ;
wire ladder_fpga_nbr_test_c5_cout ;
wire ladder_fpga_nbr_test_c6_combout ;
wire ladder_fpga_nbr_test_c6_cout ;
wire ladder_fpga_nbr_test_c7_combout ;
wire ladder_fpga_nbr_test_c7_cout ;
wire ladder_fpga_nbr_test_c8_combout ;
wire ladder_fpga_nbr_test_c8_cout ;
wire ladder_fpga_nbr_test_c9_combout ;
wire ladder_fpga_nbr_test_c9_cout ;
wire ladder_fpga_nbr_test_c10_combout ;
wire ladder_fpga_nbr_test_c10_cout ;
wire ladder_fpga_nbr_test_c11_combout ;
wire tokenin_pulse_duration_n0_0_g0 ;
wire tokenin_pulse_duration_n1_0_g0 ;
wire tokenin_pulse_duration_n2_0_g0 ;
wire tokenin_pulse_duration_n3_0_g0 ;
wire cnt_readout_c0_combout ;
wire cnt_readout_c0_cout ;
wire cnt_readout_c1_combout ;
wire cnt_readout_c1_cout ;
wire cnt_readout_c2_combout ;
wire cnt_readout_c2_cout ;
wire cnt_readout_c3_combout ;
wire cnt_readout_c3_cout ;
wire cnt_readout_c4_combout ;
wire cnt_readout_c4_cout ;
wire cnt_readout_c5_combout ;
wire cnt_readout_c5_cout ;
wire cnt_readout_c6_combout ;
wire cnt_readout_c6_cout ;
wire cnt_readout_c7_combout ;
wire cnt_readout_c7_cout ;
wire cnt_readout_c8_combout ;
wire cnt_readout_c8_cout ;
wire cnt_readout_c9_combout ;
wire ladder_fpga_nbr_rclk_echelle_c0_combout ;
wire ladder_fpga_nbr_rclk_echelle_c0_cout ;
wire ladder_fpga_nbr_rclk_echelle_c1_combout ;
wire ladder_fpga_nbr_rclk_echelle_c1_cout ;
wire ladder_fpga_nbr_rclk_echelle_c2_combout ;
wire ladder_fpga_nbr_rclk_echelle_c2_cout ;
wire ladder_fpga_nbr_rclk_echelle_c3_combout ;
wire ladder_fpga_nbr_rclk_echelle_c3_cout ;
wire ladder_fpga_nbr_rclk_echelle_c4_combout ;
wire ladder_fpga_nbr_rclk_echelle_c4_cout ;
wire ladder_fpga_nbr_rclk_echelle_c5_combout ;
wire ladder_fpga_nbr_rclk_echelle_c5_cout ;
wire ladder_fpga_nbr_rclk_echelle_c6_combout ;
wire ladder_fpga_nbr_rclk_echelle_c6_cout ;
wire ladder_fpga_nbr_rclk_echelle_c7_combout ;
wire ladder_fpga_nbr_rclk_echelle_c7_cout ;
wire ladder_fpga_nbr_rclk_echelle_c8_combout ;
wire ladder_fpga_nbr_rclk_echelle_c8_cout ;
wire ladder_fpga_nbr_rclk_echelle_c9_combout ;
wire ladder_fpga_nbr_rclk_echelle_c9_cout ;
wire ladder_fpga_nbr_rclk_echelle_c10_combout ;
wire ladder_fpga_nbr_rclk_echelle_c10_cout ;
wire ladder_fpga_nbr_rclk_echelle_c11_combout ;
wire ladder_fpga_nbr_rclk_echelle_c11_cout ;
wire ladder_fpga_nbr_rclk_echelle_c12_combout ;
wire ladder_fpga_nbr_rclk_echelle_c12_cout ;
wire ladder_fpga_nbr_rclk_echelle_c13_combout ;
wire un1_ladder_fpga_event_controller_state_2 ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u  ;
wire test_16hybrides_x ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un83_roboclock_adc_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un72_roboclock_adc_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un61_roboclock_adc_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un50_roboclock_adc_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un39_roboclock_adc_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un28_roboclock_adc_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un17_roboclock_adc_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un6_roboclock_adc_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un41_roboclock_horloge40_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un30_roboclock_horloge40_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un19_roboclock_horloge40_phase_in ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un8_roboclock_horloge40_phase_in ;
wire COMP_ladder_fpga_SC_MUX_OUT_z_x ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_10  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_3  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_11_x  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_4_x  ;
wire comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_tokenin_hyb_i_x ;
wire comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_tokenin_hyb_i_x ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_sc_updateDR_0x09_15 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_clockIR_0_a2 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_N_989_i_0_g0 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_N_987_i_0_g0 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_N_983_i_0_g0 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_N_981_i_0_g0 ;
wire N_874_i_0_g0 ;
wire N_871_i_0_g0 ;
wire N_866_i_0_g0 ;
wire N_864_i_0_g0 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_N_739_i_0_g0_i ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i ;
wire ladder_fpga_fifo21_wr_0_0_g0_i_o4 ;
wire ladder_fpga_fifo21_input_1_0_0__m4 ;
wire ladder_fpga_fifo21_input_1_0_1__m4 ;
wire ladder_fpga_fifo21_input_1_0_2__m4 ;
wire ladder_fpga_fifo21_input_1_0_3__m4 ;
wire ladder_fpga_fifo21_input_1_0_4__m4 ;
wire ladder_fpga_fifo21_input_1_0_5__m4 ;
wire ladder_fpga_fifo21_input_1_0_6__m4 ;
wire ladder_fpga_fifo21_input_1_0_7__m4 ;
wire ladder_fpga_fifo21_input_1_0_8__m4 ;
wire ladder_fpga_fifo21_input_1_0_9__m4 ;
wire ladder_fpga_fifo21_input_1_0_10__m4 ;
wire ladder_fpga_fifo21_input_1_0_11__m4 ;
wire ladder_fpga_fifo21_input_1_0_12__m4 ;
wire ladder_fpga_fifo21_input_1_0_13__m4 ;
wire ladder_fpga_fifo21_input_1_0_14__m4 ;
wire ladder_fpga_fifo21_input_1_0_15__m4 ;
wire ladder_fpga_fifo21_input_1_0_16__m4 ;
wire ladder_fpga_fifo21_input_1_0_17__m4 ;
wire ladder_fpga_fifo21_input_1_0_18__m4 ;
wire ladder_fpga_fifo21_input_1_0_19__m4 ;
wire state_readout_ns_0_3__g2 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_state_readout_ns_0_4__g2 ;
wire cnt_rclk_e0_0_g2 ;
wire cnt_rclk_e0_0_g0_e ;
wire cnt_rclk_e1_0_g2 ;
wire cnt_rclk_e2_0_g2 ;
wire cnt_rclk_e3_0_g2 ;
wire ladder_fpga_adc_select_n ;
wire ladder_fpga_fifo21_empty_pipe ;
wire N_893_i_0_g0 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_adc_select_n_1_0_0_g0 ;
wire ladder_fpga_fifo21_wr_0_0_g1_0_439_i ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_11_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_13_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_15_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_17_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_19_b_c_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_2_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_4_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_6_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_8_d_e_data_out_4 ;
wire level_shifter_dac_load_indice_n0_i_i_0_g0 ;
wire level_shifter_dac_load_indice_n1_i_i_0_g0 ;
wire level_shifter_dac_load_indice_n2_i_i_0_g0 ;
wire level_shifter_dac_load_indice_n3_i_i_0_g0 ;
wire \proc_ladder_fpga_data_packer.shiftreg_clr2_1  ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR ;
wire temperature_c ;
wire junk2 ;
wire level_shifter_dac_sck_x ;
wire comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tdo_echelle_15 ;
wire COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_data_out ;
wire COMP_ladder_fpga_SC_REF_LATCHUP_a_1_b_c_data_out ;
wire comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tck_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tck_hyb_0_a2_x ;
wire comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tck_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tck_hyb_0_a2_x ;
wire comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tck_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tck_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tck_hyb_0_a2_x ;
wire comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tck_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tck_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tck_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tck_hyb_0_a2_x ;
wire comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tck_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tck_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tck_hyb_0_a2_x ;
wire comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tms_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tms_hyb_0_a2_x ;
wire comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tms_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tms_hyb_0_a2_x ;
wire comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tms_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tms_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tms_hyb_0_a2_x ;
wire comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tms_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tms_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tms_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tms_hyb_0_a2_x ;
wire comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tms_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tms_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tms_hyb_0_a2_x ;
wire G_629 ;
wire comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tdi_hyb_0_a2 ;
wire reset_n_c ;
wire des_lock_c ;
wire tokenin_echelle_c ;
wire testin_echelle_c ;
wire holdin_echelle_c ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tms_c ;
wire ladder_fpga_sc_tdi_c ;
wire des_bist_pass_c ;
wire usb_present_c ;
wire usb_ready_n_c ;
wire debug_present_n_c ;
wire xtal_en_c ;
wire sc_serdes_ou_connec_c ;
wire fpga_serdes_ou_connec_c ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_G_646 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_G_665 ;
wire allumage_hybride_a_0_d_e_ff2en ;
wire allumage_hybride_a_0_d_e_sc_updateDR_0x09_ret ;
wire allumage_hybride_a_1_d_e_ff2en ;
wire allumage_hybride_a_1_d_e_sc_updateDR_0x09_0_ret ;
wire allumage_hybride_a_2_d_e_ff2en ;
wire allumage_hybride_a_2_d_e_sc_updateDR_0x09_1_ret ;
wire allumage_hybride_a_3_d_e_ff2en ;
wire allumage_hybride_a_3_d_e_sc_updateDR_0x09_2_ret ;
wire allumage_hybride_a_4_d_e_ff2en ;
wire allumage_hybride_a_4_d_e_sc_updateDR_0x09_3_ret ;
wire allumage_hybride_a_5_d_e_ff2en ;
wire allumage_hybride_a_5_d_e_sc_updateDR_0x09_4_ret ;
wire allumage_hybride_a_6_d_e_ff2en ;
wire allumage_hybride_a_6_d_e_sc_updateDR_0x09_5_ret ;
wire allumage_hybride_a_7_d_e_ff2en ;
wire allumage_hybride_a_7_d_e_sc_updateDR_0x09_6_ret ;
wire allumage_hybride_a_8_d_e_ff2en ;
wire allumage_hybride_a_8_d_e_sc_updateDR_0x09_7_ret ;
wire allumage_hybride_a_9_d_e_ff2en ;
wire allumage_hybride_a_9_d_e_sc_updateDR_0x09_8_ret ;
wire allumage_hybride_a_10_d_e_ff2en ;
wire allumage_hybride_a_10_d_e_sc_updateDR_0x09_9_ret ;
wire allumage_hybride_a_11_d_e_ff2en ;
wire allumage_hybride_a_11_d_e_sc_updateDR_0x09_10_ret ;
wire allumage_hybride_a_12_d_e_ff2en ;
wire allumage_hybride_a_12_d_e_sc_updateDR_0x09_11_ret ;
wire allumage_hybride_a_13_d_e_ff2en ;
wire allumage_hybride_a_13_d_e_sc_updateDR_0x09_12_ret ;
wire allumage_hybride_a_14_d_e_ff2en ;
wire allumage_hybride_a_14_d_e_sc_updateDR_0x09_13_ret ;
wire allumage_hybride_a_15_b_c_ff2en ;
wire allumage_hybride_a_15_b_c_sc_updateDR_0x09_14_ret ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15  ;
wire ladder_fpga_level_shifter_dac_state_119 ;
wire cnt_rclk_c1 ;
wire tokenin_pulse_duration_c1 ;
wire level_shifter_dac_load_indice_295_1 ;
wire un1_ladder_fpga_level_shifter_dac_state_4_0 ;
wire level_shifter_dac_load_indice_c0 ;
wire COMP_ladder_fpga_SC_MUX_TDO_dr_scan_out_31 ;
wire \proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3  ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2 ;
wire ladder_fpga_fifo21_input_11_sn_m3 ;
wire ladder_fpga_fifo21_input_1_0_4__m2 ;
wire ladder_fpga_fifo21_input_1_0_8__m2 ;
wire ladder_fpga_fifo21_input_1_0_10__m2 ;
wire ladder_fpga_fifo21_input_1_0_11__m2 ;
wire ladder_fpga_fifo21_input_1_0_13__m2 ;
wire ladder_fpga_fifo21_input_1_0_14__m2 ;
wire ladder_fpga_fifo21_input_1_0_16__m2 ;
wire ladder_fpga_fifo21_input_1_0_17__m2 ;
wire ladder_fpga_fifo21_input_1_0_18__m2 ;
wire ladder_fpga_fifo21_input_1_0_19__m2 ;
wire ladder_fpga_fifo21_wr_0_0_g1_0_i_a5_0_1 ;
wire ladder_fpga_fifo21_input_1_0_6__m2 ;
wire ladder_fpga_fifo21_input_1_0_2__m2 ;
wire ladder_fpga_fifo21_input_1_0_9__m2 ;
wire ladder_fpga_fifo21_input_1_0_15__m2 ;
wire ladder_fpga_fifo21_input_1_0_12__m2 ;
wire ladder_fpga_fifo21_input_1_0_7__m2 ;
wire ladder_fpga_fifo21_input_1_0_5__m2 ;
wire ladder_fpga_fifo21_input_1_0_3__m2 ;
wire ladder_fpga_fifo21_input_1_0_1__m2 ;
wire ladder_fpga_fifo21_input_1_0_0__m2 ;
wire ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1 ;
wire ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1_1 ;
wire \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3_4  ;
wire state_readout_ns_0_3__g0_0_a3_6 ;
wire state_readout_ns_0_3__g0_0_a3_7 ;
wire \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_5  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_6  ;
wire ladder_fpga_level_shifter_dac_state_illegal_2 ;
wire ladder_fpga_fifo21_input_1_0_0__g0_0_o4 ;
wire ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 ;
wire ladder_fpga_fifo21_input_11_sn_m8 ;
wire \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle  ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_G_662 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_G_656 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_G_653 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_G_650 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_sc_updateDR_0x09_0_0_g0 ;
wire cnt_readoutlde ;
wire ladder_fpga_nbr_rclk_echellelde ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a  ;
wire ladder_fpga_fifo21_input_1_0_20__g0_i_m2_a ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15_a  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12_a  ;
wire state_readout_ns_0_3__g0_0_a ;
wire ladder_fpga_event_controller_state_illegal_a ;
wire ladder_fpga_level_shifter_dac_state_illegal_a ;
wire N_1074_i_0_369_i_a2_i ;
wire ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i ;
wire ladder_fpga_level_shifter_dac_state_129_x_i ;
wire ladder_fpga_event_controller_state_236_x_i ;
wire ladder_fpga_sc_tck_c_i_i ;
wire c1_derived_clock_RNIFQJ9 ;
wire c2_derived_clock_RNIG8F8 ;
wire c0_derived_clock_RNIECOA ;
wire reset_n_in_RNI6VGA ;
wire ladder_fpga_rclk_16hybrides_out_RNO ;
wire hold_16hybrides_out_RNO ;
wire level_shifter_dac_ld_cs_n_out_RNO ;
wire dcfifo_component_RNI8V0A ;
wire level_shifter_dac_ld_cs_nz ;
wire level_shifter_dac_sdiz ;
wire ladder_fpga_fifo21_empty_pipe_i ;
wire un1_ladder_fpga_event_controller_state_2_i ;
wire N_1074_i_0_369_i_a2_i_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @40:1937
  dffeas ladder_fpga_nbr_hold_0_ (
	.q(ladder_fpga_nbr_hold[0]),
	.d(ladder_fpga_nbr_hold_c0_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_0_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_1_ (
	.q(ladder_fpga_nbr_hold[1]),
	.d(ladder_fpga_nbr_hold_c1_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_1_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_2_ (
	.q(ladder_fpga_nbr_hold[2]),
	.d(ladder_fpga_nbr_hold_c2_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_2_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_3_ (
	.q(ladder_fpga_nbr_hold[3]),
	.d(ladder_fpga_nbr_hold_c3_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_3_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_4_ (
	.q(ladder_fpga_nbr_hold[4]),
	.d(ladder_fpga_nbr_hold_c4_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_4_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_5_ (
	.q(ladder_fpga_nbr_hold[5]),
	.d(ladder_fpga_nbr_hold_c5_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_5_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_6_ (
	.q(ladder_fpga_nbr_hold[6]),
	.d(ladder_fpga_nbr_hold_c6_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_6_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_7_ (
	.q(ladder_fpga_nbr_hold[7]),
	.d(ladder_fpga_nbr_hold_c7_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_7_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_8_ (
	.q(ladder_fpga_nbr_hold[8]),
	.d(ladder_fpga_nbr_hold_c8_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_8_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_9_ (
	.q(ladder_fpga_nbr_hold[9]),
	.d(ladder_fpga_nbr_hold_c9_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_9_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_10_ (
	.q(ladder_fpga_nbr_hold[10]),
	.d(ladder_fpga_nbr_hold_c10_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_10_.is_wysiwyg="TRUE";
// @40:1937
  dffeas ladder_fpga_nbr_hold_11_ (
	.q(ladder_fpga_nbr_hold[11]),
	.d(ladder_fpga_nbr_hold_c11_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_11_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_0_ (
	.q(ladder_fpga_nbr_test[0]),
	.d(ladder_fpga_nbr_test_c0_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_0_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_1_ (
	.q(ladder_fpga_nbr_test[1]),
	.d(ladder_fpga_nbr_test_c1_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_1_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_2_ (
	.q(ladder_fpga_nbr_test[2]),
	.d(ladder_fpga_nbr_test_c2_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_2_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_3_ (
	.q(ladder_fpga_nbr_test[3]),
	.d(ladder_fpga_nbr_test_c3_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_3_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_4_ (
	.q(ladder_fpga_nbr_test[4]),
	.d(ladder_fpga_nbr_test_c4_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_4_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_5_ (
	.q(ladder_fpga_nbr_test[5]),
	.d(ladder_fpga_nbr_test_c5_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_5_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_6_ (
	.q(ladder_fpga_nbr_test[6]),
	.d(ladder_fpga_nbr_test_c6_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_6_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_7_ (
	.q(ladder_fpga_nbr_test[7]),
	.d(ladder_fpga_nbr_test_c7_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_7_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_8_ (
	.q(ladder_fpga_nbr_test[8]),
	.d(ladder_fpga_nbr_test_c8_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_8_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_9_ (
	.q(ladder_fpga_nbr_test[9]),
	.d(ladder_fpga_nbr_test_c9_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_9_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_10_ (
	.q(ladder_fpga_nbr_test[10]),
	.d(ladder_fpga_nbr_test_c10_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_10_.is_wysiwyg="TRUE";
// @40:1946
  dffeas ladder_fpga_nbr_test_11_ (
	.q(ladder_fpga_nbr_test[11]),
	.d(ladder_fpga_nbr_test_c11_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_11_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_readout_0_ (
	.q(cnt_readout[0]),
	.d(cnt_readout_c0_combout),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_readoutlde),
	.asdata(cnt_readout[0]),
	.aload(GND),
	.sclr(N_1074_i_0_369_i_a2_i_i),
	.sload(un1_reset_n_2_x)
);
defparam cnt_readout_0_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_readout_1_ (
	.q(cnt_readout[1]),
	.d(cnt_readout_c1_combout),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_readoutlde),
	.asdata(cnt_readout[1]),
	.aload(GND),
	.sclr(N_1074_i_0_369_i_a2_i_i),
	.sload(un1_reset_n_2_x)
);
defparam cnt_readout_1_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_readout_2_ (
	.q(cnt_readout[2]),
	.d(cnt_readout_c2_combout),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_readoutlde),
	.asdata(cnt_readout[2]),
	.aload(GND),
	.sclr(N_1074_i_0_369_i_a2_i_i),
	.sload(un1_reset_n_2_x)
);
defparam cnt_readout_2_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_readout_3_ (
	.q(cnt_readout[3]),
	.d(cnt_readout_c3_combout),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_readoutlde),
	.asdata(cnt_readout[3]),
	.aload(GND),
	.sclr(N_1074_i_0_369_i_a2_i_i),
	.sload(un1_reset_n_2_x)
);
defparam cnt_readout_3_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_readout_4_ (
	.q(cnt_readout[4]),
	.d(cnt_readout_c4_combout),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_readoutlde),
	.asdata(cnt_readout[4]),
	.aload(GND),
	.sclr(N_1074_i_0_369_i_a2_i_i),
	.sload(un1_reset_n_2_x)
);
defparam cnt_readout_4_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_readout_5_ (
	.q(cnt_readout[5]),
	.d(cnt_readout_c5_combout),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_readoutlde),
	.asdata(cnt_readout[5]),
	.aload(GND),
	.sclr(N_1074_i_0_369_i_a2_i_i),
	.sload(un1_reset_n_2_x)
);
defparam cnt_readout_5_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_readout_6_ (
	.q(cnt_readout[6]),
	.d(cnt_readout_c6_combout),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_readoutlde),
	.asdata(cnt_readout[6]),
	.aload(GND),
	.sclr(N_1074_i_0_369_i_a2_i_i),
	.sload(un1_reset_n_2_x)
);
defparam cnt_readout_6_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_readout_7_ (
	.q(cnt_readout[7]),
	.d(cnt_readout_c7_combout),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_readoutlde),
	.asdata(cnt_readout[7]),
	.aload(GND),
	.sclr(N_1074_i_0_369_i_a2_i_i),
	.sload(un1_reset_n_2_x)
);
defparam cnt_readout_7_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_readout_8_ (
	.q(cnt_readout[8]),
	.d(cnt_readout_c8_combout),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_readoutlde),
	.asdata(cnt_readout[8]),
	.aload(GND),
	.sclr(N_1074_i_0_369_i_a2_i_i),
	.sload(un1_reset_n_2_x)
);
defparam cnt_readout_8_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_readout_9_ (
	.q(cnt_readout[9]),
	.d(cnt_readout_c9_combout),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_readoutlde),
	.asdata(cnt_readout[9]),
	.aload(GND),
	.sclr(N_1074_i_0_369_i_a2_i_i),
	.sload(un1_reset_n_2_x)
);
defparam cnt_readout_9_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_0_ (
	.q(ladder_fpga_nbr_rclk_echelle[0]),
	.d(ladder_fpga_nbr_rclk_echelle_c0_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_0_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_1_ (
	.q(ladder_fpga_nbr_rclk_echelle[1]),
	.d(ladder_fpga_nbr_rclk_echelle_c1_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_1_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_2_ (
	.q(ladder_fpga_nbr_rclk_echelle[2]),
	.d(ladder_fpga_nbr_rclk_echelle_c2_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_2_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_3_ (
	.q(ladder_fpga_nbr_rclk_echelle[3]),
	.d(ladder_fpga_nbr_rclk_echelle_c3_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_3_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_4_ (
	.q(ladder_fpga_nbr_rclk_echelle[4]),
	.d(ladder_fpga_nbr_rclk_echelle_c4_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_4_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_5_ (
	.q(ladder_fpga_nbr_rclk_echelle[5]),
	.d(ladder_fpga_nbr_rclk_echelle_c5_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0 [5]),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_5_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_6_ (
	.q(ladder_fpga_nbr_rclk_echelle[6]),
	.d(ladder_fpga_nbr_rclk_echelle_c6_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_6_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_7_ (
	.q(ladder_fpga_nbr_rclk_echelle[7]),
	.d(ladder_fpga_nbr_rclk_echelle_c7_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_7_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_8_ (
	.q(ladder_fpga_nbr_rclk_echelle[8]),
	.d(ladder_fpga_nbr_rclk_echelle_c8_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_8_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_9_ (
	.q(ladder_fpga_nbr_rclk_echelle[9]),
	.d(ladder_fpga_nbr_rclk_echelle_c9_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_9_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_10_ (
	.q(ladder_fpga_nbr_rclk_echelle[10]),
	.d(ladder_fpga_nbr_rclk_echelle_c10_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_10_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_11_ (
	.q(ladder_fpga_nbr_rclk_echelle[11]),
	.d(ladder_fpga_nbr_rclk_echelle_c11_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11 ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_11_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_12_ (
	.q(ladder_fpga_nbr_rclk_echelle[12]),
	.d(ladder_fpga_nbr_rclk_echelle_c12_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0 [12]),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_12_.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_nbr_rclk_echelle_13_ (
	.q(ladder_fpga_nbr_rclk_echelle[13]),
	.d(ladder_fpga_nbr_rclk_echelle_c13_combout),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0 [13]),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i)
);
defparam ladder_fpga_nbr_rclk_echelle_13_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_rclk_3_ (
	.q(cnt_rclk[3]),
	.d(cnt_rclk_e3_0_g2),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_rclk_e0_0_g0_e),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_rclk_3_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_rclk_2_ (
	.q(cnt_rclk[2]),
	.d(cnt_rclk_e2_0_g2),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_rclk_e0_0_g0_e),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_rclk_2_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_rclk_1_ (
	.q(cnt_rclk[1]),
	.d(cnt_rclk_e1_0_g2),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_rclk_e0_0_g0_e),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_rclk_1_.is_wysiwyg="TRUE";
// @40:1453
  dffeas cnt_rclk_0_ (
	.q(cnt_rclk[0]),
	.d(cnt_rclk_e0_0_g2),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(cnt_rclk_e0_0_g0_e),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_rclk_0_.is_wysiwyg="TRUE";
// @40:2149
  dffeas level_shifter_dac_load_indice_3_ (
	.q(level_shifter_dac_load_indice[3]),
	.d(level_shifter_dac_load_indice_n3_i_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_load_indice_3_.is_wysiwyg="TRUE";
// @40:2149
  dffeas level_shifter_dac_load_indice_2_ (
	.q(level_shifter_dac_load_indice[2]),
	.d(level_shifter_dac_load_indice_n2_i_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_load_indice_2_.is_wysiwyg="TRUE";
// @40:2149
  dffeas level_shifter_dac_load_indice_1_ (
	.q(level_shifter_dac_load_indice[1]),
	.d(level_shifter_dac_load_indice_n1_i_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_load_indice_1_.is_wysiwyg="TRUE";
// @40:2149
  dffeas level_shifter_dac_load_indice_0_ (
	.q(level_shifter_dac_load_indice[0]),
	.d(level_shifter_dac_load_indice_n0_i_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_load_indice_0_.is_wysiwyg="TRUE";
// @40:2114
  dffeas tokenin_pulse_duration_3_ (
	.q(tokenin_pulse_duration[3]),
	.d(tokenin_pulse_duration_n3_0_g0),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_pulse_duration_3_.is_wysiwyg="TRUE";
// @40:2114
  dffeas tokenin_pulse_duration_2_ (
	.q(tokenin_pulse_duration[2]),
	.d(tokenin_pulse_duration_n2_0_g0),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_pulse_duration_2_.is_wysiwyg="TRUE";
// @40:2114
  dffeas tokenin_pulse_duration_1_ (
	.q(tokenin_pulse_duration[1]),
	.d(tokenin_pulse_duration_n1_0_g0),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_pulse_duration_1_.is_wysiwyg="TRUE";
// @40:2114
  dffeas tokenin_pulse_duration_0_ (
	.q(tokenin_pulse_duration[0]),
	.d(tokenin_pulse_duration_n0_0_g0),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_pulse_duration_0_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_status_count_integer_2_ (
	.q(ladder_fpga_mux_status_count_integer[2]),
	.d(ladder_fpga_mux_status_count_integer_n2_0_g0),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_status_count_integer_2_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_status_count_integer_1_ (
	.q(ladder_fpga_mux_status_count_integer[1]),
	.d(ladder_fpga_mux_status_count_integer_n1),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_status_count_integer_1_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_status_count_integer_0_ (
	.q(ladder_fpga_mux_status_count_integer[0]),
	.d(ladder_fpga_mux_status_count_integer_RNO[0]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_status_count_integer_0_.is_wysiwyg="TRUE";
// @40:1435
  dffeas ladder_fpga_event_controller_state_0_ (
	.q(ladder_fpga_event_controller_state_ip[0]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_N_989_i_0_g0),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(ladder_fpga_event_controller_state_236_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_0_.is_wysiwyg="TRUE";
// @40:1429
  dffeas ladder_fpga_event_controller_state_1_ (
	.q(ladder_fpga_event_controller_state_ip[1]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_N_987_i_0_g0),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(ladder_fpga_event_controller_state_236_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_1_.is_wysiwyg="TRUE";
// @40:1417
  dffeas ladder_fpga_event_controller_state_2_ (
	.q(ladder_fpga_event_controller_state_ip[2]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_event_controller_state_ns_0_3__g0_i),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(ladder_fpga_event_controller_state_236_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_2_.is_wysiwyg="TRUE";
// @40:1409
  dffeas ladder_fpga_event_controller_state_3_ (
	.q(ladder_fpga_event_controller_state_ip[3]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_event_controller_state_ns_0_2__g0_i),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(ladder_fpga_event_controller_state_236_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_3_.is_wysiwyg="TRUE";
// @40:1399
  dffeas ladder_fpga_event_controller_state_4_ (
	.q(ladder_fpga_event_controller_state_ip[4]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_N_983_i_0_g0),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(ladder_fpga_event_controller_state_236_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_4_.is_wysiwyg="TRUE";
// @40:1393
  dffeas ladder_fpga_event_controller_state_5_ (
	.q(ladder_fpga_event_controller_state[5]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_N_981_i_0_g0),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(ladder_fpga_event_controller_state_236_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_5_.is_wysiwyg="TRUE";
// @40:1389
  dffeas ladder_fpga_event_controller_state_illegalpipe2_Z (
	.q(ladder_fpga_event_controller_state_illegalpipe2),
	.d(ladder_fpga_event_controller_state_illegalpipe1),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_illegalpipe2_Z.is_wysiwyg="TRUE";
// @40:1389
  dffeas ladder_fpga_event_controller_state_illegalpipe1_Z (
	.q(ladder_fpga_event_controller_state_illegalpipe1),
	.d(N_942_ip),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_illegalpipe1_Z.is_wysiwyg="TRUE";
// @40:2197
  dffeas ladder_fpga_level_shifter_dac_state_0_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[0]),
	.d(N_874_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_129_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_0_.is_wysiwyg="TRUE";
// @40:2188
  dffeas ladder_fpga_level_shifter_dac_state_1_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[1]),
	.d(ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_129_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_1_.is_wysiwyg="TRUE";
// @40:2178
  dffeas ladder_fpga_level_shifter_dac_state_2_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[2]),
	.d(N_871_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_129_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_2_.is_wysiwyg="TRUE";
// @40:2173
  dffeas ladder_fpga_level_shifter_dac_state_3_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[3]),
	.d(ladder_fpga_level_shifter_dac_state_ip[4]),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_129_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_3_.is_wysiwyg="TRUE";
// @40:2169
  dffeas ladder_fpga_level_shifter_dac_state_4_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[4]),
	.d(ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_129_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_4_.is_wysiwyg="TRUE";
// @40:2159
  dffeas ladder_fpga_level_shifter_dac_state_5_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[5]),
	.d(N_866_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_129_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_5_.is_wysiwyg="TRUE";
// @40:2156
  dffeas ladder_fpga_level_shifter_dac_state_6_ (
	.q(ladder_fpga_level_shifter_dac_state[6]),
	.d(N_864_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_129_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_6_.is_wysiwyg="TRUE";
// @40:2149
  dffeas ladder_fpga_level_shifter_dac_state_illegalpipe2_Z (
	.q(ladder_fpga_level_shifter_dac_state_illegalpipe2),
	.d(ladder_fpga_level_shifter_dac_state_illegalpipe1),
	.clk(c2_derived_clock_RNIG8F8),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_illegalpipe2_Z.is_wysiwyg="TRUE";
// @40:2149
  dffeas ladder_fpga_level_shifter_dac_state_illegalpipe1_Z (
	.q(ladder_fpga_level_shifter_dac_state_illegalpipe1),
	.d(N_805_ip),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_illegalpipe1_Z.is_wysiwyg="TRUE";
// @40:1516
  dffeas state_readout_0_ (
	.q(state_readout[0]),
	.d(state_readout_ns_0_5__g0_0),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_readout_0_.is_wysiwyg="TRUE";
// @40:1496
  dffeas state_readout_1_ (
	.q(state_readout[1]),
	.d(state_readout_ns_0_4__g0_0),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_readout_1_.is_wysiwyg="TRUE";
// @40:1486
  dffeas state_readout_2_ (
	.q(state_readout[2]),
	.d(state_readout_ns_0_3__g0_0),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_readout_2_.is_wysiwyg="TRUE";
// @40:1345
  dffeas state_readout_3_ (
	.q(state_readout[3]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_N_739_i_0_g0_i),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_readout_3_.is_wysiwyg="TRUE";
// @40:1467
  dffeas state_readout_4_ (
	.q(state_readout[4]),
	.d(state_readout_ns_0_1__g0_0),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_readout_4_.is_wysiwyg="TRUE";
// @40:1460
  dffeas state_readout_5_ (
	.q(state_readout[5]),
	.d(state_readout_ns_a2_0_0__g0_x),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_readout_5_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_15_ (
	.q(data_serial_m[15]),
	.d(data_serial_c[15]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_15_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_14_ (
	.q(data_serial_m[14]),
	.d(data_serial_c[14]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_14_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_13_ (
	.q(data_serial_m[13]),
	.d(data_serial_c[13]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_13_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_12_ (
	.q(data_serial_m[12]),
	.d(data_serial_c[12]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_12_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_11_ (
	.q(data_serial_m[11]),
	.d(data_serial_c[11]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_11_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_10_ (
	.q(data_serial_m[10]),
	.d(data_serial_c[10]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_10_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_9_ (
	.q(data_serial_m[9]),
	.d(data_serial_c[9]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_9_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_8_ (
	.q(data_serial_m[8]),
	.d(data_serial_c[8]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_8_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_7_ (
	.q(data_serial_m[7]),
	.d(data_serial_c[7]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_7_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_6_ (
	.q(data_serial_m[6]),
	.d(data_serial_c[6]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_6_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_5_ (
	.q(data_serial_m[5]),
	.d(data_serial_c[5]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_5_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_4_ (
	.q(data_serial_m[4]),
	.d(data_serial_c[4]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_4_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_3_ (
	.q(data_serial_m[3]),
	.d(data_serial_c[3]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_3_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_2_ (
	.q(data_serial_m[2]),
	.d(data_serial_c[2]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_2_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_1_ (
	.q(data_serial_m[1]),
	.d(data_serial_c[1]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_1_.is_wysiwyg="TRUE";
// @40:1807
  dffeas data_serial_m_0_ (
	.q(data_serial_m[0]),
	.d(data_serial_c[0]),
	.clk(ladder_fpga_clock80MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_serial_m_0_.is_wysiwyg="TRUE";
// @40:1533
  dffeas ladder_fpga_adc_bit_count_cs_integer_del_3_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_del[3]),
	.d(ladder_fpga_adc_bit_count_cs_integer_RNI3A5[3]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_3_.is_wysiwyg="TRUE";
// @40:1533
  dffeas ladder_fpga_adc_bit_count_cs_integer_del_2_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_del[2]),
	.d(ladder_fpga_adc_bit_count_cs_integer_RNI295[2]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_2_.is_wysiwyg="TRUE";
// @40:1533
  dffeas ladder_fpga_adc_bit_count_cs_integer_del_1_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_del[1]),
	.d(ladder_fpga_adc_bit_count_cs_integer_RNI185[1]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_1_.is_wysiwyg="TRUE";
// @40:1533
  dffeas ladder_fpga_adc_bit_count_cs_integer_del_0_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_del[0]),
	.d(ladder_fpga_adc_bit_count_cs_integer_RNI075[0]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_0_.is_wysiwyg="TRUE";
// @40:2139
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [11]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_9_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_.is_wysiwyg="TRUE";
// @40:2139
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_10_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [10]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_8_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_10_.is_wysiwyg="TRUE";
// @40:2139
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_9_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [9]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_7_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_9_.is_wysiwyg="TRUE";
// @40:2139
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_8_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [8]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_6_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_8_.is_wysiwyg="TRUE";
// @40:2139
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_7_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [7]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_5_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_7_.is_wysiwyg="TRUE";
// @40:2139
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_6_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [6]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_4_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_6_.is_wysiwyg="TRUE";
// @40:2139
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_5_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [5]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_3_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_5_.is_wysiwyg="TRUE";
// @40:2139
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_4_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [4]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_2_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_4_.is_wysiwyg="TRUE";
// @40:2139
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_3_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [3]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_1_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_3_.is_wysiwyg="TRUE";
// @40:2139
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_2_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [2]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_2_.is_wysiwyg="TRUE";
// @40:2140
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_11_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [11]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_19_b_c_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_11_.is_wysiwyg="TRUE";
// @40:2140
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_10_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [10]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_18_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_10_.is_wysiwyg="TRUE";
// @40:2140
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_9_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [9]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_17_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_9_.is_wysiwyg="TRUE";
// @40:2140
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_8_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [8]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_16_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_8_.is_wysiwyg="TRUE";
// @40:2140
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_7_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [7]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_15_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_7_.is_wysiwyg="TRUE";
// @40:2140
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_6_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [6]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_14_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_6_.is_wysiwyg="TRUE";
// @40:2140
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_5_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [5]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_13_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_5_.is_wysiwyg="TRUE";
// @40:2140
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_4_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [4]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_12_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_4_.is_wysiwyg="TRUE";
// @40:2140
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_3_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [3]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_11_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_3_.is_wysiwyg="TRUE";
// @40:2140
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_2_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [2]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_10_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_2_.is_wysiwyg="TRUE";
// @40:1533
  dffeas ladder_fpga_adc_bit_count_cs_integer_del_del_3_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_del_del[3]),
	.d(ladder_fpga_adc_bit_count_cs_integer_del[3]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_3_.is_wysiwyg="TRUE";
// @40:1533
  dffeas ladder_fpga_adc_bit_count_cs_integer_del_del_2_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.d(ladder_fpga_adc_bit_count_cs_integer_del[2]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_2_.is_wysiwyg="TRUE";
// @40:1533
  dffeas ladder_fpga_adc_bit_count_cs_integer_del_del_1_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_del_del[1]),
	.d(ladder_fpga_adc_bit_count_cs_integer_del[1]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_1_.is_wysiwyg="TRUE";
// @40:1533
  dffeas ladder_fpga_adc_bit_count_cs_integer_del_del_0_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.d(ladder_fpga_adc_bit_count_cs_integer_del[0]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_0_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_21_ (
	.q(ladder_fpga_mux_dataout[21]),
	.d(ladder_fpga_fifo21_empty_pipe),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_dataout_21_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_20_ (
	.q(ladder_fpga_mux_dataout[20]),
	.d(ladder_fpga_packer_dataout[20]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[20]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_20_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_19_ (
	.q(ladder_fpga_mux_dataout[19]),
	.d(ladder_fpga_packer_dataout[19]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[19]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_19_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_18_ (
	.q(ladder_fpga_mux_dataout[18]),
	.d(ladder_fpga_packer_dataout[18]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[18]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_18_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_17_ (
	.q(ladder_fpga_mux_dataout[17]),
	.d(ladder_fpga_packer_dataout[17]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[17]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_17_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_16_ (
	.q(ladder_fpga_mux_dataout[16]),
	.d(ladder_fpga_packer_dataout[16]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[16]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_16_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_15_ (
	.q(ladder_fpga_mux_dataout[15]),
	.d(ladder_fpga_packer_dataout[15]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[15]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_15_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_14_ (
	.q(ladder_fpga_mux_dataout[14]),
	.d(ladder_fpga_packer_dataout[14]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[14]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_14_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_13_ (
	.q(ladder_fpga_mux_dataout[13]),
	.d(ladder_fpga_packer_dataout[13]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[13]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_13_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_12_ (
	.q(ladder_fpga_mux_dataout[12]),
	.d(ladder_fpga_packer_dataout[12]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[12]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_12_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_11_ (
	.q(ladder_fpga_mux_dataout[11]),
	.d(ladder_fpga_packer_dataout[11]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[11]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_11_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_10_ (
	.q(ladder_fpga_mux_dataout[10]),
	.d(ladder_fpga_packer_dataout[10]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[10]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_10_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_9_ (
	.q(ladder_fpga_mux_dataout[9]),
	.d(ladder_fpga_packer_dataout[9]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[9]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_9_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_8_ (
	.q(ladder_fpga_mux_dataout[8]),
	.d(ladder_fpga_packer_dataout[8]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[8]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_8_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_7_ (
	.q(ladder_fpga_mux_dataout[7]),
	.d(ladder_fpga_packer_dataout[7]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[7]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_7_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_6_ (
	.q(ladder_fpga_mux_dataout[6]),
	.d(ladder_fpga_packer_dataout[6]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[6]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_6_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_5_ (
	.q(ladder_fpga_mux_dataout[5]),
	.d(ladder_fpga_packer_dataout[5]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[5]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_5_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_4_ (
	.q(ladder_fpga_mux_dataout[4]),
	.d(ladder_fpga_packer_dataout[4]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[4]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_4_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_3_ (
	.q(ladder_fpga_mux_dataout[3]),
	.d(ladder_fpga_packer_dataout[3]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[3]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_3_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_2_ (
	.q(ladder_fpga_mux_dataout[2]),
	.d(ladder_fpga_packer_dataout[2]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[2]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_2_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_1_ (
	.q(ladder_fpga_mux_dataout[1]),
	.d(ladder_fpga_packer_dataout[1]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[1]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_1_.is_wysiwyg="TRUE";
// @40:1914
  dffeas ladder_fpga_mux_dataout_0_ (
	.q(ladder_fpga_mux_dataout[0]),
	.d(ladder_fpga_packer_dataout[0]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusout[0]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_pipe_i)
);
defparam ladder_fpga_mux_dataout_0_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_20_ (
	.q(ladder_fpga_mux_statusout[20]),
	.d(ladder_fpga_mux_status_count_integer[2]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_statusout_20_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_19_ (
	.q(ladder_fpga_mux_statusout[19]),
	.d(ladder_fpga_mux_status_count_integer[1]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_statusout_19_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_18_ (
	.q(ladder_fpga_mux_statusout[18]),
	.d(ladder_fpga_mux_status_count_integer[0]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_statusout_18_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_17_ (
	.q(ladder_fpga_mux_statusout[17]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[17]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_3[17]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_17_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_16_ (
	.q(ladder_fpga_mux_statusout[16]),
	.d(ladder_fpga_mux_statusin_3_6[16]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[16]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_16_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_15_ (
	.q(ladder_fpga_mux_statusout[15]),
	.d(ladder_fpga_busy),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_statusout_15_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_14_ (
	.q(ladder_fpga_mux_statusout[14]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[14]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_3[14]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_14_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_13_ (
	.q(ladder_fpga_mux_statusout[13]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[13]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[13]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_13_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_12_ (
	.q(ladder_fpga_mux_statusout[12]),
	.d(ladder_fpga_mux_statusin_3_6[12]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_3[12]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_12_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_11_ (
	.q(ladder_fpga_mux_statusout[11]),
	.d(ladder_fpga_mux_statusin_3_6[11]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[11]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_11_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_10_ (
	.q(ladder_fpga_mux_statusout[10]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[10]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[10]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_10_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_9_ (
	.q(ladder_fpga_mux_statusout[9]),
	.d(ladder_fpga_mux_statusin_3_6[9]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[9]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_9_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_8_ (
	.q(ladder_fpga_mux_statusout[8]),
	.d(ladder_fpga_mux_statusin_3_6[8]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[8]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_8_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_7_ (
	.q(ladder_fpga_mux_statusout[7]),
	.d(ladder_fpga_mux_statusin_3_6[7]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[7]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_7_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_6_ (
	.q(ladder_fpga_mux_statusout[6]),
	.d(ladder_fpga_mux_statusin_3_6[6]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[6]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_6_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_5_ (
	.q(ladder_fpga_mux_statusout[5]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[5]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[5]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_5_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_4_ (
	.q(ladder_fpga_mux_statusout[4]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[4]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[4]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_4_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_3_ (
	.q(ladder_fpga_mux_statusout[3]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[3]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[3]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_3_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_2_ (
	.q(ladder_fpga_mux_statusout[2]),
	.d(ladder_fpga_mux_statusin_3_6[2]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[2]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_2_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_1_ (
	.q(ladder_fpga_mux_statusout[1]),
	.d(ladder_fpga_mux_statusin_3_6[1]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[1]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_1_.is_wysiwyg="TRUE";
// @40:1888
  dffeas ladder_fpga_mux_statusout_0_ (
	.q(ladder_fpga_mux_statusout[0]),
	.d(ladder_fpga_mux_statusin_3_6[0]),
	.clk(c0_derived_clock_RNIECOA),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[0]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_i[2])
);
defparam ladder_fpga_mux_statusout_0_.is_wysiwyg="TRUE";
// @40:1332
  dffeas ladder_fpga_adc_bit_count_cs_integer_3_ (
	.q(ladder_fpga_adc_bit_count_cs_integer[3]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_3_.is_wysiwyg="TRUE";
// @40:1332
  dffeas ladder_fpga_adc_bit_count_cs_integer_2_ (
	.q(ladder_fpga_adc_bit_count_cs_integer[2]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_2_.is_wysiwyg="TRUE";
// @40:1332
  dffeas ladder_fpga_adc_bit_count_cs_integer_1_ (
	.q(ladder_fpga_adc_bit_count_cs_integer[1]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_1_.is_wysiwyg="TRUE";
// @40:1332
  dffeas ladder_fpga_adc_bit_count_cs_integer_0_ (
	.q(ladder_fpga_adc_bit_count_cs_integer[0]),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_0_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_20_ (
	.q(ladder_fpga_fifo21_input[20]),
	.d(ladder_fpga_fifo21_input_1_0_20__g0_i_m2),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_20_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_19_ (
	.q(ladder_fpga_fifo21_input[19]),
	.d(ladder_fpga_fifo21_input_1_0_19__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_19_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_18_ (
	.q(ladder_fpga_fifo21_input[18]),
	.d(ladder_fpga_fifo21_input_1_0_18__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_18_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_17_ (
	.q(ladder_fpga_fifo21_input[17]),
	.d(ladder_fpga_fifo21_input_1_0_17__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_17_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_16_ (
	.q(ladder_fpga_fifo21_input[16]),
	.d(ladder_fpga_fifo21_input_1_0_16__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_16_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_15_ (
	.q(ladder_fpga_fifo21_input[15]),
	.d(ladder_fpga_fifo21_input_1_0_15__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_15_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_14_ (
	.q(ladder_fpga_fifo21_input[14]),
	.d(ladder_fpga_fifo21_input_1_0_14__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_14_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_13_ (
	.q(ladder_fpga_fifo21_input[13]),
	.d(ladder_fpga_fifo21_input_1_0_13__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_13_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_12_ (
	.q(ladder_fpga_fifo21_input[12]),
	.d(ladder_fpga_fifo21_input_1_0_12__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_12_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_11_ (
	.q(ladder_fpga_fifo21_input[11]),
	.d(ladder_fpga_fifo21_input_1_0_11__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_11_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_10_ (
	.q(ladder_fpga_fifo21_input[10]),
	.d(ladder_fpga_fifo21_input_1_0_10__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_10_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_9_ (
	.q(ladder_fpga_fifo21_input[9]),
	.d(ladder_fpga_fifo21_input_1_0_9__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_9_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_8_ (
	.q(ladder_fpga_fifo21_input[8]),
	.d(ladder_fpga_fifo21_input_1_0_8__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_8_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_7_ (
	.q(ladder_fpga_fifo21_input[7]),
	.d(ladder_fpga_fifo21_input_1_0_7__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_7_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_6_ (
	.q(ladder_fpga_fifo21_input[6]),
	.d(ladder_fpga_fifo21_input_1_0_6__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_6_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_5_ (
	.q(ladder_fpga_fifo21_input[5]),
	.d(ladder_fpga_fifo21_input_1_0_5__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_5_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_4_ (
	.q(ladder_fpga_fifo21_input[4]),
	.d(ladder_fpga_fifo21_input_1_0_4__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_4_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_3_ (
	.q(ladder_fpga_fifo21_input[3]),
	.d(ladder_fpga_fifo21_input_1_0_3__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_3_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_2_ (
	.q(ladder_fpga_fifo21_input[2]),
	.d(ladder_fpga_fifo21_input_1_0_2__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_2_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_1_ (
	.q(ladder_fpga_fifo21_input[1]),
	.d(ladder_fpga_fifo21_input_1_0_1__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_1_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_input_0_ (
	.q(ladder_fpga_fifo21_input[0]),
	.d(ladder_fpga_fifo21_input_1_0_0__m4),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_0_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_15_ (
	.q(ladder_fpga_data_packer_temp[15]),
	.d(data_serial_m[15]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_15_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_14_ (
	.q(ladder_fpga_data_packer_temp[14]),
	.d(data_serial_m[14]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_14_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_13_ (
	.q(ladder_fpga_data_packer_temp[13]),
	.d(data_serial_m[13]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_13_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_12_ (
	.q(ladder_fpga_data_packer_temp[12]),
	.d(data_serial_m[12]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_12_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_11_ (
	.q(ladder_fpga_data_packer_temp[11]),
	.d(data_serial_m[11]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_11_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_10_ (
	.q(ladder_fpga_data_packer_temp[10]),
	.d(data_serial_m[10]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_10_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_9_ (
	.q(ladder_fpga_data_packer_temp[9]),
	.d(data_serial_m[9]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_9_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_8_ (
	.q(ladder_fpga_data_packer_temp[8]),
	.d(data_serial_m[8]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_8_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_7_ (
	.q(ladder_fpga_data_packer_temp[7]),
	.d(data_serial_m[7]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_7_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_6_ (
	.q(ladder_fpga_data_packer_temp[6]),
	.d(data_serial_m[6]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_6_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_5_ (
	.q(ladder_fpga_data_packer_temp[5]),
	.d(data_serial_m[5]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_5_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_4_ (
	.q(ladder_fpga_data_packer_temp[4]),
	.d(data_serial_m[4]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_4_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_3_ (
	.q(ladder_fpga_data_packer_temp[3]),
	.d(data_serial_m[3]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_3_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_2_ (
	.q(ladder_fpga_data_packer_temp[2]),
	.d(data_serial_m[2]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_2_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_1_ (
	.q(ladder_fpga_data_packer_temp[1]),
	.d(data_serial_m[1]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_1_.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_data_packer_temp_0_ (
	.q(ladder_fpga_data_packer_temp[0]),
	.d(data_serial_m[0]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_0_.is_wysiwyg="TRUE";
// @40:2149
  dffeas level_shifter_dac_sck_en_Z (
	.q(level_shifter_dac_sck_en),
	.d(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1 ),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_level_shifter_dac_state[6]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_sck_en_Z.is_wysiwyg="TRUE";
// @40:1543
  dffeas ladder_fpga_fifo21_wr_Z (
	.q(ladder_fpga_fifo21_wr),
	.d(ladder_fpga_fifo21_wr_0_0_g1_0_439_i),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_fifo21_wr_0_0_g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_wr_Z.is_wysiwyg="TRUE";
// @40:2218
  dffeas level_shifter_dac_sdi_Z (
	.q(level_shifter_dac_sdiz),
	.d(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u ),
	.clk(c2_derived_clock_RNIG8F8),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_sdi_Z.is_wysiwyg="TRUE";
// @40:2029
  dffeas ladder_fpga_busy_Z (
	.q(ladder_fpga_busy),
	.d(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i ),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_busy_Z.is_wysiwyg="TRUE";
// @40:1332
  dffeas ladder_fpga_adc_select_n_Z (
	.q(ladder_fpga_adc_select_n),
	.d(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_adc_select_n_1_0_0_g0),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_select_n_Z.is_wysiwyg="TRUE";
// @40:2149
  dffeas level_shifter_dac_ld_cs_n_Z (
	.q(level_shifter_dac_ld_cs_nz),
	.d(N_893_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_ld_cs_n_Z.is_wysiwyg="TRUE";
// @40:1453
  dffeas adc_cnt_enable_Z (
	.q(adc_cnt_enable),
	.d(state_readout_ns_a2_1[0]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam adc_cnt_enable_Z.is_wysiwyg="TRUE";
// @40:2114
  dffeas tokenin_pulse_ok_Z (
	.q(tokenin_pulse_ok),
	.d(\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration ),
	.clk(ladder_fpga_clock80MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_pulse_ok_Z.is_wysiwyg="TRUE";
// @40:1817
  dffeas ladder_fpga_rclk_echelle_Z (
	.q(ladder_fpga_rclk_echelle),
	.d(ladder_fpga_adc_bit_count_cs_integer[3]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_rclk_echelle_Z.is_wysiwyg="TRUE";
// @40:1923
  dffeas ladder_fpga_fifo21_empty_pipe_Z (
	.q(ladder_fpga_fifo21_empty_pipe),
	.d(dcfifo_component_RNI8V0A),
	.clk(ladder_fpga_clock40MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_empty_pipe_Z.is_wysiwyg="TRUE";
// @40:1453
  dffeas tokenin_echelle_in_Z (
	.q(tokenin_echelle_in),
	.d(state_readout[1]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_echelle_in_Z.is_wysiwyg="TRUE";
// @40:1453
  dffeas ladder_fpga_fifo21_wr_enable_Z (
	.q(ladder_fpga_fifo21_wr_enable),
	.d(state_readout[3]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_wr_enable_Z.is_wysiwyg="TRUE";
// @40:1373
  dffeas adc_cs_n_1_0_ (
	.q(adc_cs_n_1[0]),
	.d(adc_cs_n_1_RNO[0]),
	.clk(c1_derived_clock_RNIFQJ9),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam adc_cs_n_1_0_.is_wysiwyg="TRUE";
  assign  ladder_fpga_adc_bit_count_cs_integer_RNI3A5[3] = ~ ladder_fpga_adc_bit_count_cs_integer[3];
  assign  ladder_fpga_adc_bit_count_cs_integer_RNI295[2] = ~ ladder_fpga_adc_bit_count_cs_integer[2];
  assign  ladder_fpga_adc_bit_count_cs_integer_RNI185[1] = ~ ladder_fpga_adc_bit_count_cs_integer[1];
  assign  ladder_fpga_adc_bit_count_cs_integer_RNI075[0] = ~ ladder_fpga_adc_bit_count_cs_integer[0];
  assign  adc_cs_n_1_RNO[0] = ~ ladder_fpga_adc_select_n;
  assign  ladder_fpga_mux_status_count_integer_RNO[0] = ~ ladder_fpga_mux_status_count_integer[0];
  assign  level_shifter_dac_ld_cs_n_out_RNO = ~ level_shifter_dac_ld_cs_nz;
  assign  hold_16hybrides_out_RNO = ~ holdin_echelle_c;
  assign  ladder_fpga_rclk_16hybrides_out_RNO = ~ ladder_fpga_rclk_echelle;
  assign  reset_n_in_RNI6VGA = ~ reset_n_c;
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c0 (
	.combout(ladder_fpga_nbr_hold_c0_combout),
	.cout(ladder_fpga_nbr_hold_c0_cout),
	.dataa(ladder_fpga_nbr_hold[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_nbr_hold_c0.lut_mask=16'h6688;
defparam ladder_fpga_nbr_hold_c0.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c1 (
	.combout(ladder_fpga_nbr_hold_c1_combout),
	.cout(ladder_fpga_nbr_hold_c1_cout),
	.dataa(ladder_fpga_nbr_hold[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c0_cout)
);
defparam ladder_fpga_nbr_hold_c1.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c1.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c2 (
	.combout(ladder_fpga_nbr_hold_c2_combout),
	.cout(ladder_fpga_nbr_hold_c2_cout),
	.dataa(ladder_fpga_nbr_hold[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c1_cout)
);
defparam ladder_fpga_nbr_hold_c2.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c2.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c3 (
	.combout(ladder_fpga_nbr_hold_c3_combout),
	.cout(ladder_fpga_nbr_hold_c3_cout),
	.dataa(ladder_fpga_nbr_hold[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c2_cout)
);
defparam ladder_fpga_nbr_hold_c3.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c3.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c4 (
	.combout(ladder_fpga_nbr_hold_c4_combout),
	.cout(ladder_fpga_nbr_hold_c4_cout),
	.dataa(ladder_fpga_nbr_hold[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c3_cout)
);
defparam ladder_fpga_nbr_hold_c4.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c4.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c5 (
	.combout(ladder_fpga_nbr_hold_c5_combout),
	.cout(ladder_fpga_nbr_hold_c5_cout),
	.dataa(ladder_fpga_nbr_hold[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c4_cout)
);
defparam ladder_fpga_nbr_hold_c5.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c5.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c6 (
	.combout(ladder_fpga_nbr_hold_c6_combout),
	.cout(ladder_fpga_nbr_hold_c6_cout),
	.dataa(ladder_fpga_nbr_hold[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c5_cout)
);
defparam ladder_fpga_nbr_hold_c6.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c6.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c7 (
	.combout(ladder_fpga_nbr_hold_c7_combout),
	.cout(ladder_fpga_nbr_hold_c7_cout),
	.dataa(ladder_fpga_nbr_hold[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c6_cout)
);
defparam ladder_fpga_nbr_hold_c7.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c7.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c8 (
	.combout(ladder_fpga_nbr_hold_c8_combout),
	.cout(ladder_fpga_nbr_hold_c8_cout),
	.dataa(ladder_fpga_nbr_hold[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c7_cout)
);
defparam ladder_fpga_nbr_hold_c8.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c8.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c9 (
	.combout(ladder_fpga_nbr_hold_c9_combout),
	.cout(ladder_fpga_nbr_hold_c9_cout),
	.dataa(ladder_fpga_nbr_hold[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c8_cout)
);
defparam ladder_fpga_nbr_hold_c9.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c9.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c10 (
	.combout(ladder_fpga_nbr_hold_c10_combout),
	.cout(ladder_fpga_nbr_hold_c10_cout),
	.dataa(ladder_fpga_nbr_hold[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c9_cout)
);
defparam ladder_fpga_nbr_hold_c10.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c10.sum_lutc_input="cin";
// @40:1937
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c11 (
	.combout(ladder_fpga_nbr_hold_c11_combout),
	.dataa(ladder_fpga_nbr_hold[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c10_cout)
);
defparam ladder_fpga_nbr_hold_c11.lut_mask=16'h5a5a;
defparam ladder_fpga_nbr_hold_c11.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c0 (
	.combout(ladder_fpga_nbr_test_c0_combout),
	.cout(ladder_fpga_nbr_test_c0_cout),
	.dataa(ladder_fpga_nbr_test[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_nbr_test_c0.lut_mask=16'h6688;
defparam ladder_fpga_nbr_test_c0.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c1 (
	.combout(ladder_fpga_nbr_test_c1_combout),
	.cout(ladder_fpga_nbr_test_c1_cout),
	.dataa(ladder_fpga_nbr_test[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c0_cout)
);
defparam ladder_fpga_nbr_test_c1.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c1.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c2 (
	.combout(ladder_fpga_nbr_test_c2_combout),
	.cout(ladder_fpga_nbr_test_c2_cout),
	.dataa(ladder_fpga_nbr_test[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c1_cout)
);
defparam ladder_fpga_nbr_test_c2.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c2.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c3 (
	.combout(ladder_fpga_nbr_test_c3_combout),
	.cout(ladder_fpga_nbr_test_c3_cout),
	.dataa(ladder_fpga_nbr_test[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c2_cout)
);
defparam ladder_fpga_nbr_test_c3.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c3.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c4 (
	.combout(ladder_fpga_nbr_test_c4_combout),
	.cout(ladder_fpga_nbr_test_c4_cout),
	.dataa(ladder_fpga_nbr_test[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c3_cout)
);
defparam ladder_fpga_nbr_test_c4.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c4.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c5 (
	.combout(ladder_fpga_nbr_test_c5_combout),
	.cout(ladder_fpga_nbr_test_c5_cout),
	.dataa(ladder_fpga_nbr_test[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c4_cout)
);
defparam ladder_fpga_nbr_test_c5.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c5.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c6 (
	.combout(ladder_fpga_nbr_test_c6_combout),
	.cout(ladder_fpga_nbr_test_c6_cout),
	.dataa(ladder_fpga_nbr_test[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c5_cout)
);
defparam ladder_fpga_nbr_test_c6.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c6.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c7 (
	.combout(ladder_fpga_nbr_test_c7_combout),
	.cout(ladder_fpga_nbr_test_c7_cout),
	.dataa(ladder_fpga_nbr_test[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c6_cout)
);
defparam ladder_fpga_nbr_test_c7.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c7.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c8 (
	.combout(ladder_fpga_nbr_test_c8_combout),
	.cout(ladder_fpga_nbr_test_c8_cout),
	.dataa(ladder_fpga_nbr_test[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c7_cout)
);
defparam ladder_fpga_nbr_test_c8.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c8.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c9 (
	.combout(ladder_fpga_nbr_test_c9_combout),
	.cout(ladder_fpga_nbr_test_c9_cout),
	.dataa(ladder_fpga_nbr_test[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c8_cout)
);
defparam ladder_fpga_nbr_test_c9.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c9.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c10 (
	.combout(ladder_fpga_nbr_test_c10_combout),
	.cout(ladder_fpga_nbr_test_c10_cout),
	.dataa(ladder_fpga_nbr_test[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c9_cout)
);
defparam ladder_fpga_nbr_test_c10.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c10.sum_lutc_input="cin";
// @40:1946
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c11 (
	.combout(ladder_fpga_nbr_test_c11_combout),
	.dataa(ladder_fpga_nbr_test[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c10_cout)
);
defparam ladder_fpga_nbr_test_c11.lut_mask=16'h5a5a;
defparam ladder_fpga_nbr_test_c11.sum_lutc_input="cin";
// @40:1453
  cycloneiii_lcell_comb cnt_readout_c0 (
	.combout(cnt_readout_c0_combout),
	.cout(cnt_readout_c0_cout),
	.dataa(cnt_readout[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_readout_c0.lut_mask=16'h6688;
defparam cnt_readout_c0.sum_lutc_input="cin";
// @40:1453
  cycloneiii_lcell_comb cnt_readout_c1 (
	.combout(cnt_readout_c1_combout),
	.cout(cnt_readout_c1_cout),
	.dataa(cnt_readout[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_readout_c0_cout)
);
defparam cnt_readout_c1.lut_mask=16'h5aa0;
defparam cnt_readout_c1.sum_lutc_input="cin";
// @40:1453
  cycloneiii_lcell_comb cnt_readout_c2 (
	.combout(cnt_readout_c2_combout),
	.cout(cnt_readout_c2_cout),
	.dataa(cnt_readout[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_readout_c1_cout)
);
defparam cnt_readout_c2.lut_mask=16'h5aa0;
defparam cnt_readout_c2.sum_lutc_input="cin";
// @40:1453
  cycloneiii_lcell_comb cnt_readout_c3 (
	.combout(cnt_readout_c3_combout),
	.cout(cnt_readout_c3_cout),
	.dataa(cnt_readout[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_readout_c2_cout)
);
defparam cnt_readout_c3.lut_mask=16'h5aa0;
defparam cnt_readout_c3.sum_lutc_input="cin";
// @40:1453
  cycloneiii_lcell_comb cnt_readout_c4 (
	.combout(cnt_readout_c4_combout),
	.cout(cnt_readout_c4_cout),
	.dataa(cnt_readout[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_readout_c3_cout)
);
defparam cnt_readout_c4.lut_mask=16'h5aa0;
defparam cnt_readout_c4.sum_lutc_input="cin";
// @40:1453
  cycloneiii_lcell_comb cnt_readout_c5 (
	.combout(cnt_readout_c5_combout),
	.cout(cnt_readout_c5_cout),
	.dataa(cnt_readout[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_readout_c4_cout)
);
defparam cnt_readout_c5.lut_mask=16'h5aa0;
defparam cnt_readout_c5.sum_lutc_input="cin";
// @40:1453
  cycloneiii_lcell_comb cnt_readout_c6 (
	.combout(cnt_readout_c6_combout),
	.cout(cnt_readout_c6_cout),
	.dataa(cnt_readout[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_readout_c5_cout)
);
defparam cnt_readout_c6.lut_mask=16'h5aa0;
defparam cnt_readout_c6.sum_lutc_input="cin";
// @40:1453
  cycloneiii_lcell_comb cnt_readout_c7 (
	.combout(cnt_readout_c7_combout),
	.cout(cnt_readout_c7_cout),
	.dataa(cnt_readout[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_readout_c6_cout)
);
defparam cnt_readout_c7.lut_mask=16'h5aa0;
defparam cnt_readout_c7.sum_lutc_input="cin";
// @40:1453
  cycloneiii_lcell_comb cnt_readout_c8 (
	.combout(cnt_readout_c8_combout),
	.cout(cnt_readout_c8_cout),
	.dataa(cnt_readout[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_readout_c7_cout)
);
defparam cnt_readout_c8.lut_mask=16'h5aa0;
defparam cnt_readout_c8.sum_lutc_input="cin";
// @40:1453
  cycloneiii_lcell_comb cnt_readout_c9 (
	.combout(cnt_readout_c9_combout),
	.dataa(cnt_readout[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_readout_c8_cout)
);
defparam cnt_readout_c9.lut_mask=16'h5a5a;
defparam cnt_readout_c9.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c0 (
	.combout(ladder_fpga_nbr_rclk_echelle_c0_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c0_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_nbr_rclk_echelle_c0.lut_mask=16'h6688;
defparam ladder_fpga_nbr_rclk_echelle_c0.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c1 (
	.combout(ladder_fpga_nbr_rclk_echelle_c1_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c1_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c0_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c1.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c1.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c2 (
	.combout(ladder_fpga_nbr_rclk_echelle_c2_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c2_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c1_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c2.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c2.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c3 (
	.combout(ladder_fpga_nbr_rclk_echelle_c3_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c3_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c2_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c3.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c3.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c4 (
	.combout(ladder_fpga_nbr_rclk_echelle_c4_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c4_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c3_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c4.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c4.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c5 (
	.combout(ladder_fpga_nbr_rclk_echelle_c5_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c5_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c4_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c5.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c5.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c6 (
	.combout(ladder_fpga_nbr_rclk_echelle_c6_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c6_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c5_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c6.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c6.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c7 (
	.combout(ladder_fpga_nbr_rclk_echelle_c7_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c7_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c6_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c7.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c7.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c8 (
	.combout(ladder_fpga_nbr_rclk_echelle_c8_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c8_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c7_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c8.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c8.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c9 (
	.combout(ladder_fpga_nbr_rclk_echelle_c9_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c9_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c8_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c9.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c9.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c10 (
	.combout(ladder_fpga_nbr_rclk_echelle_c10_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c10_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c9_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c10.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c10.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c11 (
	.combout(ladder_fpga_nbr_rclk_echelle_c11_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c11_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c10_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c11.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c11.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c12 (
	.combout(ladder_fpga_nbr_rclk_echelle_c12_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c12_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c11_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c12.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c12.sum_lutc_input="cin";
// @40:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c13 (
	.combout(ladder_fpga_nbr_rclk_echelle_c13_combout),
	.dataa(ladder_fpga_nbr_rclk_echelle[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c12_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c13.lut_mask=16'h5a5a;
defparam ladder_fpga_nbr_rclk_echelle_c13.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_31_ (
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[31]),
	.dataa(ladder_fpga_nbr_rclk_echelle[1]),
	.datab(ladder_fpga_nbr_rclk_echelle[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam un26_ladder_fpga_nbr_rclk_echelle_31_.lut_mask=16'h0088;
defparam un26_ladder_fpga_nbr_rclk_echelle_31_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_30_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[30]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[30]),
	.dataa(ladder_fpga_nbr_rclk_echelle[1]),
	.datab(ladder_fpga_nbr_rclk_echelle[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam un26_ladder_fpga_nbr_rclk_echelle_30_.lut_mask=16'h6688;
defparam un26_ladder_fpga_nbr_rclk_echelle_30_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_29_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[29]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[29]),
	.dataa(ladder_fpga_nbr_rclk_echelle[3]),
	.datab(ladder_fpga_nbr_rclk_echelle[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[31])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_29_.lut_mask=16'h5a80;
defparam un26_ladder_fpga_nbr_rclk_echelle_29_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_28_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[28]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[28]),
	.dataa(ladder_fpga_nbr_rclk_echelle[3]),
	.datab(ladder_fpga_nbr_rclk_echelle[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[30])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_28_.lut_mask=16'h6c80;
defparam un26_ladder_fpga_nbr_rclk_echelle_28_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_27_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[27]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[27]),
	.dataa(ladder_fpga_nbr_rclk_echelle[5]),
	.datab(ladder_fpga_nbr_rclk_echelle[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[29])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_27_.lut_mask=16'h5a80;
defparam un26_ladder_fpga_nbr_rclk_echelle_27_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_26_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[26]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[26]),
	.dataa(ladder_fpga_nbr_rclk_echelle[5]),
	.datab(ladder_fpga_nbr_rclk_echelle[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[28])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_26_.lut_mask=16'h6c80;
defparam un26_ladder_fpga_nbr_rclk_echelle_26_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_25_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[25]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[25]),
	.dataa(ladder_fpga_nbr_rclk_echelle[7]),
	.datab(ladder_fpga_nbr_rclk_echelle[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[27])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_25_.lut_mask=16'h5a80;
defparam un26_ladder_fpga_nbr_rclk_echelle_25_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_24_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[24]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[24]),
	.dataa(ladder_fpga_nbr_rclk_echelle[7]),
	.datab(ladder_fpga_nbr_rclk_echelle[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[26])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_24_.lut_mask=16'h6c80;
defparam un26_ladder_fpga_nbr_rclk_echelle_24_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_23_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[23]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[23]),
	.dataa(ladder_fpga_nbr_rclk_echelle[9]),
	.datab(ladder_fpga_nbr_rclk_echelle[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[25])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_23_.lut_mask=16'h5a80;
defparam un26_ladder_fpga_nbr_rclk_echelle_23_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_22_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[22]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[22]),
	.dataa(ladder_fpga_nbr_rclk_echelle[9]),
	.datab(ladder_fpga_nbr_rclk_echelle[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[24])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_22_.lut_mask=16'h6c80;
defparam un26_ladder_fpga_nbr_rclk_echelle_22_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_21_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[21]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[21]),
	.dataa(ladder_fpga_nbr_rclk_echelle[11]),
	.datab(ladder_fpga_nbr_rclk_echelle[12]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[23])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_21_.lut_mask=16'h5a80;
defparam un26_ladder_fpga_nbr_rclk_echelle_21_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_20_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[20]),
	.dataa(ladder_fpga_nbr_rclk_echelle[11]),
	.datab(ladder_fpga_nbr_rclk_echelle[12]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[22])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_20_.lut_mask=16'h6c6c;
defparam un26_ladder_fpga_nbr_rclk_echelle_20_.sum_lutc_input="cin";
// @40:2038
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_19_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[19]),
	.dataa(ladder_fpga_nbr_rclk_echelle[13]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[21])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_19_.lut_mask=16'h5a5a;
defparam un26_ladder_fpga_nbr_rclk_echelle_19_.sum_lutc_input="cin";
// @40:1888
  cycloneiii_lcell_comb ladder_fpga_mux_status_count_integer_n1_cZ (
	.combout(ladder_fpga_mux_status_count_integer_n1),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_status_count_integer[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_status_count_integer_n1_cZ.lut_mask=16'h6666;
defparam ladder_fpga_mux_status_count_integer_n1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_RNIVU72_4_ (
	.combout(N_1074_i_0_369_i_a2_i),
	.dataa(state_readout[4]),
	.datab(state_readout[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_readout_RNIVU72_4_.lut_mask=16'hdddd;
defparam state_readout_RNIVU72_4_.sum_lutc_input="datac";
// @40:2155
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNIDBK1_2_ (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1 ),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[2]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNIDBK1_2_.lut_mask=16'heeee;
defparam ladder_fpga_level_shifter_dac_state_RNIDBK1_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_6_ (
	.combout(N_864_i_0_g0),
	.dataa(COMP_LADDER_FPGA_SC_CONFIG_a_6_d_e_data_out),
	.datab(ladder_fpga_level_shifter_dac_state_ip[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_6_.lut_mask=16'h7777;
defparam ladder_fpga_level_shifter_dac_state_RNO_6_.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0 ),
	.dataa(ladder_fpga_nbr_rclk_echelle[0]),
	.datab(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0.lut_mask=16'h8888;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_1 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1 ),
	.dataa(ladder_fpga_nbr_rclk_echelle[1]),
	.datab(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_1.lut_mask=16'h4444;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_1.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_2 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2 ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[30]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_2.lut_mask=16'h8888;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_2.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_3 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3 ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[29]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_3.lut_mask=16'h8888;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_3.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4 ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[28]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4.lut_mask=16'h8888;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6 ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[26]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6.lut_mask=16'h8888;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_7 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7 ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[25]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_7.lut_mask=16'h8888;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_7.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_8 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8 ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[24]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_8.lut_mask=16'h8888;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_8.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_9 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9 ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[23]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_9.lut_mask=16'h8888;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_9.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_10 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10 ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[22]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_10.lut_mask=16'h8888;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_10.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_11 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11 ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[21]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_11.lut_mask=16'h8888;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_11.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_wr_RNO_1 (
	.combout(ladder_fpga_fifo21_wr_0_0_g1_0_i_a5_0_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_wr_RNO_1.lut_mask=16'h1111;
defparam ladder_fpga_fifo21_wr_RNO_1.sum_lutc_input="datac";
// @40:1554
  cycloneiii_lcell_comb proc_ladder_fpga_data_packer_shiftreg_clr2_1 (
	.combout(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_data_packer_shiftreg_clr2_1.lut_mask=16'h1111;
defparam proc_ladder_fpga_data_packer_shiftreg_clr2_1.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_del_del_RNIRNM8_1_ (
	.combout(ladder_fpga_fifo21_input_11_sn_m3),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_del_del[1]),
	.datad(VCC)
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_RNIRNM8_1_.lut_mask=16'h7272;
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_RNIRNM8_1_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_11_ (
	.combout(ladder_fpga_mux_statusin_3_4[11]),
	.dataa(ladder_fpga_nbr_test[11]),
	.datab(ladder_fpga_nbr_hold[11]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_11_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_11_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_9_ (
	.combout(ladder_fpga_mux_statusin_3_4[9]),
	.dataa(ladder_fpga_nbr_test[9]),
	.datab(ladder_fpga_nbr_hold[9]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_9_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_9_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_8_ (
	.combout(ladder_fpga_mux_statusin_3_4[8]),
	.dataa(ladder_fpga_nbr_test[8]),
	.datab(ladder_fpga_nbr_hold[8]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_8_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_8_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_7_ (
	.combout(ladder_fpga_mux_statusin_3_4[7]),
	.dataa(ladder_fpga_nbr_test[7]),
	.datab(ladder_fpga_nbr_hold[7]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_7_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_7_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_6_ (
	.combout(ladder_fpga_mux_statusin_3_4[6]),
	.dataa(ladder_fpga_nbr_test[6]),
	.datab(ladder_fpga_nbr_hold[6]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_6_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_6_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_2_ (
	.combout(ladder_fpga_mux_statusin_3_4[2]),
	.dataa(ladder_fpga_nbr_test[2]),
	.datab(ladder_fpga_nbr_hold[2]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_2_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_2_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_1_ (
	.combout(ladder_fpga_mux_statusin_3_4[1]),
	.dataa(ladder_fpga_nbr_test[1]),
	.datab(ladder_fpga_nbr_hold[1]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_1_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_1_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_0_ (
	.combout(ladder_fpga_mux_statusin_3_4[0]),
	.dataa(ladder_fpga_nbr_test[0]),
	.datab(ladder_fpga_nbr_hold[0]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_0_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_0_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_16_ (
	.combout(ladder_fpga_mux_statusin_3_5[16]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_16_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_16_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_16_ (
	.combout(ladder_fpga_mux_statusin_3_4[16]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_16_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_0_4_ (
	.combout(ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1_1),
	.dataa(level_shifter_dac_load_indice[3]),
	.datab(level_shifter_dac_load_indice[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_0_4_.lut_mask=16'h8888;
defparam ladder_fpga_level_shifter_dac_state_RNO_0_4_.sum_lutc_input="datac";
// @40:2121
  cycloneiii_lcell_comb proc_ladder_fpga_tokenin_pulse_duration_un5_tokenin_pulse_duration_0 (
	.combout(\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0 ),
	.dataa(tokenin_pulse_duration[3]),
	.datab(tokenin_pulse_duration[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_tokenin_pulse_duration_un5_tokenin_pulse_duration_0.lut_mask=16'h8888;
defparam proc_ladder_fpga_tokenin_pulse_duration_un5_tokenin_pulse_duration_0.sum_lutc_input="datac";
// @40:1389
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_226_cZ (
	.combout(ladder_fpga_event_controller_state_226),
	.dataa(ladder_fpga_event_controller_state_ip[4]),
	.datab(ladder_fpga_event_controller_state[5]),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_226_cZ.lut_mask=16'hfbfb;
defparam ladder_fpga_event_controller_state_226_cZ.sum_lutc_input="datac";
// @40:2225
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_2 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [3]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [2]),
	.datac(level_shifter_dac_load_indice[0]),
	.datad(level_shifter_dac_load_indice[1])
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_2.lut_mask=16'h00c5;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_2.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_11_ (
	.combout(ladder_fpga_mux_statusin_3_6[11]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_4[11]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_11_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_11_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_9_ (
	.combout(ladder_fpga_mux_statusin_3_6[9]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_4[9]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_9_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_9_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_8_ (
	.combout(ladder_fpga_mux_statusin_3_6[8]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_4[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_8_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_8_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_7_ (
	.combout(ladder_fpga_mux_statusin_3_6[7]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_4[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_7_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_7_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_6_ (
	.combout(ladder_fpga_mux_statusin_3_6[6]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_4[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_6_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_6_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_2_ (
	.combout(ladder_fpga_mux_statusin_3_6[2]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_4[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_2_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_2_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_1_ (
	.combout(ladder_fpga_mux_statusin_3_6[1]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_4[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_1_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_1_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_0_ (
	.combout(ladder_fpga_mux_statusin_3_6[0]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_4[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_0_.lut_mask=16'h4444;
defparam ladder_fpga_mux_statusin_3_6_0_.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_5_ (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0 [5]),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state[5]),
	.datac(un26_ladder_fpga_nbr_rclk_echelle_combout[27]),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_5_.lut_mask=16'hc8c8;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_5_.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_12_ (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0 [12]),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state[5]),
	.datac(un26_ladder_fpga_nbr_rclk_echelle_combout[20]),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_12_.lut_mask=16'hc8c8;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_12_.sum_lutc_input="datac";
// @40:2033
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_13_ (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0 [13]),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state[5]),
	.datac(un26_ladder_fpga_nbr_rclk_echelle_combout[19]),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_13_.lut_mask=16'hc8c8;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_RNO_4_ (
	.combout(state_readout_ns_0_1__g0_0),
	.dataa(tokenin_echelle_c),
	.datab(holdin_echelle_c),
	.datac(state_readout[4]),
	.datad(state_readout[5])
);
defparam state_readout_RNO_4_.lut_mask=16'h50dc;
defparam state_readout_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_mux_status_count_integer_RNO_2_ (
	.combout(ladder_fpga_mux_status_count_integer_n2_0_g0),
	.dataa(ladder_fpga_mux_status_count_integer[2]),
	.datab(ladder_fpga_mux_status_count_integer[1]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_status_count_integer_RNO_2_.lut_mask=16'h6a6a;
defparam ladder_fpga_mux_status_count_integer_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_ld_cs_n_RNO (
	.combout(N_893_i_0_g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[0]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[1]),
	.datac(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datad(VCC)
);
defparam level_shifter_dac_ld_cs_n_RNO.lut_mask=16'h0101;
defparam level_shifter_dac_ld_cs_n_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_0_ (
	.combout(N_874_i_0_g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[0]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[1]),
	.datac(COMP_LADDER_FPGA_SC_CONFIG_a_6_d_e_data_out),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_0_.lut_mask=16'h0e0e;
defparam ladder_fpga_level_shifter_dac_state_RNO_0_.sum_lutc_input="datac";
// @40:2149
  cycloneiii_lcell_comb level_shifter_dac_load_indice_c0_cZ (
	.combout(level_shifter_dac_load_indice_c0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datab(ladder_fpga_level_shifter_dac_state[6]),
	.datac(level_shifter_dac_load_indice[0]),
	.datad(VCC)
);
defparam level_shifter_dac_load_indice_c0_cZ.lut_mask=16'hbfbf;
defparam level_shifter_dac_load_indice_c0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_1_3_ (
	.combout(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[1]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[3]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_del_del[2])
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_1_3_.lut_mask=16'hfff7;
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_1_3_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_0_ (
	.combout(ladder_fpga_fifo21_input_11_0[0]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(ladder_fpga_data_packer_temp[12]),
	.datad(ladder_fpga_data_packer_temp[8])
);
defparam ladder_fpga_fifo21_input_11_0_0_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_0_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_1_ (
	.combout(ladder_fpga_fifo21_input_11_0[1]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(ladder_fpga_data_packer_temp[13]),
	.datad(ladder_fpga_data_packer_temp[9])
);
defparam ladder_fpga_fifo21_input_11_0_1_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_1_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_3_ (
	.combout(ladder_fpga_fifo21_input_11_0[3]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(ladder_fpga_data_packer_temp[15]),
	.datad(ladder_fpga_data_packer_temp[11])
);
defparam ladder_fpga_fifo21_input_11_0_3_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_3_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_5_ (
	.combout(ladder_fpga_fifo21_input_11_0[5]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[1]),
	.datad(ladder_fpga_data_packer_temp[13])
);
defparam ladder_fpga_fifo21_input_11_0_5_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_5_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_7_ (
	.combout(ladder_fpga_fifo21_input_11_0[7]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[3]),
	.datad(ladder_fpga_data_packer_temp[15])
);
defparam ladder_fpga_fifo21_input_11_0_7_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_7_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_12_ (
	.combout(ladder_fpga_fifo21_input_11_0[12]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[8]),
	.datad(data_serial_m[4])
);
defparam ladder_fpga_fifo21_input_11_0_12_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_12_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_15_ (
	.combout(ladder_fpga_fifo21_input_11_0[15]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[11]),
	.datad(data_serial_m[7])
);
defparam ladder_fpga_fifo21_input_11_0_15_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_15_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_0_ (
	.combout(ladder_fpga_fifo21_input_11_1[0]),
	.dataa(ladder_fpga_data_packer_temp[0]),
	.datab(ladder_fpga_data_packer_temp[4]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_0_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_0_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_1_ (
	.combout(ladder_fpga_fifo21_input_11_1[1]),
	.dataa(ladder_fpga_data_packer_temp[1]),
	.datab(ladder_fpga_data_packer_temp[5]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_1_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_1_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_3_ (
	.combout(ladder_fpga_fifo21_input_11_1[3]),
	.dataa(ladder_fpga_data_packer_temp[3]),
	.datab(ladder_fpga_data_packer_temp[7]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_3_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_3_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_5_ (
	.combout(ladder_fpga_fifo21_input_11_1[5]),
	.dataa(ladder_fpga_data_packer_temp[5]),
	.datab(ladder_fpga_data_packer_temp[9]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_5_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_5_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_7_ (
	.combout(ladder_fpga_fifo21_input_11_1[7]),
	.dataa(ladder_fpga_data_packer_temp[7]),
	.datab(ladder_fpga_data_packer_temp[11]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_7_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_7_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_8_ (
	.combout(ladder_fpga_fifo21_input_11_1[8]),
	.dataa(ladder_fpga_data_packer_temp[8]),
	.datab(ladder_fpga_data_packer_temp[12]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_8_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_8_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_11_ (
	.combout(ladder_fpga_fifo21_input_11_1[11]),
	.dataa(ladder_fpga_data_packer_temp[11]),
	.datab(ladder_fpga_data_packer_temp[15]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_11_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_11_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_12_ (
	.combout(ladder_fpga_fifo21_input_11_1[12]),
	.dataa(ladder_fpga_data_packer_temp[12]),
	.datab(data_serial_m[0]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_12_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_12_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_13_ (
	.combout(ladder_fpga_fifo21_input_11_1[13]),
	.dataa(ladder_fpga_data_packer_temp[13]),
	.datab(data_serial_m[1]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_13_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_13_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_15_ (
	.combout(ladder_fpga_fifo21_input_11_1[15]),
	.dataa(ladder_fpga_data_packer_temp[15]),
	.datab(data_serial_m[3]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_15_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_15_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_16_ (
	.combout(ladder_fpga_fifo21_input_11_1[16]),
	.dataa(data_serial_m[0]),
	.datab(data_serial_m[4]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_16_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_16_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_17_ (
	.combout(ladder_fpga_fifo21_input_11_1[17]),
	.dataa(data_serial_m[1]),
	.datab(data_serial_m[5]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_17_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_17_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_9_ (
	.combout(ladder_fpga_fifo21_input_11_1[9]),
	.dataa(ladder_fpga_data_packer_temp[9]),
	.datab(ladder_fpga_data_packer_temp[13]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_9_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_9_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_9_ (
	.combout(ladder_fpga_fifo21_input_11_0[9]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[5]),
	.datad(data_serial_m[1])
);
defparam ladder_fpga_fifo21_input_11_0_9_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_9_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_2_ (
	.combout(ladder_fpga_fifo21_input_11_0[2]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(ladder_fpga_data_packer_temp[14]),
	.datad(ladder_fpga_data_packer_temp[10])
);
defparam ladder_fpga_fifo21_input_11_0_2_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_2_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_6_ (
	.combout(ladder_fpga_fifo21_input_11_0[6]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[2]),
	.datad(ladder_fpga_data_packer_temp[14])
);
defparam ladder_fpga_fifo21_input_11_0_6_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_6_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_2_ (
	.combout(ladder_fpga_fifo21_input_11_1[2]),
	.dataa(ladder_fpga_data_packer_temp[2]),
	.datab(ladder_fpga_data_packer_temp[6]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_2_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_2_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_6_ (
	.combout(ladder_fpga_fifo21_input_11_1[6]),
	.dataa(ladder_fpga_data_packer_temp[6]),
	.datab(ladder_fpga_data_packer_temp[10]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_6_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_6_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_14_ (
	.combout(ladder_fpga_fifo21_input_11_1[14]),
	.dataa(ladder_fpga_data_packer_temp[14]),
	.datab(data_serial_m[2]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_14_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_14_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_10_ (
	.combout(ladder_fpga_fifo21_input_11_1[10]),
	.dataa(ladder_fpga_data_packer_temp[10]),
	.datab(ladder_fpga_data_packer_temp[14]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_10_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_10_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_4_ (
	.combout(ladder_fpga_fifo21_input_11_1[4]),
	.dataa(ladder_fpga_data_packer_temp[4]),
	.datab(ladder_fpga_data_packer_temp[8]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_4_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_4_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_17_ (
	.combout(ladder_fpga_fifo21_input_11_0[17]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[13]),
	.datad(data_serial_m[9])
);
defparam ladder_fpga_fifo21_input_11_0_17_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_17_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_16_ (
	.combout(ladder_fpga_fifo21_input_11_0[16]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[12]),
	.datad(data_serial_m[8])
);
defparam ladder_fpga_fifo21_input_11_0_16_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_16_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_14_ (
	.combout(ladder_fpga_fifo21_input_11_0[14]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[10]),
	.datad(data_serial_m[6])
);
defparam ladder_fpga_fifo21_input_11_0_14_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_14_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_13_ (
	.combout(ladder_fpga_fifo21_input_11_0[13]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[9]),
	.datad(data_serial_m[5])
);
defparam ladder_fpga_fifo21_input_11_0_13_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_13_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_11_ (
	.combout(ladder_fpga_fifo21_input_11_0[11]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[7]),
	.datad(data_serial_m[3])
);
defparam ladder_fpga_fifo21_input_11_0_11_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_11_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_10_ (
	.combout(ladder_fpga_fifo21_input_11_0[10]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[6]),
	.datad(data_serial_m[2])
);
defparam ladder_fpga_fifo21_input_11_0_10_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_10_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_8_ (
	.combout(ladder_fpga_fifo21_input_11_0[8]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[4]),
	.datad(data_serial_m[0])
);
defparam ladder_fpga_fifo21_input_11_0_8_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_8_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_4_ (
	.combout(ladder_fpga_fifo21_input_11_0[4]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[0]),
	.datad(ladder_fpga_data_packer_temp[12])
);
defparam ladder_fpga_fifo21_input_11_0_4_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_4_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_19_ (
	.combout(ladder_fpga_fifo21_input_11_1[19]),
	.dataa(data_serial_m[3]),
	.datab(data_serial_m[7]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_19_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_19_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_1_18_ (
	.combout(ladder_fpga_fifo21_input_11_1[18]),
	.dataa(data_serial_m[2]),
	.datab(data_serial_m[6]),
	.datac(ladder_fpga_fifo21_input_11_sn_m3),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_1_18_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_1_18_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_19_ (
	.combout(ladder_fpga_fifo21_input_11_0[19]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[15]),
	.datad(data_serial_m[11])
);
defparam ladder_fpga_fifo21_input_11_0_19_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_19_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_0_18_ (
	.combout(ladder_fpga_fifo21_input_11_0[18]),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(data_serial_m[14]),
	.datad(data_serial_m[10])
);
defparam ladder_fpga_fifo21_input_11_0_18_.lut_mask=16'hf960;
defparam ladder_fpga_fifo21_input_11_0_18_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_12_ (
	.combout(ladder_fpga_mux_statusin_3_6[12]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5_x[12]),
	.datac(ladder_fpga_mux_statusin_3_4_x[12]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_12_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_12_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_13_ (
	.combout(ladder_fpga_mux_statusin_3_3[13]),
	.dataa(des_bist_pass_c),
	.datab(ladder_fpga_mux_status_count_integer[1]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(ladder_fpga_mux_statusin_3_2_x[13])
);
defparam ladder_fpga_mux_statusin_3_3_13_.lut_mask=16'hef23;
defparam ladder_fpga_mux_statusin_3_3_13_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_11_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[11]),
	.dataa(comp_mesure_temperature_temperature2[11]),
	.datab(comp_mesure_temperature_temperature3[11]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_11_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_11_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_11_ (
	.combout(ladder_fpga_mux_statusin_3_3[11]),
	.dataa(comp_mesure_temperature_temperature1[11]),
	.datab(comp_mesure_temperature_temperature0[11]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[11])
);
defparam ladder_fpga_mux_statusin_3_3_11_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_11_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_10_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[10]),
	.dataa(comp_mesure_temperature_temperature2[10]),
	.datab(comp_mesure_temperature_temperature3[10]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_10_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_10_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_10_ (
	.combout(ladder_fpga_mux_statusin_3_3[10]),
	.dataa(comp_mesure_temperature_temperature1[10]),
	.datab(comp_mesure_temperature_temperature0[10]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[10])
);
defparam ladder_fpga_mux_statusin_3_3_10_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_10_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_9_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[9]),
	.dataa(comp_mesure_temperature_temperature2[9]),
	.datab(comp_mesure_temperature_temperature3[9]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_9_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_9_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_9_ (
	.combout(ladder_fpga_mux_statusin_3_3[9]),
	.dataa(comp_mesure_temperature_temperature1[9]),
	.datab(comp_mesure_temperature_temperature0[9]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[9])
);
defparam ladder_fpga_mux_statusin_3_3_9_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_9_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_8_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[8]),
	.dataa(comp_mesure_temperature_temperature2[8]),
	.datab(comp_mesure_temperature_temperature3[8]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_8_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_8_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_8_ (
	.combout(ladder_fpga_mux_statusin_3_3[8]),
	.dataa(comp_mesure_temperature_temperature1[8]),
	.datab(comp_mesure_temperature_temperature0[8]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[8])
);
defparam ladder_fpga_mux_statusin_3_3_8_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_8_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_7_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[7]),
	.dataa(comp_mesure_temperature_temperature2[7]),
	.datab(comp_mesure_temperature_temperature3[7]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_7_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_7_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_7_ (
	.combout(ladder_fpga_mux_statusin_3_3[7]),
	.dataa(comp_mesure_temperature_temperature1[7]),
	.datab(comp_mesure_temperature_temperature0[7]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[7])
);
defparam ladder_fpga_mux_statusin_3_3_7_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_7_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_6_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[6]),
	.dataa(comp_mesure_temperature_temperature2[6]),
	.datab(comp_mesure_temperature_temperature3[6]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_6_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_6_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_6_ (
	.combout(ladder_fpga_mux_statusin_3_3[6]),
	.dataa(comp_mesure_temperature_temperature1[6]),
	.datab(comp_mesure_temperature_temperature0[6]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[6])
);
defparam ladder_fpga_mux_statusin_3_3_6_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_6_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_5_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[5]),
	.dataa(comp_mesure_temperature_temperature2[5]),
	.datab(comp_mesure_temperature_temperature3[5]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_5_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_5_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_5_ (
	.combout(ladder_fpga_mux_statusin_3_3[5]),
	.dataa(comp_mesure_temperature_temperature1[5]),
	.datab(comp_mesure_temperature_temperature0[5]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[5])
);
defparam ladder_fpga_mux_statusin_3_3_5_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_5_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_4_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[4]),
	.dataa(comp_mesure_temperature_temperature2[4]),
	.datab(comp_mesure_temperature_temperature3[4]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_4_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_4_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_4_ (
	.combout(ladder_fpga_mux_statusin_3_3[4]),
	.dataa(comp_mesure_temperature_temperature1[4]),
	.datab(comp_mesure_temperature_temperature0[4]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[4])
);
defparam ladder_fpga_mux_statusin_3_3_4_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_4_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_3_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[3]),
	.dataa(comp_mesure_temperature_temperature2[3]),
	.datab(comp_mesure_temperature_temperature3[3]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_3_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_3_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_3_ (
	.combout(ladder_fpga_mux_statusin_3_3[3]),
	.dataa(comp_mesure_temperature_temperature1[3]),
	.datab(comp_mesure_temperature_temperature0[3]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[3])
);
defparam ladder_fpga_mux_statusin_3_3_3_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_3_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_2_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[2]),
	.dataa(comp_mesure_temperature_temperature2[2]),
	.datab(comp_mesure_temperature_temperature3[2]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_2_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_2_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_2_ (
	.combout(ladder_fpga_mux_statusin_3_3[2]),
	.dataa(comp_mesure_temperature_temperature1[2]),
	.datab(comp_mesure_temperature_temperature0[2]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[2])
);
defparam ladder_fpga_mux_statusin_3_3_2_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_2_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_1_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[1]),
	.dataa(comp_mesure_temperature_temperature2[1]),
	.datab(comp_mesure_temperature_temperature3[1]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_1_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_1_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_1_ (
	.combout(ladder_fpga_mux_statusin_3_3[1]),
	.dataa(comp_mesure_temperature_temperature1[1]),
	.datab(comp_mesure_temperature_temperature0[1]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[1])
);
defparam ladder_fpga_mux_statusin_3_3_1_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_1_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_0_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[0]),
	.dataa(comp_mesure_temperature_temperature2[0]),
	.datab(comp_mesure_temperature_temperature3[0]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_0_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_0_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_0_ (
	.combout(ladder_fpga_mux_statusin_3_3[0]),
	.dataa(comp_mesure_temperature_temperature1[0]),
	.datab(comp_mesure_temperature_temperature0[0]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[0])
);
defparam ladder_fpga_mux_statusin_3_3_0_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_0_.sum_lutc_input="datac";
// @40:2225
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9_a (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [9]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [8]),
	.datac(level_shifter_dac_load_indice[0]),
	.datad(level_shifter_dac_load_indice[1])
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9_a.lut_mask=16'h3a0f;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9_a.sum_lutc_input="datac";
// @40:2225
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [10]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [11]),
	.datac(level_shifter_dac_load_indice[1]),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9.lut_mask=16'h03fa;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9.sum_lutc_input="datac";
// @40:2225
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [5]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [4]),
	.datac(level_shifter_dac_load_indice[0]),
	.datad(level_shifter_dac_load_indice[1])
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a.lut_mask=16'h3a0f;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a.sum_lutc_input="datac";
// @40:2225
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [6]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [7]),
	.datac(level_shifter_dac_load_indice[1]),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5.lut_mask=16'h03fa;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5.sum_lutc_input="datac";
// @40:2223
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [7]),
	.datab(level_shifter_dac_load_indice[3]),
	.datac(level_shifter_dac_load_indice[2]),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_11_x )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13.lut_mask=16'hfb0b;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13.sum_lutc_input="datac";
// @40:2223
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_10 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_10 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [9]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [5]),
	.datac(level_shifter_dac_load_indice[3]),
	.datad(level_shifter_dac_load_indice[2])
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_10.lut_mask=16'h0ac0;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_10.sum_lutc_input="datac";
// @40:2223
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_6 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [6]),
	.datab(level_shifter_dac_load_indice[3]),
	.datac(level_shifter_dac_load_indice[2]),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_4_x )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_6.lut_mask=16'hf404;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_6.sum_lutc_input="datac";
// @40:2223
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_3 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_3 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [8]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [4]),
	.datac(level_shifter_dac_load_indice[3]),
	.datad(level_shifter_dac_load_indice[2])
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_3.lut_mask=16'h053f;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_3.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_16_ (
	.combout(ladder_fpga_mux_statusin_3_6[16]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[16]),
	.datac(ladder_fpga_mux_statusin_3_4[16]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_16_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_16_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_16_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[16]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[0])
);
defparam ladder_fpga_mux_statusin_3_3_a_16_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_16_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_16_ (
	.combout(ladder_fpga_mux_statusin_3_3[16]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[16])
);
defparam ladder_fpga_mux_statusin_3_3_16_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_16_.sum_lutc_input="datac";
// @40:2039
  cycloneiii_lcell_comb un1_ladder_fpga_event_controller_state_2_cZ (
	.combout(un1_ladder_fpga_event_controller_state_2),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state[5]),
	.datac(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.datad(VCC)
);
defparam un1_ladder_fpga_event_controller_state_2_cZ.lut_mask=16'h0404;
defparam un1_ladder_fpga_event_controller_state_2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_wr_RNO_0 (
	.combout(ladder_fpga_fifo21_wr_0_0_g0_i_o4),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_del_del[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_del_del[3])
);
defparam ladder_fpga_fifo21_wr_RNO_0.lut_mask=16'hfff7;
defparam ladder_fpga_fifo21_wr_RNO_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_rclk_RNI69PF_3_ (
	.combout(state_readout_ns_0_3__g2),
	.dataa(cnt_rclk[0]),
	.datab(cnt_rclk[3]),
	.datac(cnt_rclk[1]),
	.datad(cnt_rclk[2])
);
defparam cnt_rclk_RNI69PF_3_.lut_mask=16'hfffb;
defparam cnt_rclk_RNI69PF_3_.sum_lutc_input="datac";
// @40:1453
  cycloneiii_lcell_comb state_readout_ns_a2_1_0_ (
	.combout(state_readout_ns_a2_1[0]),
	.dataa(state_readout[3]),
	.datab(state_readout[2]),
	.datac(state_readout[1]),
	.datad(VCC)
);
defparam state_readout_ns_a2_1_0_.lut_mask=16'hfefe;
defparam state_readout_ns_a2_1_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_RNIST8A1_11_ (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3_4 ),
	.dataa(ladder_fpga_nbr_rclk_echelle[6]),
	.datab(ladder_fpga_nbr_rclk_echelle[7]),
	.datac(ladder_fpga_nbr_rclk_echelle[5]),
	.datad(ladder_fpga_nbr_rclk_echelle[11])
);
defparam ladder_fpga_nbr_rclk_echelle_RNIST8A1_11_.lut_mask=16'h0001;
defparam ladder_fpga_nbr_rclk_echelle_RNIST8A1_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_RNO_2_2_ (
	.combout(state_readout_ns_0_3__g0_0_a3_6),
	.dataa(cnt_readout[0]),
	.datab(cnt_readout[5]),
	.datac(cnt_readout[4]),
	.datad(cnt_readout[6])
);
defparam state_readout_RNO_2_2_.lut_mask=16'h0001;
defparam state_readout_RNO_2_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_RNO_0_2_ (
	.combout(state_readout_ns_0_3__g0_0_a3_7),
	.dataa(cnt_readout[9]),
	.datab(cnt_readout[3]),
	.datac(cnt_readout[1]),
	.datad(cnt_readout[2])
);
defparam state_readout_RNO_0_2_.lut_mask=16'h0002;
defparam state_readout_RNO_0_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_busy_RNO_0 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_6 ),
	.dataa(ladder_fpga_nbr_rclk_echelle[3]),
	.datab(ladder_fpga_nbr_rclk_echelle[5]),
	.datac(ladder_fpga_nbr_rclk_echelle[0]),
	.datad(ladder_fpga_nbr_rclk_echelle[2])
);
defparam ladder_fpga_busy_RNO_0.lut_mask=16'hfffe;
defparam ladder_fpga_busy_RNO_0.sum_lutc_input="datac";
// @40:2149
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_119_cZ (
	.combout(ladder_fpga_level_shifter_dac_state_119),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datab(ladder_fpga_level_shifter_dac_state[6]),
	.datac(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datad(ladder_fpga_level_shifter_dac_state_ip[3])
);
defparam ladder_fpga_level_shifter_dac_state_119_cZ.lut_mask=16'hfffb;
defparam ladder_fpga_level_shifter_dac_state_119_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_RNI0PSD_1_ (
	.combout(cnt_rclk_e0_0_g0_e),
	.dataa(reset_n_c),
	.datab(state_readout[3]),
	.datac(state_readout[2]),
	.datad(state_readout[1])
);
defparam state_readout_RNI0PSD_1_.lut_mask=16'haaa8;
defparam state_readout_RNI0PSD_1_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_0_ (
	.combout(ladder_fpga_fifo21_input_11_3[0]),
	.dataa(ladder_fpga_fifo21_input_11_0[0]),
	.datab(ladder_fpga_fifo21_input_11_1[0]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_0_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_0_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_1_ (
	.combout(ladder_fpga_fifo21_input_11_3[1]),
	.dataa(ladder_fpga_fifo21_input_11_0[1]),
	.datab(ladder_fpga_fifo21_input_11_1[1]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_1_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_1_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_3_ (
	.combout(ladder_fpga_fifo21_input_11_3[3]),
	.dataa(ladder_fpga_fifo21_input_11_0[3]),
	.datab(ladder_fpga_fifo21_input_11_1[3]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_3_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_3_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_5_ (
	.combout(ladder_fpga_fifo21_input_11_3[5]),
	.dataa(ladder_fpga_fifo21_input_11_0[5]),
	.datab(ladder_fpga_fifo21_input_11_1[5]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_5_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_5_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_7_ (
	.combout(ladder_fpga_fifo21_input_11_3[7]),
	.dataa(ladder_fpga_fifo21_input_11_0[7]),
	.datab(ladder_fpga_fifo21_input_11_1[7]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_7_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_7_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_12_ (
	.combout(ladder_fpga_fifo21_input_11_3[12]),
	.dataa(ladder_fpga_fifo21_input_11_0[12]),
	.datab(ladder_fpga_fifo21_input_11_1[12]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_12_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_12_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_15_ (
	.combout(ladder_fpga_fifo21_input_11_3[15]),
	.dataa(ladder_fpga_fifo21_input_11_0[15]),
	.datab(ladder_fpga_fifo21_input_11_1[15]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_15_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_15_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_9_ (
	.combout(ladder_fpga_fifo21_input_11_3[9]),
	.dataa(ladder_fpga_fifo21_input_11_0[9]),
	.datab(ladder_fpga_fifo21_input_11_1[9]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_9_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_9_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_2_ (
	.combout(ladder_fpga_fifo21_input_11_3[2]),
	.dataa(ladder_fpga_fifo21_input_11_0[2]),
	.datab(ladder_fpga_fifo21_input_11_1[2]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_2_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_2_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_6_ (
	.combout(ladder_fpga_fifo21_input_11_3[6]),
	.dataa(ladder_fpga_fifo21_input_11_0[6]),
	.datab(ladder_fpga_fifo21_input_11_1[6]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_6_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_6_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_2_3_ (
	.combout(ladder_fpga_fifo21_input_11_sn_m8),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[3]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_del_del[1])
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_2_3_.lut_mask=16'h0cf5;
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_2_3_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_17_ (
	.combout(ladder_fpga_fifo21_input_11_3[17]),
	.dataa(ladder_fpga_fifo21_input_11_0[17]),
	.datab(ladder_fpga_fifo21_input_11_1[17]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_17_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_17_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_16_ (
	.combout(ladder_fpga_fifo21_input_11_3[16]),
	.dataa(ladder_fpga_fifo21_input_11_0[16]),
	.datab(ladder_fpga_fifo21_input_11_1[16]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_16_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_16_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_14_ (
	.combout(ladder_fpga_fifo21_input_11_3[14]),
	.dataa(ladder_fpga_fifo21_input_11_0[14]),
	.datab(ladder_fpga_fifo21_input_11_1[14]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_14_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_14_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_13_ (
	.combout(ladder_fpga_fifo21_input_11_3[13]),
	.dataa(ladder_fpga_fifo21_input_11_0[13]),
	.datab(ladder_fpga_fifo21_input_11_1[13]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_13_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_13_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_11_ (
	.combout(ladder_fpga_fifo21_input_11_3[11]),
	.dataa(ladder_fpga_fifo21_input_11_0[11]),
	.datab(ladder_fpga_fifo21_input_11_1[11]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_11_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_11_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_10_ (
	.combout(ladder_fpga_fifo21_input_11_3[10]),
	.dataa(ladder_fpga_fifo21_input_11_0[10]),
	.datab(ladder_fpga_fifo21_input_11_1[10]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_10_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_10_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_8_ (
	.combout(ladder_fpga_fifo21_input_11_3[8]),
	.dataa(ladder_fpga_fifo21_input_11_0[8]),
	.datab(ladder_fpga_fifo21_input_11_1[8]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_8_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_8_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_4_ (
	.combout(ladder_fpga_fifo21_input_11_3[4]),
	.dataa(ladder_fpga_fifo21_input_11_0[4]),
	.datab(ladder_fpga_fifo21_input_11_1[4]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_4_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_4_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_19_ (
	.combout(ladder_fpga_fifo21_input_11_3[19]),
	.dataa(ladder_fpga_fifo21_input_11_0[19]),
	.datab(ladder_fpga_fifo21_input_11_1[19]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_19_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_19_.sum_lutc_input="datac";
// @40:1553
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_11_3_18_ (
	.combout(ladder_fpga_fifo21_input_11_3[18]),
	.dataa(ladder_fpga_fifo21_input_11_0[18]),
	.datab(ladder_fpga_fifo21_input_11_1[18]),
	.datac(ladder_fpga_fifo21_input_11_sn_m8),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_11_3_18_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_11_3_18_.sum_lutc_input="datac";
// @40:2121
  cycloneiii_lcell_comb proc_ladder_fpga_tokenin_pulse_duration_un5_tokenin_pulse_duration (
	.combout(\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration ),
	.dataa(tokenin_pulse_duration[0]),
	.datab(tokenin_pulse_duration[2]),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0 )
);
defparam proc_ladder_fpga_tokenin_pulse_duration_un5_tokenin_pulse_duration.lut_mask=16'h8000;
defparam proc_ladder_fpga_tokenin_pulse_duration_un5_tokenin_pulse_duration.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_4_ (
	.combout(ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datab(level_shifter_dac_load_indice[1]),
	.datac(level_shifter_dac_load_indice[0]),
	.datad(ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1_1)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_4_.lut_mask=16'h8000;
defparam ladder_fpga_level_shifter_dac_state_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_load_indice_RNIQEFT1_0_ (
	.combout(ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1),
	.dataa(level_shifter_dac_load_indice[2]),
	.datab(level_shifter_dac_load_indice[3]),
	.datac(level_shifter_dac_load_indice[0]),
	.datad(level_shifter_dac_load_indice[1])
);
defparam level_shifter_dac_load_indice_RNIQEFT1_0_.lut_mask=16'h8000;
defparam level_shifter_dac_load_indice_RNIQEFT1_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_RNI80U62_10_ (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3 ),
	.dataa(ladder_fpga_nbr_rclk_echelle[8]),
	.datab(ladder_fpga_nbr_rclk_echelle[9]),
	.datac(ladder_fpga_nbr_rclk_echelle[10]),
	.datad(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3_4 )
);
defparam ladder_fpga_nbr_rclk_echelle_RNI80U62_10_.lut_mask=16'h0100;
defparam ladder_fpga_nbr_rclk_echelle_RNI80U62_10_.sum_lutc_input="datac";
// @40:2149
  cycloneiii_lcell_comb level_shifter_dac_load_indice_295_1_cZ (
	.combout(level_shifter_dac_load_indice_295_1),
	.dataa(level_shifter_dac_load_indice[1]),
	.datab(level_shifter_dac_load_indice[2]),
	.datac(level_shifter_dac_load_indice_c0),
	.datad(VCC)
);
defparam level_shifter_dac_load_indice_295_1_cZ.lut_mask=16'hf7f7;
defparam level_shifter_dac_load_indice_295_1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_0_3_ (
	.combout(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_del_del[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_del_del[3])
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_0_3_.lut_mask=16'h7fc0;
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_0_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_0_ (
	.combout(ladder_fpga_fifo21_input_1_0_0__m2),
	.dataa(ladder_fpga_fifo21_input[0]),
	.datab(ladder_fpga_fifo21_input_11_3[0]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_0_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_1_ (
	.combout(ladder_fpga_fifo21_input_1_0_1__m2),
	.dataa(ladder_fpga_fifo21_input[1]),
	.datab(ladder_fpga_fifo21_input_11_3[1]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_1_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_3_ (
	.combout(ladder_fpga_fifo21_input_1_0_3__m2),
	.dataa(ladder_fpga_fifo21_input[3]),
	.datab(ladder_fpga_fifo21_input_11_3[3]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_3_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_5_ (
	.combout(ladder_fpga_fifo21_input_1_0_5__m2),
	.dataa(ladder_fpga_fifo21_input[5]),
	.datab(ladder_fpga_fifo21_input_11_3[5]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_5_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_7_ (
	.combout(ladder_fpga_fifo21_input_1_0_7__m2),
	.dataa(ladder_fpga_fifo21_input[7]),
	.datab(ladder_fpga_fifo21_input_11_3[7]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_7_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_12_ (
	.combout(ladder_fpga_fifo21_input_1_0_12__m2),
	.dataa(ladder_fpga_fifo21_input[12]),
	.datab(ladder_fpga_fifo21_input_11_3[12]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_12_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_15_ (
	.combout(ladder_fpga_fifo21_input_1_0_15__m2),
	.dataa(ladder_fpga_fifo21_input[15]),
	.datab(ladder_fpga_fifo21_input_11_3[15]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_15_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_9_ (
	.combout(ladder_fpga_fifo21_input_1_0_9__m2),
	.dataa(ladder_fpga_fifo21_input[9]),
	.datab(ladder_fpga_fifo21_input_11_3[9]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_9_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_2_ (
	.combout(ladder_fpga_fifo21_input_1_0_2__m2),
	.dataa(ladder_fpga_fifo21_input[2]),
	.datab(ladder_fpga_fifo21_input_11_3[2]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_2_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_6_ (
	.combout(ladder_fpga_fifo21_input_1_0_6__m2),
	.dataa(ladder_fpga_fifo21_input[6]),
	.datab(ladder_fpga_fifo21_input_11_3[6]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_6_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_20_ (
	.combout(ladder_fpga_fifo21_input_1_0_20__g0_i_m2_a),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datac(ladder_fpga_fifo21_input[20]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_del_del[0])
);
defparam ladder_fpga_fifo21_input_RNO_0_20_.lut_mask=16'h2264;
defparam ladder_fpga_fifo21_input_RNO_0_20_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_20_ (
	.combout(ladder_fpga_fifo21_input_1_0_20__g0_i_m2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[1]),
	.datab(ladder_fpga_fifo21_input_1_0_20__g0_i_m2_a),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_20_.lut_mask=16'h8888;
defparam ladder_fpga_fifo21_input_RNO_20_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_19_ (
	.combout(ladder_fpga_fifo21_input_1_0_19__m2),
	.dataa(ladder_fpga_fifo21_input[19]),
	.datab(ladder_fpga_fifo21_input_11_3[19]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_19_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_18_ (
	.combout(ladder_fpga_fifo21_input_1_0_18__m2),
	.dataa(ladder_fpga_fifo21_input[18]),
	.datab(ladder_fpga_fifo21_input_11_3[18]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_18_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_18_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_17_ (
	.combout(ladder_fpga_fifo21_input_1_0_17__m2),
	.dataa(ladder_fpga_fifo21_input[17]),
	.datab(ladder_fpga_fifo21_input_11_3[17]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_17_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_16_ (
	.combout(ladder_fpga_fifo21_input_1_0_16__m2),
	.dataa(ladder_fpga_fifo21_input[16]),
	.datab(ladder_fpga_fifo21_input_11_3[16]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_16_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_14_ (
	.combout(ladder_fpga_fifo21_input_1_0_14__m2),
	.dataa(ladder_fpga_fifo21_input[14]),
	.datab(ladder_fpga_fifo21_input_11_3[14]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_14_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_13_ (
	.combout(ladder_fpga_fifo21_input_1_0_13__m2),
	.dataa(ladder_fpga_fifo21_input[13]),
	.datab(ladder_fpga_fifo21_input_11_3[13]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_13_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_11_ (
	.combout(ladder_fpga_fifo21_input_1_0_11__m2),
	.dataa(ladder_fpga_fifo21_input[11]),
	.datab(ladder_fpga_fifo21_input_11_3[11]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_11_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_10_ (
	.combout(ladder_fpga_fifo21_input_1_0_10__m2),
	.dataa(ladder_fpga_fifo21_input[10]),
	.datab(ladder_fpga_fifo21_input_11_3[10]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_10_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_8_ (
	.combout(ladder_fpga_fifo21_input_1_0_8__m2),
	.dataa(ladder_fpga_fifo21_input[8]),
	.datab(ladder_fpga_fifo21_input_11_3[8]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_8_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_4_ (
	.combout(ladder_fpga_fifo21_input_1_0_4__m2),
	.dataa(ladder_fpga_fifo21_input[4]),
	.datab(ladder_fpga_fifo21_input_11_3[4]),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_4_.lut_mask=16'h3535;
defparam ladder_fpga_fifo21_input_RNO_0_4_.sum_lutc_input="datac";
// @40:2223
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_15_a (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15_a ),
	.dataa(level_shifter_dac_load_indice[1]),
	.datab(level_shifter_dac_load_indice[0]),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_3 ),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_10 )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_15_a.lut_mask=16'h193b;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_15_a.sum_lutc_input="datac";
// @40:2223
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_15 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15 ),
	.dataa(level_shifter_dac_load_indice[1]),
	.datab(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13 ),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6 ),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15_a )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_15.lut_mask=16'h44fa;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_15.sum_lutc_input="datac";
// @40:2225
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_12_a (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12_a ),
	.dataa(level_shifter_dac_load_indice[2]),
	.datab(level_shifter_dac_load_indice[3]),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5 ),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2 )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_12_a.lut_mask=16'h159d;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_12_a.sum_lutc_input="datac";
// @40:2225
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_12 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12 ),
	.dataa(level_shifter_dac_load_indice[3]),
	.datab(level_shifter_dac_load_indice[0]),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9 ),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12_a )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_12.lut_mask=16'h11fa;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_12.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_wr_RNO (
	.combout(ladder_fpga_fifo21_wr_0_0_g1_0_439_i),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[1]),
	.datab(ladder_fpga_fifo21_wr_enable),
	.datac(ladder_fpga_fifo21_wr_0_0_g1_0_i_a5_0_1),
	.datad(ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738)
);
defparam ladder_fpga_fifo21_wr_RNO.lut_mask=16'h4c00;
defparam ladder_fpga_fifo21_wr_RNO.sum_lutc_input="datac";
// @40:2149
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_illegal_2_cZ (
	.combout(ladder_fpga_level_shifter_dac_state_illegal_2),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datab(ladder_fpga_level_shifter_dac_state[6]),
	.datac(ladder_fpga_level_shifter_dac_state_ip[3]),
	.datad(ladder_fpga_level_shifter_dac_state_ip[4])
);
defparam ladder_fpga_level_shifter_dac_state_illegal_2_cZ.lut_mask=16'hfbb0;
defparam ladder_fpga_level_shifter_dac_state_illegal_2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_RNO_1_2_ (
	.combout(state_readout_ns_0_3__g0_0_a),
	.dataa(state_readout[3]),
	.datab(cnt_readout[7]),
	.datac(cnt_readout[8]),
	.datad(state_readout_ns_0_3__g0_0_a3_6)
);
defparam state_readout_RNO_1_2_.lut_mask=16'h2000;
defparam state_readout_RNO_1_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_RNO_2_ (
	.combout(state_readout_ns_0_3__g0_0),
	.dataa(state_readout[2]),
	.datab(state_readout_ns_0_3__g0_0_a3_7),
	.datac(state_readout_ns_0_3__g2),
	.datad(state_readout_ns_0_3__g0_0_a)
);
defparam state_readout_RNO_2_.lut_mask=16'heca0;
defparam state_readout_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_RNO_1_ (
	.combout(state_readout_ns_0_4__g0_0),
	.dataa(state_readout[1]),
	.datab(state_readout[2]),
	.datac(state_readout_ns_0_3__g2),
	.datad(COMP_ladder_fpga_SC_TAP_CONTROL_state_readout_ns_0_4__g2)
);
defparam state_readout_RNO_1_.lut_mask=16'hae0c;
defparam state_readout_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_RNO_0_ (
	.combout(state_readout_ns_0_5__g0_0),
	.dataa(holdin_echelle_c),
	.datab(state_readout[1]),
	.datac(state_readout[0]),
	.datad(COMP_ladder_fpga_SC_TAP_CONTROL_state_readout_ns_0_4__g2)
);
defparam state_readout_RNO_0_.lut_mask=16'ha0ec;
defparam state_readout_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_2_ (
	.combout(N_871_i_0_g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[2]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[3]),
	.datac(ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_2_.lut_mask=16'hcece;
defparam ladder_fpga_level_shifter_dac_state_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_5_ (
	.combout(N_866_i_0_g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datab(ladder_fpga_level_shifter_dac_state[6]),
	.datac(ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_5_.lut_mask=16'h3b3b;
defparam ladder_fpga_level_shifter_dac_state_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_rclk_RNO_0_ (
	.combout(cnt_rclk_e0_0_g2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer[0]),
	.datab(cnt_rclk[0]),
	.datac(state_readout[2]),
	.datad(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2)
);
defparam cnt_rclk_RNO_0_.lut_mask=16'hc060;
defparam cnt_rclk_RNO_0_.sum_lutc_input="datac";
// @40:1453
  cycloneiii_lcell_comb cnt_rclk_c1_cZ (
	.combout(cnt_rclk_c1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer[0]),
	.datab(cnt_rclk[0]),
	.datac(cnt_rclk[1]),
	.datad(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2)
);
defparam cnt_rclk_c1_cZ.lut_mask=16'h0080;
defparam cnt_rclk_c1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb tokenin_pulse_duration_RNO_0_ (
	.combout(tokenin_pulse_duration_n0_0_g0),
	.dataa(tokenin_pulse_duration[2]),
	.datab(tokenin_pulse_duration[0]),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0 )
);
defparam tokenin_pulse_duration_RNO_0_.lut_mask=16'hb030;
defparam tokenin_pulse_duration_RNO_0_.sum_lutc_input="datac";
// @40:2114
  cycloneiii_lcell_comb tokenin_pulse_duration_c1_cZ (
	.combout(tokenin_pulse_duration_c1),
	.dataa(tokenin_pulse_duration[0]),
	.datab(tokenin_pulse_duration[1]),
	.datac(\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration ),
	.datad(VCC)
);
defparam tokenin_pulse_duration_c1_cZ.lut_mask=16'h4848;
defparam tokenin_pulse_duration_c1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_1_ (
	.combout(ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[2]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[1]),
	.datac(COMP_LADDER_FPGA_SC_CONFIG_a_6_d_e_data_out),
	.datad(ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_1_.lut_mask=16'heac0;
defparam ladder_fpga_level_shifter_dac_state_RNO_1_.sum_lutc_input="datac";
// @40:2155
  cycloneiii_lcell_comb un1_ladder_fpga_level_shifter_dac_state_4_0_cZ (
	.combout(un1_ladder_fpga_level_shifter_dac_state_4_0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datab(ladder_fpga_level_shifter_dac_state[6]),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1 ),
	.datad(ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1)
);
defparam un1_ladder_fpga_level_shifter_dac_state_4_0_cZ.lut_mask=16'h4404;
defparam un1_ladder_fpga_level_shifter_dac_state_4_0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_3_ (
	.combout(ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_del_del[1]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_del_del[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_del_del[2]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_del_del[3])
);
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_3_.lut_mask=16'h5fe1;
defparam ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_3_.sum_lutc_input="datac";
// @40:2035
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_un8_ladder_fpga_nbr_rclk_echellelto13 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13 ),
	.dataa(ladder_fpga_nbr_rclk_echelle[12]),
	.datab(ladder_fpga_nbr_rclk_echelle[13]),
	.datac(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3 ),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_un8_ladder_fpga_nbr_rclk_echellelto13.lut_mask=16'hf7f7;
defparam proc_ladder_fpga_nbr_rclk_echelle_un8_ladder_fpga_nbr_rclk_echellelto13.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_busy_RNO_1 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_5 ),
	.dataa(ladder_fpga_nbr_rclk_echelle[1]),
	.datab(ladder_fpga_nbr_rclk_echelle[13]),
	.datac(ladder_fpga_nbr_rclk_echelle[12]),
	.datad(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3 )
);
defparam ladder_fpga_busy_RNO_1.lut_mask=16'hfeff;
defparam ladder_fpga_busy_RNO_1.sum_lutc_input="datac";
// @40:2221
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_3_u (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u ),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[2]),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12 ),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15 )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_3_u.lut_mask=16'he2c0;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_3_u.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_rclk_RNO_1_ (
	.combout(cnt_rclk_e1_0_g2),
	.dataa(cnt_rclk[0]),
	.datab(cnt_rclk[1]),
	.datac(state_readout[2]),
	.datad(COMP_ladder_fpga_SC_TAP_CONTROL_state_readout_ns_0_4__g2)
);
defparam cnt_rclk_RNO_1_.lut_mask=16'hc060;
defparam cnt_rclk_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb tokenin_pulse_duration_RNO_1_ (
	.combout(tokenin_pulse_duration_n1_0_g0),
	.dataa(tokenin_pulse_duration[0]),
	.datab(tokenin_pulse_duration[1]),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration )
);
defparam tokenin_pulse_duration_RNO_1_.lut_mask=16'h9060;
defparam tokenin_pulse_duration_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_load_indice_RNO_3_ (
	.combout(level_shifter_dac_load_indice_n3_i_i_0_g0),
	.dataa(level_shifter_dac_load_indice[3]),
	.datab(level_shifter_dac_load_indice_295_1),
	.datac(un1_ladder_fpga_level_shifter_dac_state_4_0),
	.datad(VCC)
);
defparam level_shifter_dac_load_indice_RNO_3_.lut_mask=16'h0909;
defparam level_shifter_dac_load_indice_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_load_indice_RNO_2_ (
	.combout(level_shifter_dac_load_indice_n2_i_i_0_g0),
	.dataa(level_shifter_dac_load_indice[1]),
	.datab(level_shifter_dac_load_indice[2]),
	.datac(level_shifter_dac_load_indice_c0),
	.datad(un1_ladder_fpga_level_shifter_dac_state_4_0)
);
defparam level_shifter_dac_load_indice_RNO_2_.lut_mask=16'h00c6;
defparam level_shifter_dac_load_indice_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_load_indice_RNO_1_ (
	.combout(level_shifter_dac_load_indice_n1_i_i_0_g0),
	.dataa(level_shifter_dac_load_indice[1]),
	.datab(level_shifter_dac_load_indice_c0),
	.datac(un1_ladder_fpga_level_shifter_dac_state_4_0),
	.datad(VCC)
);
defparam level_shifter_dac_load_indice_RNO_1_.lut_mask=16'h0909;
defparam level_shifter_dac_load_indice_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_load_indice_RNO_0_ (
	.combout(level_shifter_dac_load_indice_n0_i_i_0_g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datab(ladder_fpga_level_shifter_dac_state[6]),
	.datac(level_shifter_dac_load_indice[0]),
	.datad(un1_ladder_fpga_level_shifter_dac_state_4_0)
);
defparam level_shifter_dac_load_indice_RNO_0_.lut_mask=16'h00b4;
defparam level_shifter_dac_load_indice_RNO_0_.sum_lutc_input="datac";
// @40:2037
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_un19_ladder_fpga_nbr_rclk_echelle (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle ),
	.dataa(ladder_fpga_nbr_rclk_echelle[12]),
	.datab(ladder_fpga_nbr_rclk_echelle[13]),
	.datac(ladder_fpga_event_controller_state_ip[0]),
	.datad(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3 )
);
defparam proc_ladder_fpga_nbr_rclk_echelle_un19_ladder_fpga_nbr_rclk_echelle.lut_mask=16'hf070;
defparam proc_ladder_fpga_nbr_rclk_echelle_un19_ladder_fpga_nbr_rclk_echelle.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_ (
	.combout(ladder_fpga_fifo21_input_1_0_0__m4),
	.dataa(ladder_fpga_fifo21_input[0]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_0__m2)
);
defparam ladder_fpga_fifo21_input_RNO_0_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_ (
	.combout(ladder_fpga_fifo21_input_1_0_1__m4),
	.dataa(ladder_fpga_fifo21_input[1]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_1__m2)
);
defparam ladder_fpga_fifo21_input_RNO_1_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_ (
	.combout(ladder_fpga_fifo21_input_1_0_3__m4),
	.dataa(ladder_fpga_fifo21_input[3]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_3__m2)
);
defparam ladder_fpga_fifo21_input_RNO_3_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_ (
	.combout(ladder_fpga_fifo21_input_1_0_5__m4),
	.dataa(ladder_fpga_fifo21_input[5]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_5__m2)
);
defparam ladder_fpga_fifo21_input_RNO_5_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_ (
	.combout(ladder_fpga_fifo21_input_1_0_7__m4),
	.dataa(ladder_fpga_fifo21_input[7]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_7__m2)
);
defparam ladder_fpga_fifo21_input_RNO_7_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_12_ (
	.combout(ladder_fpga_fifo21_input_1_0_12__m4),
	.dataa(ladder_fpga_fifo21_input[12]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_12__m2)
);
defparam ladder_fpga_fifo21_input_RNO_12_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_15_ (
	.combout(ladder_fpga_fifo21_input_1_0_15__m4),
	.dataa(ladder_fpga_fifo21_input[15]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_15__m2)
);
defparam ladder_fpga_fifo21_input_RNO_15_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_9_ (
	.combout(ladder_fpga_fifo21_input_1_0_9__m4),
	.dataa(ladder_fpga_fifo21_input[9]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_9__m2)
);
defparam ladder_fpga_fifo21_input_RNO_9_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_ (
	.combout(ladder_fpga_fifo21_input_1_0_2__m4),
	.dataa(ladder_fpga_fifo21_input[2]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_2__m2)
);
defparam ladder_fpga_fifo21_input_RNO_2_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_ (
	.combout(ladder_fpga_fifo21_input_1_0_6__m4),
	.dataa(ladder_fpga_fifo21_input[6]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_6__m2)
);
defparam ladder_fpga_fifo21_input_RNO_6_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_19_ (
	.combout(ladder_fpga_fifo21_input_1_0_19__m4),
	.dataa(ladder_fpga_fifo21_input[19]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_19__m2)
);
defparam ladder_fpga_fifo21_input_RNO_19_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_18_ (
	.combout(ladder_fpga_fifo21_input_1_0_18__m4),
	.dataa(ladder_fpga_fifo21_input[18]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_18__m2)
);
defparam ladder_fpga_fifo21_input_RNO_18_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_18_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_17_ (
	.combout(ladder_fpga_fifo21_input_1_0_17__m4),
	.dataa(ladder_fpga_fifo21_input[17]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_17__m2)
);
defparam ladder_fpga_fifo21_input_RNO_17_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_16_ (
	.combout(ladder_fpga_fifo21_input_1_0_16__m4),
	.dataa(ladder_fpga_fifo21_input[16]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_16__m2)
);
defparam ladder_fpga_fifo21_input_RNO_16_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_14_ (
	.combout(ladder_fpga_fifo21_input_1_0_14__m4),
	.dataa(ladder_fpga_fifo21_input[14]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_14__m2)
);
defparam ladder_fpga_fifo21_input_RNO_14_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_13_ (
	.combout(ladder_fpga_fifo21_input_1_0_13__m4),
	.dataa(ladder_fpga_fifo21_input[13]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_13__m2)
);
defparam ladder_fpga_fifo21_input_RNO_13_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_11_ (
	.combout(ladder_fpga_fifo21_input_1_0_11__m4),
	.dataa(ladder_fpga_fifo21_input[11]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_11__m2)
);
defparam ladder_fpga_fifo21_input_RNO_11_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_10_ (
	.combout(ladder_fpga_fifo21_input_1_0_10__m4),
	.dataa(ladder_fpga_fifo21_input[10]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_10__m2)
);
defparam ladder_fpga_fifo21_input_RNO_10_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_8_ (
	.combout(ladder_fpga_fifo21_input_1_0_8__m4),
	.dataa(ladder_fpga_fifo21_input[8]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_8__m2)
);
defparam ladder_fpga_fifo21_input_RNO_8_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_ (
	.combout(ladder_fpga_fifo21_input_1_0_4__m4),
	.dataa(ladder_fpga_fifo21_input[4]),
	.datab(\proc_ladder_fpga_data_packer.shiftreg_clr2_1 ),
	.datac(ladder_fpga_fifo21_input_1_0_0__g0_0_o4),
	.datad(ladder_fpga_fifo21_input_1_0_4__m2)
);
defparam ladder_fpga_fifo21_input_RNO_4_.lut_mask=16'h0a3a;
defparam ladder_fpga_fifo21_input_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_rclk_RNO_2_ (
	.combout(cnt_rclk_e2_0_g2),
	.dataa(cnt_rclk[2]),
	.datab(state_readout[2]),
	.datac(cnt_rclk_c1),
	.datad(VCC)
);
defparam cnt_rclk_RNO_2_.lut_mask=16'h4848;
defparam cnt_rclk_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb tokenin_pulse_duration_RNO_2_ (
	.combout(tokenin_pulse_duration_n2_0_g0),
	.dataa(tokenin_pulse_duration[2]),
	.datab(ladder_fpga_event_controller_state_ip[3]),
	.datac(tokenin_pulse_duration_c1),
	.datad(VCC)
);
defparam tokenin_pulse_duration_RNO_2_.lut_mask=16'h4848;
defparam tokenin_pulse_duration_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61 (
	.combout(ladder_fpga_nbr_rclk_echellelde),
	.dataa(ladder_fpga_event_controller_state_ip[2]),
	.datab(ladder_fpga_event_controller_state_ip[3]),
	.datac(un1_ladder_fpga_event_controller_state_2),
	.datad(\proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13 )
);
defparam proc_ladder_fpga_nbr_rclk_echelle_un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61.lut_mask=16'hef0f;
defparam proc_ladder_fpga_nbr_rclk_echelle_un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_rclk_RNO_3_ (
	.combout(cnt_rclk_e3_0_g2),
	.dataa(cnt_rclk[2]),
	.datab(cnt_rclk[3]),
	.datac(state_readout[2]),
	.datad(cnt_rclk_c1)
);
defparam cnt_rclk_RNO_3_.lut_mask=16'h60c0;
defparam cnt_rclk_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb tokenin_pulse_duration_RNO_3_ (
	.combout(tokenin_pulse_duration_n3_0_g0),
	.dataa(tokenin_pulse_duration[2]),
	.datab(tokenin_pulse_duration[3]),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(tokenin_pulse_duration_c1)
);
defparam tokenin_pulse_duration_RNO_3_.lut_mask=16'h60c0;
defparam tokenin_pulse_duration_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_busy_RNO (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i ),
	.dataa(ladder_fpga_nbr_rclk_echelle[4]),
	.datab(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_6 ),
	.datac(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_5 ),
	.datad(\proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13 )
);
defparam ladder_fpga_busy_RNO.lut_mask=16'hfe00;
defparam ladder_fpga_busy_RNO.sum_lutc_input="datac";
// @40:1389
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_illegal_a_cZ (
	.combout(ladder_fpga_event_controller_state_illegal_a),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state_ip[0]),
	.datac(ladder_fpga_event_controller_state_ip[2]),
	.datad(ladder_fpga_event_controller_state_226)
);
defparam ladder_fpga_event_controller_state_illegal_a_cZ.lut_mask=16'h0116;
defparam ladder_fpga_event_controller_state_illegal_a_cZ.sum_lutc_input="datac";
// @40:1389
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_illegal_cZ (
	.combout(N_942_ip),
	.dataa(ladder_fpga_event_controller_state_ip[3]),
	.datab(ladder_fpga_event_controller_state[5]),
	.datac(ladder_fpga_event_controller_state_ip[4]),
	.datad(ladder_fpga_event_controller_state_illegal_a)
);
defparam ladder_fpga_event_controller_state_illegal_cZ.lut_mask=16'hb2ff;
defparam ladder_fpga_event_controller_state_illegal_cZ.sum_lutc_input="datac";
// @40:2149
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_illegal_a_cZ (
	.combout(ladder_fpga_level_shifter_dac_state_illegal_a),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[1]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[0]),
	.datac(ladder_fpga_level_shifter_dac_state_ip[2]),
	.datad(ladder_fpga_level_shifter_dac_state_119)
);
defparam ladder_fpga_level_shifter_dac_state_illegal_a_cZ.lut_mask=16'h0116;
defparam ladder_fpga_level_shifter_dac_state_illegal_a_cZ.sum_lutc_input="datac";
// @40:2149
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_illegal_cZ (
	.combout(N_805_ip),
	.dataa(ladder_fpga_level_shifter_dac_state[6]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datac(ladder_fpga_level_shifter_dac_state_illegal_2),
	.datad(ladder_fpga_level_shifter_dac_state_illegal_a)
);
defparam ladder_fpga_level_shifter_dac_state_illegal_cZ.lut_mask=16'hf4ff;
defparam ladder_fpga_level_shifter_dac_state_illegal_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_readout_RNO_5_ (
	.combout(state_readout_ns_a2_0_0__g0_x),
	.dataa(holdin_echelle_c),
	.datab(state_readout[4]),
	.datac(state_readout_ns_a2_1[0]),
	.datad(VCC)
);
defparam state_readout_RNO_5_.lut_mask=16'hfefe;
defparam state_readout_RNO_5_.sum_lutc_input="datac";
// @40:2223
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_4_x (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_4_x ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [2]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [10]),
	.datac(level_shifter_dac_load_indice[3]),
	.datad(VCC)
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_4_x.lut_mask=16'h5353;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_4_x.sum_lutc_input="datac";
// @40:2223
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_11_x (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_11_x ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [3]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [11]),
	.datac(level_shifter_dac_load_indice[3]),
	.datad(VCC)
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_11_x.lut_mask=16'hacac;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_11_x.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_2_x_13_ (
	.combout(ladder_fpga_mux_statusin_3_2_x[13]),
	.dataa(usb_ready_n_c),
	.datab(ladder_fpga_event_controller_state_ip[4]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_2_x_13_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_2_x_13_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_x_12_ (
	.combout(ladder_fpga_mux_statusin_3_4_x[12]),
	.dataa(card_ser_num_c[3]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_x_12_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_x_12_.sum_lutc_input="datac";
// @40:1902
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_x_12_ (
	.combout(ladder_fpga_mux_statusin_3_5_x[12]),
	.dataa(ladder_addr_c[0]),
	.datab(card_ser_num_c[0]),
	.datac(ladder_fpga_mux_status_count_integer[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_x_12_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_x_12_.sum_lutc_input="datac";
// @40:1389
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_236_x (
	.combout(ladder_fpga_event_controller_state_236_x_i),
	.dataa(reset_n_c),
	.datab(ladder_fpga_event_controller_state_illegalpipe2),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_236_x.lut_mask=16'h2222;
defparam ladder_fpga_event_controller_state_236_x.sum_lutc_input="datac";
// @40:2149
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_129_x (
	.combout(ladder_fpga_level_shifter_dac_state_129_x_i),
	.dataa(reset_n_c),
	.datab(ladder_fpga_level_shifter_dac_state_illegalpipe2),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_129_x.lut_mask=16'h2222;
defparam ladder_fpga_level_shifter_dac_state_129_x.sum_lutc_input="datac";
// @40:1807
  cycloneiii_lcell_comb un1_reset_n_2_x_cZ (
	.combout(un1_reset_n_2_x),
	.dataa(reset_n_c),
	.datab(state_readout[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_reset_n_2_x_cZ.lut_mask=16'h2222;
defparam un1_reset_n_2_x_cZ.sum_lutc_input="datac";
// @40:2014
  cycloneiii_lcell_comb test_16hybrides_x_cZ (
	.combout(test_16hybrides_x),
	.dataa(testin_echelle_c),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam test_16hybrides_x_cZ.lut_mask=16'h9999;
defparam test_16hybrides_x_cZ.sum_lutc_input="datac";
// @40:2131
  cycloneiii_lcell_comb level_shifter_dac_sck_x_cZ (
	.combout(level_shifter_dac_sck_x),
	.dataa(level_shifter_dac_sck_en),
	.datab(ladder_fpga_clock4MHz),
	.datac(VCC),
	.datad(VCC)
);
defparam level_shifter_dac_sck_x_cZ.lut_mask=16'h8888;
defparam level_shifter_dac_sck_x_cZ.sum_lutc_input="datac";
// @40:211
  cycloneiii_io_ibuf spare_switch_in (
	.i(spare_switch),
	.ibar(GND)
);
// @40:210
  cycloneiii_io_ibuf fpga_serdes_ou_connec_in (
	.o(fpga_serdes_ou_connec_c),
	.i(fpga_serdes_ou_connec),
	.ibar(GND)
);
// @40:209
  cycloneiii_io_ibuf sc_serdes_ou_connec_in (
	.o(sc_serdes_ou_connec_c),
	.i(sc_serdes_ou_connec),
	.ibar(GND)
);
// @40:208
  cycloneiii_io_ibuf xtal_en_in (
	.o(xtal_en_c),
	.i(xtal_en),
	.ibar(GND)
);
// @40:207
  cycloneiii_io_ibuf debug_present_n_in (
	.o(debug_present_n_c),
	.i(debug_present_n),
	.ibar(GND)
);
// @40:205
  cycloneiii_io_ibuf usb_tx_full_in (
	.i(usb_tx_full),
	.ibar(GND)
);
// @40:204
  cycloneiii_io_ibuf usb_rx_empty_in (
	.i(usb_rx_empty),
	.ibar(GND)
);
// @40:201
  cycloneiii_io_ibuf usb_ready_n_in (
	.o(usb_ready_n_c),
	.i(usb_ready_n),
	.ibar(GND)
);
// @40:200
  cycloneiii_io_ibuf usb_present_in (
	.o(usb_present_c),
	.i(usb_present),
	.ibar(GND)
);
// @40:199
  cycloneiii_io_ibuf usb_data_in_7_ (
	.i(usb_data[7]),
	.ibar(GND)
);
// @40:199
  cycloneiii_io_ibuf usb_data_in_6_ (
	.i(usb_data[6]),
	.ibar(GND)
);
// @40:199
  cycloneiii_io_ibuf usb_data_in_5_ (
	.i(usb_data[5]),
	.ibar(GND)
);
// @40:199
  cycloneiii_io_ibuf usb_data_in_4_ (
	.i(usb_data[4]),
	.ibar(GND)
);
// @40:199
  cycloneiii_io_ibuf usb_data_in_3_ (
	.i(usb_data[3]),
	.ibar(GND)
);
// @40:199
  cycloneiii_io_ibuf usb_data_in_2_ (
	.i(usb_data[2]),
	.ibar(GND)
);
// @40:199
  cycloneiii_io_ibuf usb_data_in_1_ (
	.i(usb_data[1]),
	.ibar(GND)
);
// @40:199
  cycloneiii_io_ibuf usb_data_in_0_ (
	.i(usb_data[0]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_15_ (
	.o(sc_tdo_hybride_c[15]),
	.i(sc_tdo_hybride[15]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_14_ (
	.o(sc_tdo_hybride_c[14]),
	.i(sc_tdo_hybride[14]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_13_ (
	.o(sc_tdo_hybride_c[13]),
	.i(sc_tdo_hybride[13]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_12_ (
	.o(sc_tdo_hybride_c[12]),
	.i(sc_tdo_hybride[12]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_11_ (
	.o(sc_tdo_hybride_c[11]),
	.i(sc_tdo_hybride[11]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_10_ (
	.o(sc_tdo_hybride_c[10]),
	.i(sc_tdo_hybride[10]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_9_ (
	.o(sc_tdo_hybride_c[9]),
	.i(sc_tdo_hybride[9]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_8_ (
	.o(sc_tdo_hybride_c[8]),
	.i(sc_tdo_hybride[8]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_7_ (
	.o(sc_tdo_hybride_c[7]),
	.i(sc_tdo_hybride[7]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_6_ (
	.o(sc_tdo_hybride_c[6]),
	.i(sc_tdo_hybride[6]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_5_ (
	.o(sc_tdo_hybride_c[5]),
	.i(sc_tdo_hybride[5]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_4_ (
	.o(sc_tdo_hybride_c[4]),
	.i(sc_tdo_hybride[4]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_3_ (
	.o(sc_tdo_hybride_c[3]),
	.i(sc_tdo_hybride[3]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_2_ (
	.o(sc_tdo_hybride_c[2]),
	.i(sc_tdo_hybride[2]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_1_ (
	.o(sc_tdo_hybride_c[1]),
	.i(sc_tdo_hybride[1]),
	.ibar(GND)
);
// @40:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_0_ (
	.o(sc_tdo_hybride_c[0]),
	.i(sc_tdo_hybride[0]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_15_ (
	.i(tokenout_hybride[15]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_14_ (
	.i(tokenout_hybride[14]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_13_ (
	.i(tokenout_hybride[13]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_12_ (
	.i(tokenout_hybride[12]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_11_ (
	.i(tokenout_hybride[11]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_10_ (
	.i(tokenout_hybride[10]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_9_ (
	.i(tokenout_hybride[9]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_8_ (
	.i(tokenout_hybride[8]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_7_ (
	.i(tokenout_hybride[7]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_6_ (
	.i(tokenout_hybride[6]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_5_ (
	.i(tokenout_hybride[5]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_4_ (
	.i(tokenout_hybride[4]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_3_ (
	.i(tokenout_hybride[3]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_2_ (
	.i(tokenout_hybride[2]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_1_ (
	.i(tokenout_hybride[1]),
	.ibar(GND)
);
// @40:190
  cycloneiii_io_ibuf tokenout_hybride_in_0_ (
	.i(tokenout_hybride[0]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_15_ (
	.o(latchup_hybride_c[15]),
	.i(latchup_hybride[15]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_14_ (
	.o(latchup_hybride_c[14]),
	.i(latchup_hybride[14]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_13_ (
	.o(latchup_hybride_c[13]),
	.i(latchup_hybride[13]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_12_ (
	.o(latchup_hybride_c[12]),
	.i(latchup_hybride[12]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_11_ (
	.o(latchup_hybride_c[11]),
	.i(latchup_hybride[11]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_10_ (
	.o(latchup_hybride_c[10]),
	.i(latchup_hybride[10]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_9_ (
	.o(latchup_hybride_c[9]),
	.i(latchup_hybride[9]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_8_ (
	.o(latchup_hybride_c[8]),
	.i(latchup_hybride[8]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_7_ (
	.o(latchup_hybride_c[7]),
	.i(latchup_hybride[7]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_6_ (
	.o(latchup_hybride_c[6]),
	.i(latchup_hybride[6]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_5_ (
	.o(latchup_hybride_c[5]),
	.i(latchup_hybride[5]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_4_ (
	.o(latchup_hybride_c[4]),
	.i(latchup_hybride[4]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_3_ (
	.o(latchup_hybride_c[3]),
	.i(latchup_hybride[3]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_2_ (
	.o(latchup_hybride_c[2]),
	.i(latchup_hybride[2]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_1_ (
	.o(latchup_hybride_c[1]),
	.i(latchup_hybride[1]),
	.ibar(GND)
);
// @40:181
  cycloneiii_io_ibuf latchup_hybride_in_0_ (
	.o(latchup_hybride_c[0]),
	.i(latchup_hybride[0]),
	.ibar(GND)
);
// @40:179
  cycloneiii_io_ibuf fibre_tx_fault_in (
	.i(fibre_tx_fault),
	.ibar(GND)
);
// @40:177
  cycloneiii_io_ibuf fibre_rx_loss_in (
	.i(fibre_rx_loss),
	.ibar(GND)
);
// @40:176
  cycloneiii_io_ibuf fibre_mod_sda_in (
	.i(fibre_mod_sda),
	.ibar(GND)
);
// @40:175
  cycloneiii_io_ibuf fibre_mod_scl_in (
	.i(fibre_mod_scl),
	.ibar(GND)
);
// @40:174
  cycloneiii_io_ibuf fibre_mod_absent_in (
	.i(fibre_mod_absent),
	.ibar(GND)
);
// @40:169
  cycloneiii_io_ibuf des_bist_pass_in (
	.o(des_bist_pass_c),
	.i(des_bist_pass),
	.ibar(GND)
);
// @40:168
  cycloneiii_io_ibuf ladder_fpga_sc_tdi_in (
	.o(ladder_fpga_sc_tdi_c),
	.i(ladder_fpga_sc_tdi),
	.ibar(GND)
);
// @40:167
  cycloneiii_io_ibuf ladder_fpga_sc_trstb_in (
	.o(G_629),
	.i(ladder_fpga_sc_trstb),
	.ibar(GND)
);
// @40:166
  cycloneiii_io_ibuf ladder_fpga_sc_tms_in (
	.o(ladder_fpga_sc_tms_c),
	.i(ladder_fpga_sc_tms),
	.ibar(GND)
);
// @40:165
  cycloneiii_io_ibuf ladder_fpga_sc_tck_in (
	.o(ladder_fpga_sc_tck_c),
	.i(ladder_fpga_sc_tck),
	.ibar(GND)
);
// @40:164
  cycloneiii_io_ibuf holdin_echelle_in (
	.o(holdin_echelle_c),
	.i(holdin_echelle),
	.ibar(GND)
);
// @40:163
  cycloneiii_io_ibuf testin_echelle_in (
	.o(testin_echelle_c),
	.i(testin_echelle),
	.ibar(GND)
);
// @40:162
  cycloneiii_io_ibuf tokenin_echelle_in_0 (
	.o(tokenin_echelle_c),
	.i(tokenin_echelle),
	.ibar(GND)
);
// @40:161
  cycloneiii_io_ibuf ladder_addr_in_2_ (
	.o(ladder_addr_c[2]),
	.i(ladder_addr[2]),
	.ibar(GND)
);
// @40:161
  cycloneiii_io_ibuf ladder_addr_in_1_ (
	.o(ladder_addr_c[1]),
	.i(ladder_addr[1]),
	.ibar(GND)
);
// @40:161
  cycloneiii_io_ibuf ladder_addr_in_0_ (
	.o(ladder_addr_c[0]),
	.i(ladder_addr[0]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_20_ (
	.i(rdo_to_ladder[20]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_19_ (
	.i(rdo_to_ladder[19]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_18_ (
	.i(rdo_to_ladder[18]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_17_ (
	.i(rdo_to_ladder[17]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_16_ (
	.i(rdo_to_ladder[16]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_15_ (
	.i(rdo_to_ladder[15]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_14_ (
	.i(rdo_to_ladder[14]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_13_ (
	.i(rdo_to_ladder[13]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_12_ (
	.i(rdo_to_ladder[12]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_11_ (
	.i(rdo_to_ladder[11]),
	.ibar(GND)
);
// @40:160
  cycloneiii_io_ibuf rdo_to_ladder_in_10_ (
	.i(rdo_to_ladder[10]),
	.ibar(GND)
);
// @40:158
  cycloneiii_io_ibuf des_lock_in (
	.o(des_lock_c),
	.i(des_lock),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_15_ (
	.o(data_serial_c[15]),
	.i(data_serial[15]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_14_ (
	.o(data_serial_c[14]),
	.i(data_serial[14]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_13_ (
	.o(data_serial_c[13]),
	.i(data_serial[13]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_12_ (
	.o(data_serial_c[12]),
	.i(data_serial[12]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_11_ (
	.o(data_serial_c[11]),
	.i(data_serial[11]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_10_ (
	.o(data_serial_c[10]),
	.i(data_serial[10]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_9_ (
	.o(data_serial_c[9]),
	.i(data_serial[9]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_8_ (
	.o(data_serial_c[8]),
	.i(data_serial[8]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_7_ (
	.o(data_serial_c[7]),
	.i(data_serial[7]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_6_ (
	.o(data_serial_c[6]),
	.i(data_serial[6]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_5_ (
	.o(data_serial_c[5]),
	.i(data_serial[5]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_4_ (
	.o(data_serial_c[4]),
	.i(data_serial[4]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_3_ (
	.o(data_serial_c[3]),
	.i(data_serial[3]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_2_ (
	.o(data_serial_c[2]),
	.i(data_serial[2]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_1_ (
	.o(data_serial_c[1]),
	.i(data_serial[1]),
	.ibar(GND)
);
// @40:150
  cycloneiii_io_ibuf data_serial_in_0_ (
	.o(data_serial_c[0]),
	.i(data_serial[0]),
	.ibar(GND)
);
// @40:139
  cycloneiii_io_ibuf card_ser_num_in_5_ (
	.o(card_ser_num_c[5]),
	.i(card_ser_num[5]),
	.ibar(GND)
);
// @40:139
  cycloneiii_io_ibuf card_ser_num_in_4_ (
	.o(card_ser_num_c[4]),
	.i(card_ser_num[4]),
	.ibar(GND)
);
// @40:139
  cycloneiii_io_ibuf card_ser_num_in_3_ (
	.o(card_ser_num_c[3]),
	.i(card_ser_num[3]),
	.ibar(GND)
);
// @40:139
  cycloneiii_io_ibuf card_ser_num_in_2_ (
	.o(card_ser_num_c[2]),
	.i(card_ser_num[2]),
	.ibar(GND)
);
// @40:139
  cycloneiii_io_ibuf card_ser_num_in_1_ (
	.o(card_ser_num_c[1]),
	.i(card_ser_num[1]),
	.ibar(GND)
);
// @40:139
  cycloneiii_io_ibuf card_ser_num_in_0_ (
	.o(card_ser_num_c[0]),
	.i(card_ser_num[0]),
	.ibar(GND)
);
// @40:138
  cycloneiii_io_ibuf reset_n_in (
	.o(reset_n_c),
	.i(reset_n),
	.ibar(GND)
);
// @40:214
  cycloneiii_io_obuf dbg_ladder_fpga_sc_bypass_out (
	.o(dbg_ladder_fpga_sc_bypass),
	.i(GND),
	.oe(VCC)
);
// @40:213
  cycloneiii_io_obuf dbg_ladder_fpga_adc_bit_count_cs_integer_out_3_ (
	.o(dbg_ladder_fpga_adc_bit_count_cs_integer[3]),
	.i(ladder_fpga_adc_bit_count_cs_integer_RNI3A5[3]),
	.oe(VCC)
);
// @40:213
  cycloneiii_io_obuf dbg_ladder_fpga_adc_bit_count_cs_integer_out_2_ (
	.o(dbg_ladder_fpga_adc_bit_count_cs_integer[2]),
	.i(ladder_fpga_adc_bit_count_cs_integer_RNI295[2]),
	.oe(VCC)
);
// @40:213
  cycloneiii_io_obuf dbg_ladder_fpga_adc_bit_count_cs_integer_out_1_ (
	.o(dbg_ladder_fpga_adc_bit_count_cs_integer[1]),
	.i(ladder_fpga_adc_bit_count_cs_integer_RNI185[1]),
	.oe(VCC)
);
// @40:213
  cycloneiii_io_obuf dbg_ladder_fpga_adc_bit_count_cs_integer_out_0_ (
	.o(dbg_ladder_fpga_adc_bit_count_cs_integer[0]),
	.i(ladder_fpga_adc_bit_count_cs_integer_RNI075[0]),
	.oe(VCC)
);
// @40:206
  cycloneiii_io_obuf usb_write_out (
	.o(usb_write),
	.i(VCC),
	.oe(VCC)
);
// @40:203
  cycloneiii_io_obuf usb_reset_n_out (
	.o(usb_reset_n),
	.i(GND),
	.oe(reset_n_in_RNI6VGA)
);
// @40:202
  cycloneiii_io_obuf usb_read_n_out (
	.o(usb_read_n),
	.i(GND),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_15_ (
	.o(sc_tdi_hybride[15]),
	.i(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_14_ (
	.o(sc_tdi_hybride[14]),
	.i(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_13_ (
	.o(sc_tdi_hybride[13]),
	.i(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_12_ (
	.o(sc_tdi_hybride[12]),
	.i(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_11_ (
	.o(sc_tdi_hybride[11]),
	.i(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_10_ (
	.o(sc_tdi_hybride[10]),
	.i(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_9_ (
	.o(sc_tdi_hybride[9]),
	.i(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_8_ (
	.o(sc_tdi_hybride[8]),
	.i(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_7_ (
	.o(sc_tdi_hybride[7]),
	.i(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_6_ (
	.o(sc_tdi_hybride[6]),
	.i(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_5_ (
	.o(sc_tdi_hybride[5]),
	.i(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_4_ (
	.o(sc_tdi_hybride[4]),
	.i(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_3_ (
	.o(sc_tdi_hybride[3]),
	.i(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_2_ (
	.o(sc_tdi_hybride[2]),
	.i(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_1_ (
	.o(sc_tdi_hybride[1]),
	.i(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:196
  cycloneiii_io_obuf sc_tdi_hybride_out_0_ (
	.o(sc_tdi_hybride[0]),
	.i(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tdi_hyb_0_a2),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_15_ (
	.o(sc_trstb_hybride[15]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_14_ (
	.o(sc_trstb_hybride[14]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_13_ (
	.o(sc_trstb_hybride[13]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_12_ (
	.o(sc_trstb_hybride[12]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_11_ (
	.o(sc_trstb_hybride[11]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_10_ (
	.o(sc_trstb_hybride[10]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_9_ (
	.o(sc_trstb_hybride[9]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_8_ (
	.o(sc_trstb_hybride[8]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_7_ (
	.o(sc_trstb_hybride[7]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_6_ (
	.o(sc_trstb_hybride[6]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_5_ (
	.o(sc_trstb_hybride[5]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_4_ (
	.o(sc_trstb_hybride[4]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_3_ (
	.o(sc_trstb_hybride[3]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_2_ (
	.o(sc_trstb_hybride[2]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_1_ (
	.o(sc_trstb_hybride[1]),
	.i(G_629),
	.oe(VCC)
);
// @40:195
  cycloneiii_io_obuf sc_trstb_hybride_out_0_ (
	.o(sc_trstb_hybride[0]),
	.i(G_629),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_15_ (
	.o(sc_tms_hybride[15]),
	.i(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tms_hyb_0_a2_x),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_14_ (
	.o(sc_tms_hybride[14]),
	.i(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tms_hyb),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_13_ (
	.o(sc_tms_hybride[13]),
	.i(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tms_hyb_0_a2),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_12_ (
	.o(sc_tms_hybride[12]),
	.i(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tms_hyb_0_a2_x),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_11_ (
	.o(sc_tms_hybride[11]),
	.i(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_10_ (
	.o(sc_tms_hybride[10]),
	.i(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tms_hyb_0_a2),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_9_ (
	.o(sc_tms_hybride[9]),
	.i(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tms_hyb_0_a2),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_8_ (
	.o(sc_tms_hybride[8]),
	.i(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tms_hyb_0_a2),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_7_ (
	.o(sc_tms_hybride[7]),
	.i(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tms_hyb_0_a2_x),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_6_ (
	.o(sc_tms_hybride[6]),
	.i(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tms_hyb),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_5_ (
	.o(sc_tms_hybride[5]),
	.i(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tms_hyb_0_a2),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_4_ (
	.o(sc_tms_hybride[4]),
	.i(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tms_hyb_0_a2_x),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_3_ (
	.o(sc_tms_hybride[3]),
	.i(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_2_ (
	.o(sc_tms_hybride[2]),
	.i(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tms_hyb_0_a2),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_1_ (
	.o(sc_tms_hybride[1]),
	.i(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tms_hyb_0_a2_x),
	.oe(VCC)
);
// @40:194
  cycloneiii_io_obuf sc_tms_hybride_out_0_ (
	.o(sc_tms_hybride[0]),
	.i(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tms_hyb_0_a2),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_15_ (
	.o(sc_tck_hybride[15]),
	.i(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tck_hyb_0_a2_x),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_14_ (
	.o(sc_tck_hybride[14]),
	.i(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tck_hyb),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_13_ (
	.o(sc_tck_hybride[13]),
	.i(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tck_hyb_0_a2),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_12_ (
	.o(sc_tck_hybride[12]),
	.i(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tck_hyb_0_a2_x),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_11_ (
	.o(sc_tck_hybride[11]),
	.i(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_10_ (
	.o(sc_tck_hybride[10]),
	.i(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tck_hyb_0_a2),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_9_ (
	.o(sc_tck_hybride[9]),
	.i(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tck_hyb_0_a2),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_8_ (
	.o(sc_tck_hybride[8]),
	.i(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tck_hyb_0_a2),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_7_ (
	.o(sc_tck_hybride[7]),
	.i(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tck_hyb_0_a2_x),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_6_ (
	.o(sc_tck_hybride[6]),
	.i(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tck_hyb),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_5_ (
	.o(sc_tck_hybride[5]),
	.i(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tck_hyb_0_a2),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_4_ (
	.o(sc_tck_hybride[4]),
	.i(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tck_hyb_0_a2_x),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_3_ (
	.o(sc_tck_hybride[3]),
	.i(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_2_ (
	.o(sc_tck_hybride[2]),
	.i(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tck_hyb_0_a2),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_1_ (
	.o(sc_tck_hybride[1]),
	.i(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tck_hyb_0_a2_x),
	.oe(VCC)
);
// @40:193
  cycloneiii_io_obuf sc_tck_hybride_out_0_ (
	.o(sc_tck_hybride[0]),
	.i(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tck_hyb_0_a2),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_15_ (
	.o(tokenin_hybride[15]),
	.i(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_14_ (
	.o(tokenin_hybride[14]),
	.i(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_13_ (
	.o(tokenin_hybride[13]),
	.i(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_12_ (
	.o(tokenin_hybride[12]),
	.i(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_11_ (
	.o(tokenin_hybride[11]),
	.i(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_10_ (
	.o(tokenin_hybride[10]),
	.i(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_9_ (
	.o(tokenin_hybride[9]),
	.i(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_8_ (
	.o(tokenin_hybride[8]),
	.i(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_7_ (
	.o(tokenin_hybride[7]),
	.i(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_6_ (
	.o(tokenin_hybride[6]),
	.i(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_5_ (
	.o(tokenin_hybride[5]),
	.i(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_4_ (
	.o(tokenin_hybride[4]),
	.i(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_3_ (
	.o(tokenin_hybride[3]),
	.i(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_2_ (
	.o(tokenin_hybride[2]),
	.i(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_1_ (
	.o(tokenin_hybride[1]),
	.i(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:189
  cycloneiii_io_obuf tokenin_hybride_out_0_ (
	.o(tokenin_hybride[0]),
	.i(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_tokenin_hyb_i_x),
	.oe(VCC)
);
// @40:188
  cycloneiii_io_obuf ladder_fpga_rclk_16hybrides_out (
	.o(ladder_fpga_rclk_16hybrides),
	.i(ladder_fpga_rclk_16hybrides_out_RNO),
	.oe(VCC)
);
// @40:185
  cycloneiii_io_obuf hold_16hybrides_out (
	.o(hold_16hybrides),
	.i(hold_16hybrides_out_RNO),
	.oe(VCC)
);
// @40:184
  cycloneiii_io_obuf test_16hybrides_out (
	.o(test_16hybrides),
	.i(test_16hybrides_x),
	.oe(VCC)
);
// @40:182
  cycloneiii_io_obuf mux_ref_latchup_out_1_ (
	.o(mux_ref_latchup[1]),
	.i(COMP_ladder_fpga_SC_REF_LATCHUP_a_1_b_c_data_out),
	.oe(VCC)
);
// @40:182
  cycloneiii_io_obuf mux_ref_latchup_out_0_ (
	.o(mux_ref_latchup[0]),
	.i(COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_data_out),
	.oe(VCC)
);
// @40:178
  cycloneiii_io_obuf fibre_tx_disable_out (
	.o(fibre_tx_disable),
	.i(GND),
	.oe(VCC)
);
// @40:172
  cycloneiii_io_obuf ladder_fpga_sc_tdo_out (
	.o(ladder_fpga_sc_tdo),
	.i(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tdo_echelle_15),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_21_ (
	.o(ladder_to_rdo[21]),
	.i(ladder_fpga_mux_dataout[21]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_20_ (
	.o(ladder_to_rdo[20]),
	.i(ladder_fpga_mux_dataout[20]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_19_ (
	.o(ladder_to_rdo[19]),
	.i(ladder_fpga_mux_dataout[19]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_18_ (
	.o(ladder_to_rdo[18]),
	.i(ladder_fpga_mux_dataout[18]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_17_ (
	.o(ladder_to_rdo[17]),
	.i(ladder_fpga_mux_dataout[17]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_16_ (
	.o(ladder_to_rdo[16]),
	.i(ladder_fpga_mux_dataout[16]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_15_ (
	.o(ladder_to_rdo[15]),
	.i(ladder_fpga_mux_dataout[15]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_14_ (
	.o(ladder_to_rdo[14]),
	.i(ladder_fpga_mux_dataout[14]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_13_ (
	.o(ladder_to_rdo[13]),
	.i(ladder_fpga_mux_dataout[13]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_12_ (
	.o(ladder_to_rdo[12]),
	.i(ladder_fpga_mux_dataout[12]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_11_ (
	.o(ladder_to_rdo[11]),
	.i(ladder_fpga_mux_dataout[11]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_10_ (
	.o(ladder_to_rdo[10]),
	.i(ladder_fpga_mux_dataout[10]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_9_ (
	.o(ladder_to_rdo[9]),
	.i(ladder_fpga_mux_dataout[9]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_8_ (
	.o(ladder_to_rdo[8]),
	.i(ladder_fpga_mux_dataout[8]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_7_ (
	.o(ladder_to_rdo[7]),
	.i(ladder_fpga_mux_dataout[7]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_6_ (
	.o(ladder_to_rdo[6]),
	.i(ladder_fpga_mux_dataout[6]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_5_ (
	.o(ladder_to_rdo[5]),
	.i(ladder_fpga_mux_dataout[5]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_4_ (
	.o(ladder_to_rdo[4]),
	.i(ladder_fpga_mux_dataout[4]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_3_ (
	.o(ladder_to_rdo[3]),
	.i(ladder_fpga_mux_dataout[3]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_2_ (
	.o(ladder_to_rdo[2]),
	.i(ladder_fpga_mux_dataout[2]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_1_ (
	.o(ladder_to_rdo[1]),
	.i(ladder_fpga_mux_dataout[1]),
	.oe(VCC)
);
// @40:171
  cycloneiii_io_obuf ladder_to_rdo_out_0_ (
	.o(ladder_to_rdo[0]),
	.i(ladder_fpga_mux_dataout[0]),
	.oe(VCC)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_15_ (
	.o(pilotage_mvdd_hybride[15]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_14_ (
	.o(pilotage_mvdd_hybride[14]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_13_ (
	.o(pilotage_mvdd_hybride[13]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_12_ (
	.o(pilotage_mvdd_hybride[12]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_11_ (
	.o(pilotage_mvdd_hybride[11]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_10_ (
	.o(pilotage_mvdd_hybride[10]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_9_ (
	.o(pilotage_mvdd_hybride[9]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_8_ (
	.o(pilotage_mvdd_hybride[8]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_7_ (
	.o(pilotage_mvdd_hybride[7]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_6_ (
	.o(pilotage_mvdd_hybride[6]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_5_ (
	.o(pilotage_mvdd_hybride[5]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_4_ (
	.o(pilotage_mvdd_hybride[4]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_3_ (
	.o(pilotage_mvdd_hybride[3]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_2_ (
	.o(pilotage_mvdd_hybride[2]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_1_ (
	.o(pilotage_mvdd_hybride[1]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n)
);
// @40:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_0_ (
	.o(pilotage_mvdd_hybride[0]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_15_ (
	.o(pilotage_magnd_hybride[15]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_14_ (
	.o(pilotage_magnd_hybride[14]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_13_ (
	.o(pilotage_magnd_hybride[13]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_12_ (
	.o(pilotage_magnd_hybride[12]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_11_ (
	.o(pilotage_magnd_hybride[11]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_10_ (
	.o(pilotage_magnd_hybride[10]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_9_ (
	.o(pilotage_magnd_hybride[9]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_8_ (
	.o(pilotage_magnd_hybride[8]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_7_ (
	.o(pilotage_magnd_hybride[7]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_6_ (
	.o(pilotage_magnd_hybride[6]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_5_ (
	.o(pilotage_magnd_hybride[5]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_4_ (
	.o(pilotage_magnd_hybride[4]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_3_ (
	.o(pilotage_magnd_hybride[3]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_2_ (
	.o(pilotage_magnd_hybride[2]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_1_ (
	.o(pilotage_magnd_hybride[1]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n)
);
// @40:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_0_ (
	.o(pilotage_magnd_hybride[0]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n)
);
// @40:154
  cycloneiii_io_obuf level_shifter_dac_sck_out (
	.o(level_shifter_dac_sck),
	.i(level_shifter_dac_sck_x),
	.oe(VCC)
);
// @40:153
  cycloneiii_io_obuf level_shifter_dac_sdi_out (
	.o(level_shifter_dac_sdi),
	.i(level_shifter_dac_sdiz),
	.oe(VCC)
);
// @40:152
  cycloneiii_io_obuf level_shifter_dac_ld_cs_n_out (
	.o(level_shifter_dac_ld_cs_n),
	.i(level_shifter_dac_ld_cs_n_out_RNO),
	.oe(VCC)
);
// @40:149
  cycloneiii_io_obuf adc_cs_n_out_7_ (
	.o(adc_cs_n[7]),
	.i(adc_cs_n_1[0]),
	.oe(VCC)
);
// @40:149
  cycloneiii_io_obuf adc_cs_n_out_6_ (
	.o(adc_cs_n[6]),
	.i(adc_cs_n_1[0]),
	.oe(VCC)
);
// @40:149
  cycloneiii_io_obuf adc_cs_n_out_5_ (
	.o(adc_cs_n[5]),
	.i(adc_cs_n_1[0]),
	.oe(VCC)
);
// @40:149
  cycloneiii_io_obuf adc_cs_n_out_4_ (
	.o(adc_cs_n[4]),
	.i(adc_cs_n_1[0]),
	.oe(VCC)
);
// @40:149
  cycloneiii_io_obuf adc_cs_n_out_3_ (
	.o(adc_cs_n[3]),
	.i(adc_cs_n_1[0]),
	.oe(VCC)
);
// @40:149
  cycloneiii_io_obuf adc_cs_n_out_2_ (
	.o(adc_cs_n[2]),
	.i(adc_cs_n_1[0]),
	.oe(VCC)
);
// @40:149
  cycloneiii_io_obuf adc_cs_n_out_1_ (
	.o(adc_cs_n[1]),
	.i(adc_cs_n_1[0]),
	.oe(VCC)
);
// @40:149
  cycloneiii_io_obuf adc_cs_n_out_0_ (
	.o(adc_cs_n[0]),
	.i(adc_cs_n_1[0]),
	.oe(VCC)
);
// @40:147
  cycloneiii_io_obuf roboclock_adc_phase_out_7_ (
	.o(roboclock_adc_phase[7]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_14_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un6_roboclock_adc_phase_in)
);
// @40:147
  cycloneiii_io_obuf roboclock_adc_phase_out_6_ (
	.o(roboclock_adc_phase[6]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_12_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un17_roboclock_adc_phase_in)
);
// @40:147
  cycloneiii_io_obuf roboclock_adc_phase_out_5_ (
	.o(roboclock_adc_phase[5]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_10_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un28_roboclock_adc_phase_in)
);
// @40:147
  cycloneiii_io_obuf roboclock_adc_phase_out_4_ (
	.o(roboclock_adc_phase[4]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_8_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un39_roboclock_adc_phase_in)
);
// @40:147
  cycloneiii_io_obuf roboclock_adc_phase_out_3_ (
	.o(roboclock_adc_phase[3]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_6_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un50_roboclock_adc_phase_in)
);
// @40:147
  cycloneiii_io_obuf roboclock_adc_phase_out_2_ (
	.o(roboclock_adc_phase[2]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_4_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un61_roboclock_adc_phase_in)
);
// @40:147
  cycloneiii_io_obuf roboclock_adc_phase_out_1_ (
	.o(roboclock_adc_phase[1]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_2_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un72_roboclock_adc_phase_in)
);
// @40:147
  cycloneiii_io_obuf roboclock_adc_phase_out_0_ (
	.o(roboclock_adc_phase[0]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un83_roboclock_adc_phase_in)
);
// @40:146
  cycloneiii_io_obuf roboclock_horloge40_phase_out_3_ (
	.o(roboclock_horloge40_phase[3]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_22_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un8_roboclock_horloge40_phase_in)
);
// @40:146
  cycloneiii_io_obuf roboclock_horloge40_phase_out_2_ (
	.o(roboclock_horloge40_phase[2]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_20_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un19_roboclock_horloge40_phase_in)
);
// @40:146
  cycloneiii_io_obuf roboclock_horloge40_phase_out_1_ (
	.o(roboclock_horloge40_phase[1]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_18_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un30_roboclock_horloge40_phase_in)
);
// @40:146
  cycloneiii_io_obuf roboclock_horloge40_phase_out_0_ (
	.o(roboclock_horloge40_phase[0]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_16_d_e_data_out),
	.oe(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un41_roboclock_horloge40_phase_in)
);
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
//@40:167
// @40:192
  cycloneiii_io_obuf o (
	.o(temperature),
	.i(GND),
	.oe(comp_mesure_temperature_temperature_out_e)
);
// @40:192
  cycloneiii_io_ibuf i (
	.o(temperature_c),
	.i(temperature),
	.ibar(GND)
);
//@40:1389
//@40:1389
//@40:1389
//@40:1389
//@40:1389
//@40:1389
//@40:1389
//@40:2149
//@40:2149
//@40:2149
//@40:2149
//@40:2149
//@40:2149
//@40:2149
//@40:2149
//@40:1453
// @40:699
  cycloneiii_crcblock comp_cycloneiii_crcblock (
	.clk(ladder_fpga_clock40MHz),
	.shiftnld(GND),
	.ldsrc(VCC),
	.crcerror(crc_error)
);
defparam comp_cycloneiii_crcblock.oscillator_divider =  1;
defparam comp_cycloneiii_crcblock.lpm_type =  "cycloneiii_crcblock";
// @40:680
  mega_func_pll_40MHz_switchover_cycloneIII comp_mega_func_pll_40MHz_switchover_cycloneIII (
	.c0_derived_clock_RNIECOA(c0_derived_clock_RNIECOA),
	.ladder_fpga_clock40MHz(ladder_fpga_clock40MHz),
	.c2_derived_clock_RNIG8F8(c2_derived_clock_RNIG8F8),
	.ladder_fpga_clock4MHz(ladder_fpga_clock4MHz),
	.c1_derived_clock_RNIFQJ9(c1_derived_clock_RNIFQJ9),
	.ladder_fpga_clock80MHz(ladder_fpga_clock80MHz),
	.clock40mhz_xtal_bad(clock40mhz_xtal_bad),
	.clock40mhz_fpga_bad(clock40mhz_fpga_bad),
	.ladder_fpga_activeclock(ladder_fpga_activeclock),
	.reset_n_in_RNI6VGA(reset_n_in_RNI6VGA),
	.data_out(COMP_LADDER_FPGA_SC_CONFIG_a_5_d_e_data_out),
	.pll_40MHz_switchover_locked(pll_40MHz_switchover_locked),
	.clock40mhz_fpga(clock40mhz_fpga),
	.clock40mhz_xtal(clock40mhz_xtal)
);
// @40:749
  tap_control COMP_ladder_fpga_SC_TAP_CONTROL (
	.sc_trstb_hybride_c_0(G_629),
	.ladder_fpga_nbr_test_7(ladder_fpga_nbr_test[10]),
	.ladder_fpga_nbr_test_2(ladder_fpga_nbr_test[5]),
	.ladder_fpga_nbr_test_0(ladder_fpga_nbr_test[3]),
	.ladder_fpga_nbr_test_1(ladder_fpga_nbr_test[4]),
	.ladder_fpga_nbr_hold_7(ladder_fpga_nbr_hold[10]),
	.ladder_fpga_nbr_hold_2(ladder_fpga_nbr_hold[5]),
	.ladder_fpga_nbr_hold_0(ladder_fpga_nbr_hold[3]),
	.ladder_fpga_nbr_hold_1(ladder_fpga_nbr_hold[4]),
	.ladder_fpga_mux_status_count_integer_0(ladder_fpga_mux_status_count_integer[0]),
	.ladder_fpga_mux_status_count_integer_1(ladder_fpga_mux_status_count_integer[1]),
	.ladder_fpga_mux_statusin_3_3_0(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_3[12]),
	.ladder_fpga_mux_statusin_3_3_2(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_3[14]),
	.ladder_fpga_mux_statusin_3_3_5(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_3[17]),
	.ladder_fpga_mux_statusin_3_6_1(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[4]),
	.ladder_fpga_mux_statusin_3_6_7(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[10]),
	.ladder_fpga_mux_statusin_3_6_2(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[5]),
	.ladder_fpga_mux_statusin_3_6_0(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[3]),
	.ladder_fpga_mux_statusin_3_6_10(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[13]),
	.ladder_fpga_mux_statusin_3_6_11(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[14]),
	.ladder_fpga_mux_statusin_3_6_14(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[17]),
	.ladder_fpga_adc_bit_count_cs_integer_0(ladder_fpga_adc_bit_count_cs_integer[0]),
	.ladder_fpga_adc_bit_count_cs_integer_1(ladder_fpga_adc_bit_count_cs_integer[1]),
	.ladder_fpga_adc_bit_count_cs_integer_2(ladder_fpga_adc_bit_count_cs_integer[2]),
	.ladder_fpga_adc_bit_count_cs_integer_3(ladder_fpga_adc_bit_count_cs_integer[3]),
	.state_readout_1(state_readout[4]),
	.state_readout_0(state_readout[3]),
	.ladder_fpga_event_controller_state_2(ladder_fpga_event_controller_state_ip[2]),
	.ladder_fpga_event_controller_state_3(ladder_fpga_event_controller_state_ip[3]),
	.ladder_fpga_event_controller_state_4(ladder_fpga_event_controller_state_ip[4]),
	.ladder_fpga_event_controller_state_5(ladder_fpga_event_controller_state[5]),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_ip[0]),
	.ladder_fpga_event_controller_state_1(ladder_fpga_event_controller_state_ip[1]),
	.cnt_readout_6(cnt_readout[6]),
	.cnt_readout_5(cnt_readout[5]),
	.cnt_readout_1(cnt_readout[1]),
	.cnt_readout_2(cnt_readout[2]),
	.cnt_readout_3(cnt_readout[3]),
	.cnt_readout_4(cnt_readout[4]),
	.cnt_readout_9(cnt_readout[9]),
	.cnt_readout_0(cnt_readout[0]),
	.cnt_readout_8(cnt_readout[8]),
	.cnt_readout_7(cnt_readout[7]),
	.ladder_addr_c_1(ladder_addr_c[2]),
	.ladder_addr_c_0(ladder_addr_c[1]),
	.card_ser_num_c_1(card_ser_num_c[2]),
	.card_ser_num_c_0(card_ser_num_c[1]),
	.card_ser_num_c_4(card_ser_num_c[5]),
	.card_ser_num_c_3(card_ser_num_c[4]),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.shiftIR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftIR),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.etat_present_ret(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.sc_updateDR_0x09_15(COMP_ladder_fpga_SC_TAP_CONTROL_sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(COMP_ladder_fpga_SC_TAP_CONTROL_sc_updateDR_0x09_0_0_g0),
	.G_646(COMP_ladder_fpga_SC_TAP_CONTROL_G_646),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.clockIR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockIR_0_a2),
	.ladder_fpga_busy(ladder_fpga_busy),
	.pilotage_n(comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n),
	.pilotage_n_0(comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n),
	.pilotage_n_1(comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n),
	.pilotage_n_2(comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n),
	.data_out(COM_LADDER_SC_INSTRUC_REG_a_2_d_e_data_out),
	.data_out_0(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out),
	.crc_error(crc_error),
	.ladder_fpga_activeclock(ladder_fpga_activeclock),
	.debug_present_n_c(debug_present_n_c),
	.des_lock_c(des_lock_c),
	.pilotage_n_3(comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n),
	.pilotage_n_4(comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n),
	.pilotage_n_5(comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n),
	.pilotage_n_6(comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n),
	.data_out_1(COM_LADDER_SC_INSTRUC_REG_a_4_b_c_data_out),
	.data_out_1_0(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out_1),
	.ladder_fpga_adc_select_n5_i_o2(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.data_out_2(COM_LADDER_SC_INSTRUC_REG_a_3_d_e_data_out),
	.data_out_3(COM_LADDER_SC_INSTRUC_REG_a_1_d_e_data_out),
	.ladder_fpga_adc_select_n_1_0_0_g0(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_adc_select_n_1_0_0_g0),
	.state_readout_ns_0_4__g2(COMP_ladder_fpga_SC_TAP_CONTROL_state_readout_ns_0_4__g2),
	.N_981_i_0_g0(COMP_ladder_fpga_SC_TAP_CONTROL_N_981_i_0_g0),
	.holdin_echelle_c(holdin_echelle_c),
	.N_987_i_0_g0(COMP_ladder_fpga_SC_TAP_CONTROL_N_987_i_0_g0),
	.ladder_fpga_event_controller_state_ns_0_3__g0_i(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_event_controller_state_ns_0_3__g0_i),
	.tokenin_pulse_ok(tokenin_pulse_ok),
	.ladder_fpga_event_controller_state_ns_0_2__g0_i(COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_event_controller_state_ns_0_2__g0_i),
	.N_983_i_0_g0(COMP_ladder_fpga_SC_TAP_CONTROL_N_983_i_0_g0),
	.tokenin_echelle_c(tokenin_echelle_c),
	.N_989_i_0_g0(COMP_ladder_fpga_SC_TAP_CONTROL_N_989_i_0_g0),
	.cnt_readoutlde(cnt_readoutlde),
	.reset_n_c(reset_n_c),
	.un1_reset_n_2_x(un1_reset_n_2_x),
	.ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i),
	.adc_cnt_enable(adc_cnt_enable),
	.ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i),
	.ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i),
	.ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i(COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i),
	.N_739_i_0_g0_i(COMP_ladder_fpga_SC_TAP_CONTROL_N_739_i_0_g0_i),
	.G_656(COMP_ladder_fpga_SC_TAP_CONTROL_G_656),
	.G_665(COMP_ladder_fpga_SC_TAP_CONTROL_G_665),
	.G_662(COMP_ladder_fpga_SC_TAP_CONTROL_G_662),
	.G_653(COMP_ladder_fpga_SC_TAP_CONTROL_G_653),
	.G_650(COMP_ladder_fpga_SC_TAP_CONTROL_G_650),
	.testin_echelle_c(testin_echelle_c),
	.usb_present_c(usb_present_c)
);
// @40:799
  ir_5_bits COM_LADDER_SC_INSTRUC_REG (
	.data_out(COM_LADDER_SC_INSTRUC_REG_a_4_b_c_data_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_646(COMP_ladder_fpga_SC_TAP_CONTROL_G_646),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret),
	.clockIR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockIR_0_a2),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.shiftIR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftIR),
	.data_out_0(COM_LADDER_SC_INSTRUC_REG_a_1_d_e_data_out),
	.data_out_1(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out_1),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.data_out_2(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out),
	.scan_out_2(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_scan_out),
	.data_out_3(COM_LADDER_SC_INSTRUC_REG_a_3_d_e_data_out),
	.data_out_4(COM_LADDER_SC_INSTRUC_REG_a_2_d_e_data_out)
);
// @40:814
  dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG COMP_ladder_fpga_SC_BYPASS_REG (
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.scan_out(COMP_ladder_fpga_SC_BYPASS_REG_scan_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2)
);
// @40:837
  dr_x_bits_8 COMP_ladder_fpga_SC_IDENT_REG (
	.ladder_addr_c_1(ladder_addr_c[1]),
	.ladder_addr_c_2(ladder_addr_c[2]),
	.ladder_addr_c_0(ladder_addr_c[0]),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.scan_out_6(COMP_ladder_fpga_SC_IDENT_REG_a_0_d_e_scan_out)
);
// @40:855
  dr_x_bits_32 COMP_ladder_fpga_SC_VERSION_REG (
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.scan_out_21(COMP_ladder_fpga_SC_VERSION_REG_a_0_d_e_scan_out),
	.scan_out_28(COMP_ladder_fpga_SC_DEBUG_REG_a_20_d_e_scan_out)
);
// @40:890
  dr_x_bits_22 COMP_ladder_fpga_SC_ETAT_REG (
	.latchup_hybride_c_9(latchup_hybride_c[9]),
	.latchup_hybride_c_8(latchup_hybride_c[8]),
	.latchup_hybride_c_11(latchup_hybride_c[11]),
	.latchup_hybride_c_10(latchup_hybride_c[10]),
	.latchup_hybride_c_13(latchup_hybride_c[13]),
	.latchup_hybride_c_12(latchup_hybride_c[12]),
	.latchup_hybride_c_15(latchup_hybride_c[15]),
	.latchup_hybride_c_14(latchup_hybride_c[14]),
	.latchup_hybride_c_1(latchup_hybride_c[1]),
	.latchup_hybride_c_0(latchup_hybride_c[0]),
	.latchup_hybride_c_3(latchup_hybride_c[3]),
	.latchup_hybride_c_2(latchup_hybride_c[2]),
	.latchup_hybride_c_5(latchup_hybride_c[5]),
	.latchup_hybride_c_4(latchup_hybride_c[4]),
	.latchup_hybride_c_7(latchup_hybride_c[7]),
	.latchup_hybride_c_6(latchup_hybride_c[6]),
	.enable_latchup_n_9(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[9]),
	.enable_latchup_n_8(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[8]),
	.enable_latchup_n_11(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[11]),
	.enable_latchup_n_10(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[10]),
	.enable_latchup_n_13(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[13]),
	.enable_latchup_n_12(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[12]),
	.enable_latchup_n_15(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[15]),
	.enable_latchup_n_14(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[14]),
	.enable_latchup_n_1(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[1]),
	.enable_latchup_n_0(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[0]),
	.enable_latchup_n_3(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[3]),
	.enable_latchup_n_2(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[2]),
	.enable_latchup_n_5(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[5]),
	.enable_latchup_n_4(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[4]),
	.enable_latchup_n_7(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[7]),
	.enable_latchup_n_6(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[6]),
	.card_ser_num_c_4(card_ser_num_c[4]),
	.card_ser_num_c_2(card_ser_num_c[2]),
	.card_ser_num_c_5(card_ser_num_c[5]),
	.card_ser_num_c_0(card_ser_num_c[0]),
	.card_ser_num_c_1(card_ser_num_c[1]),
	.card_ser_num_c_3(card_ser_num_c[3]),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.holdin_echelle_c(holdin_echelle_c),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.xtal_en_c(xtal_en_c),
	.crc_error(crc_error),
	.debug_present_n_c(debug_present_n_c),
	.pll_40MHz_switchover_locked(pll_40MHz_switchover_locked),
	.data_out(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.ladder_fpga_activeclock(ladder_fpga_activeclock),
	.clock40mhz_xtal_bad(clock40mhz_xtal_bad),
	.scan_out_16(COMP_ladder_fpga_SC_BYPASS_REG_scan_out),
	.fpga_serdes_ou_connec_c(fpga_serdes_ou_connec_c),
	.clock40mhz_fpga_bad(clock40mhz_fpga_bad),
	.sc_serdes_ou_connec_c(sc_serdes_ou_connec_c),
	.scan_out_20(COMP_ladder_fpga_SC_ETAT_REG_a_0_d_e_scan_out),
	.data_out_0(COMP_LADDER_FPGA_SC_CONFIG_a_5_d_e_data_out),
	.testin_echelle_c(testin_echelle_c)
);
// @40:907
  dr_x_bits_22_1 COMP_ladder_fpga_SC_DEBUG_REG (
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.scan_out_16(COMP_ladder_fpga_SC_BYPASS_REG_scan_out),
	.scan_out_17(COMP_ladder_fpga_SC_DEBUG_REG_a_20_d_e_scan_out),
	.scan_out_20(COMP_ladder_fpga_SC_DEBUG_REG_a_0_d_e_scan_out)
);
// @40:925
  dr_x_bits_init_24 COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_650(COMP_ladder_fpga_SC_TAP_CONTROL_G_650),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.un83_roboclock_adc_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un83_roboclock_adc_phase_in),
	.data_out_0(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_data_out),
	.un72_roboclock_adc_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un72_roboclock_adc_phase_in),
	.data_out_3(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_2_d_e_data_out),
	.un61_roboclock_adc_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un61_roboclock_adc_phase_in),
	.data_out_5(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_4_d_e_data_out),
	.un50_roboclock_adc_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un50_roboclock_adc_phase_in),
	.data_out_7(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_6_d_e_data_out),
	.un39_roboclock_adc_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un39_roboclock_adc_phase_in),
	.data_out_9(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_8_d_e_data_out),
	.un28_roboclock_adc_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un28_roboclock_adc_phase_in),
	.data_out_11(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_10_d_e_data_out),
	.un17_roboclock_adc_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un17_roboclock_adc_phase_in),
	.data_out_13(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_12_d_e_data_out),
	.un6_roboclock_adc_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un6_roboclock_adc_phase_in),
	.data_out_15(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_14_d_e_data_out),
	.un41_roboclock_horloge40_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un41_roboclock_horloge40_phase_in),
	.data_out_17(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_16_d_e_data_out),
	.un30_roboclock_horloge40_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un30_roboclock_horloge40_phase_in),
	.data_out_19(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_18_d_e_data_out),
	.un19_roboclock_horloge40_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un19_roboclock_horloge40_phase_in),
	.data_out_21(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_20_d_e_data_out),
	.un8_roboclock_horloge40_phase_in(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un8_roboclock_horloge40_phase_in),
	.data_out_22(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_22_d_e_data_out),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.scan_out_17(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_scan_out)
);
// @40:952
  dr_x_bits_init_16 COMP_LADDER_FPGA_SC_CONFIG (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.G_653(COMP_ladder_fpga_SC_TAP_CONTROL_G_653),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.data_out(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.data_out_0(COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_data_out),
	.scan_out_5(COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_scan_out),
	.data_out_1(COMP_LADDER_FPGA_SC_CONFIG_a_5_d_e_data_out),
	.data_out_2(COMP_LADDER_FPGA_SC_CONFIG_a_1_d_e_data_out),
	.data_out_3(COMP_LADDER_FPGA_SC_CONFIG_a_4_d_e_data_out),
	.data_out_4(COMP_LADDER_FPGA_SC_CONFIG_a_2_d_e_data_out),
	.data_out_5(COMP_LADDER_FPGA_SC_CONFIG_a_3_d_e_data_out),
	.data_out_6(COMP_LADDER_FPGA_SC_CONFIG_a_6_d_e_data_out),
	.level_shifter_dac_load(level_shifter_dac_load)
);
// @40:969
  dr_x_bits_init_20 COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC (
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_656(COMP_ladder_fpga_SC_TAP_CONTROL_G_656),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.data_out_4(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_19_b_c_data_out_4),
	.data_out(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_12_d_e_data_out),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.data_out_4_0(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_17_d_e_data_out_4),
	.data_out_0(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_7_d_e_data_out),
	.data_out_2(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_5_d_e_data_out),
	.data_out_3(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_1_d_e_data_out),
	.data_out_4_1(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_15_d_e_data_out_4),
	.data_out_5(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_10_d_e_data_out),
	.data_out_6(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_14_d_e_data_out),
	.data_out_4_2(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_8_d_e_data_out_4),
	.data_out_4_3(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_4_d_e_data_out_4),
	.data_out_4_4(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_13_d_e_data_out_4),
	.data_out_4_5(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_6_d_e_data_out_4),
	.data_out_7(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_18_d_e_data_out),
	.data_out_8(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_9_d_e_data_out),
	.data_out_9(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_3_d_e_data_out),
	.scan_out_18(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_scan_out),
	.data_out_4_6(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_4),
	.data_out_4_7(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_2_d_e_data_out_4),
	.data_out_4_8(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_11_d_e_data_out_4),
	.data_out_10(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_16_d_e_data_out)
);
// @40:986
  mux_tdo COMP_ladder_fpga_SC_MUX_TDO (
	.scan_out(COMP_ladder_fpga_SC_ETAT_REG_a_0_d_e_scan_out),
	.data_out(COM_LADDER_SC_INSTRUC_REG_a_1_d_e_data_out),
	.data_out_0(COM_LADDER_SC_INSTRUC_REG_a_4_b_c_data_out),
	.scan_out_0(COMP_ladder_fpga_SC_BYPASS_REG_scan_out),
	.scan_out_1(COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_scan_out),
	.scan_out_2(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_scan_out),
	.scan_out_3(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_scan_out),
	.scan_out_4(COMP_ladder_fpga_SC_IDENT_REG_a_0_d_e_scan_out),
	.scan_out_5(allumage_hybride_a_0_d_e_scan_out),
	.data_out_1(COM_LADDER_SC_INSTRUC_REG_a_3_d_e_data_out),
	.data_out_1_0(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out_1),
	.data_out_2(COM_LADDER_SC_INSTRUC_REG_a_2_d_e_data_out),
	.dr_scan_out_31(COMP_ladder_fpga_SC_MUX_TDO_dr_scan_out_31),
	.data_out_3(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out),
	.scan_out_6(COMP_ladder_fpga_SC_ETAT_ALIMS_a_0_d_e_scan_out),
	.scan_out_7(COMP_ladder_fpga_SC_DEBUG_REG_a_0_d_e_scan_out),
	.scan_out_8(COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_scan_out),
	.scan_out_9(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_scan_out),
	.scan_out_10(COMP_ladder_fpga_SC_TEMPERATURE_a_0_d_e_scan_out),
	.scan_out_11(COMP_ladder_fpga_SC_VERSION_REG_a_0_d_e_scan_out)
);
// @40:1028
  mux_2_1 COMP_ladder_fpga_SC_MUX_OUT (
	.z_x(COMP_ladder_fpga_SC_MUX_OUT_z_x),
	.scan_out(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_scan_out),
	.shiftIR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftIR),
	.dr_scan_out_31(COMP_ladder_fpga_SC_MUX_TDO_dr_scan_out_31)
);
// @40:1043
  dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 allumage_hybride (
	.ff2_0(allumage_hybride_a_15_b_c_ff2_0),
	.ff2en(allumage_hybride_a_15_b_c_ff2en),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_14_ret(allumage_hybride_a_15_b_c_sc_updateDR_0x09_14_ret),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.sc_updateDR_0x09_15(COMP_ladder_fpga_SC_TAP_CONTROL_sc_updateDR_0x09_15),
	.sc_updateDR_0x09_0_0_g0(COMP_ladder_fpga_SC_TAP_CONTROL_sc_updateDR_0x09_0_0_g0),
	.ff2_0_0(allumage_hybride_a_14_d_e_ff2_0),
	.ff2en_0(allumage_hybride_a_14_d_e_ff2en),
	.sc_updateDR_0x09_13_ret(allumage_hybride_a_14_d_e_sc_updateDR_0x09_13_ret),
	.ff2_0_1(allumage_hybride_a_2_d_e_ff2_0),
	.ff2en_1(allumage_hybride_a_2_d_e_ff2en),
	.sc_updateDR_0x09_1_ret(allumage_hybride_a_2_d_e_sc_updateDR_0x09_1_ret),
	.ff2_0_2(allumage_hybride_a_7_d_e_ff2_0),
	.ff2en_2(allumage_hybride_a_7_d_e_ff2en),
	.sc_updateDR_0x09_6_ret(allumage_hybride_a_7_d_e_sc_updateDR_0x09_6_ret),
	.ff2_0_3(allumage_hybride_a_4_d_e_ff2_0),
	.ff2en_3(allumage_hybride_a_4_d_e_ff2en),
	.sc_updateDR_0x09_3_ret(allumage_hybride_a_4_d_e_sc_updateDR_0x09_3_ret),
	.ff2_0_4(allumage_hybride_a_1_d_e_ff2_0),
	.ff2en_4(allumage_hybride_a_1_d_e_ff2en),
	.sc_updateDR_0x09_0_ret(allumage_hybride_a_1_d_e_sc_updateDR_0x09_0_ret),
	.ff2_0_5(allumage_hybride_a_11_d_e_ff2_0),
	.ff2en_5(allumage_hybride_a_11_d_e_ff2en),
	.sc_updateDR_0x09_10_ret(allumage_hybride_a_11_d_e_sc_updateDR_0x09_10_ret),
	.ff2_0_6(allumage_hybride_a_8_d_e_ff2_0),
	.ff2en_6(allumage_hybride_a_8_d_e_ff2en),
	.sc_updateDR_0x09_7_ret(allumage_hybride_a_8_d_e_sc_updateDR_0x09_7_ret),
	.ff2_0_7(allumage_hybride_a_5_d_e_ff2_0),
	.ff2en_7(allumage_hybride_a_5_d_e_ff2en),
	.sc_updateDR_0x09_4_ret(allumage_hybride_a_5_d_e_sc_updateDR_0x09_4_ret),
	.ff2_0_8(allumage_hybride_a_0_d_e_ff2_0),
	.ff2en_8(allumage_hybride_a_0_d_e_ff2en),
	.sc_updateDR_0x09_ret(allumage_hybride_a_0_d_e_sc_updateDR_0x09_ret),
	.scan_out_12(allumage_hybride_a_0_d_e_scan_out),
	.ff2_0_9(allumage_hybride_a_10_d_e_ff2_0),
	.ff2en_9(allumage_hybride_a_10_d_e_ff2en),
	.sc_updateDR_0x09_9_ret(allumage_hybride_a_10_d_e_sc_updateDR_0x09_9_ret),
	.ff2_0_10(allumage_hybride_a_12_d_e_ff2_0),
	.ff2en_10(allumage_hybride_a_12_d_e_ff2en),
	.sc_updateDR_0x09_11_ret(allumage_hybride_a_12_d_e_sc_updateDR_0x09_11_ret),
	.ff2_0_11(allumage_hybride_a_9_d_e_ff2_0),
	.ff2en_11(allumage_hybride_a_9_d_e_ff2en),
	.sc_updateDR_0x09_8_ret(allumage_hybride_a_9_d_e_sc_updateDR_0x09_8_ret),
	.ff2_0_12(allumage_hybride_a_6_d_e_ff2_0),
	.ff2en_12(allumage_hybride_a_6_d_e_ff2en),
	.sc_updateDR_0x09_5_ret(allumage_hybride_a_6_d_e_sc_updateDR_0x09_5_ret),
	.ff2_0_13(allumage_hybride_a_3_d_e_ff2_0),
	.ff2en_13(allumage_hybride_a_3_d_e_ff2en),
	.sc_updateDR_0x09_2_ret(allumage_hybride_a_3_d_e_sc_updateDR_0x09_2_ret),
	.ff2_0_14(allumage_hybride_a_13_d_e_ff2_0),
	.ff2en_14(allumage_hybride_a_13_d_e_ff2en),
	.sc_updateDR_0x09_12_ret(allumage_hybride_a_13_d_e_sc_updateDR_0x09_12_ret)
);
// @40:1061
  dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE COMP_ladder_fpga_SC_BYPASS_HYBRIDE (
	.data_out(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_15_b_c_data_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.G_662(COMP_ladder_fpga_SC_TAP_CONTROL_G_662),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.data_out_0(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_7_d_e_data_out),
	.data_out_1(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_12_d_e_data_out),
	.data_out_2(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_data_out),
	.scan_out_5(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_scan_out),
	.data_out_3(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_5_d_e_data_out),
	.data_out_4(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_1_d_e_data_out),
	.data_out_5(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_10_d_e_data_out),
	.data_out_6(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_11_d_e_data_out),
	.data_out_7(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_13_d_e_data_out),
	.data_out_8(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_9_d_e_data_out),
	.data_out_9(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_4_d_e_data_out),
	.data_out_10(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_2_d_e_data_out),
	.data_out_11(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_3_d_e_data_out),
	.data_out_12(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_14_d_e_data_out),
	.data_out_13(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_8_d_e_data_out),
	.data_out_14(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_6_d_e_data_out)
);
// @40:1078
  dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS COMP_ladder_fpga_SC_ETAT_ALIMS (
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.pilotage_n(comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.pilotage_n_0(comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n),
	.pilotage_n_1(comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n),
	.pilotage_n_2(comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n),
	.scan_out_5(COMP_ladder_fpga_SC_ETAT_ALIMS_a_0_d_e_scan_out),
	.pilotage_n_3(comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n),
	.pilotage_n_4(comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n),
	.pilotage_n_5(comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n),
	.pilotage_n_6(comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n),
	.pilotage_n_7(comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n),
	.pilotage_n_8(comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n),
	.pilotage_n_9(comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n),
	.pilotage_n_10(comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n),
	.pilotage_n_11(comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n),
	.pilotage_n_12(comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n),
	.pilotage_n_13(comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n),
	.pilotage_n_14(comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n)
);
// @40:1095
  dr_x_bits_2 COMP_ladder_fpga_SC_REF_LATCHUP (
	.data_out(COMP_ladder_fpga_SC_REF_LATCHUP_a_1_b_c_data_out),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.G_665(COMP_ladder_fpga_SC_TAP_CONTROL_G_665),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.data_out_0(COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_data_out),
	.scan_out_0(COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_scan_out)
);
// @40:1112
  dr_x_bits_48 COMP_ladder_fpga_SC_TEMPERATURE (
	.temperature3_11(comp_mesure_temperature_temperature3[11]),
	.temperature3_4(comp_mesure_temperature_temperature3[4]),
	.temperature3_3(comp_mesure_temperature_temperature3[3]),
	.temperature3_8(comp_mesure_temperature_temperature3[8]),
	.temperature3_2(comp_mesure_temperature_temperature3[2]),
	.temperature3_0(comp_mesure_temperature_temperature3[0]),
	.temperature3_1(comp_mesure_temperature_temperature3[1]),
	.temperature3_6(comp_mesure_temperature_temperature3[6]),
	.temperature3_5(comp_mesure_temperature_temperature3[5]),
	.temperature3_7(comp_mesure_temperature_temperature3[7]),
	.temperature3_10(comp_mesure_temperature_temperature3[10]),
	.temperature3_9(comp_mesure_temperature_temperature3[9]),
	.temperature0_2(comp_mesure_temperature_temperature0[2]),
	.temperature0_6(comp_mesure_temperature_temperature0[6]),
	.temperature0_5(comp_mesure_temperature_temperature0[5]),
	.temperature0_1(comp_mesure_temperature_temperature0[1]),
	.temperature0_0(comp_mesure_temperature_temperature0[0]),
	.temperature0_8(comp_mesure_temperature_temperature0[8]),
	.temperature0_9(comp_mesure_temperature_temperature0[9]),
	.temperature0_10(comp_mesure_temperature_temperature0[10]),
	.temperature0_3(comp_mesure_temperature_temperature0[3]),
	.temperature0_11(comp_mesure_temperature_temperature0[11]),
	.temperature0_7(comp_mesure_temperature_temperature0[7]),
	.temperature0_4(comp_mesure_temperature_temperature0[4]),
	.temperature2_2(comp_mesure_temperature_temperature2[2]),
	.temperature2_10(comp_mesure_temperature_temperature2[10]),
	.temperature2_8(comp_mesure_temperature_temperature2[8]),
	.temperature2_3(comp_mesure_temperature_temperature2[3]),
	.temperature2_9(comp_mesure_temperature_temperature2[9]),
	.temperature2_1(comp_mesure_temperature_temperature2[1]),
	.temperature2_11(comp_mesure_temperature_temperature2[11]),
	.temperature2_0(comp_mesure_temperature_temperature2[0]),
	.temperature2_7(comp_mesure_temperature_temperature2[7]),
	.temperature2_6(comp_mesure_temperature_temperature2[6]),
	.temperature2_5(comp_mesure_temperature_temperature2[5]),
	.temperature2_4(comp_mesure_temperature_temperature2[4]),
	.temperature1_1(comp_mesure_temperature_temperature1[1]),
	.temperature1_9(comp_mesure_temperature_temperature1[9]),
	.temperature1_7(comp_mesure_temperature_temperature1[7]),
	.temperature1_6(comp_mesure_temperature_temperature1[6]),
	.temperature1_0(comp_mesure_temperature_temperature1[0]),
	.temperature1_2(comp_mesure_temperature_temperature1[2]),
	.temperature1_10(comp_mesure_temperature_temperature1[10]),
	.temperature1_11(comp_mesure_temperature_temperature1[11]),
	.temperature1_8(comp_mesure_temperature_temperature1[8]),
	.temperature1_4(comp_mesure_temperature_temperature1[4]),
	.temperature1_5(comp_mesure_temperature_temperature1[5]),
	.temperature1_3(comp_mesure_temperature_temperature1[3]),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.clockDR_0_a2(COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2),
	.scan_out_24(COMP_ladder_fpga_SC_TEMPERATURE_a_0_d_e_scan_out)
);
// @40:1147
  gestion_hybrides_v4 comp_gestion_hybrides_v4 (
	.enable_latchup_n_15(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[15]),
	.enable_latchup_n_14(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[14]),
	.enable_latchup_n_13(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[13]),
	.enable_latchup_n_12(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[12]),
	.enable_latchup_n_11(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[11]),
	.enable_latchup_n_10(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[10]),
	.enable_latchup_n_9(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[9]),
	.enable_latchup_n_8(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[8]),
	.enable_latchup_n_7(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[7]),
	.enable_latchup_n_6(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[6]),
	.enable_latchup_n_5(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[5]),
	.enable_latchup_n_4(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[4]),
	.enable_latchup_n_3(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[3]),
	.enable_latchup_n_2(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[2]),
	.enable_latchup_n_1(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[1]),
	.enable_latchup_n_0(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[0]),
	.latchup_hybride_c_0(latchup_hybride_c[0]),
	.latchup_hybride_c_1(latchup_hybride_c[1]),
	.latchup_hybride_c_2(latchup_hybride_c[2]),
	.latchup_hybride_c_3(latchup_hybride_c[3]),
	.latchup_hybride_c_4(latchup_hybride_c[4]),
	.latchup_hybride_c_5(latchup_hybride_c[5]),
	.latchup_hybride_c_6(latchup_hybride_c[6]),
	.latchup_hybride_c_7(latchup_hybride_c[7]),
	.latchup_hybride_c_8(latchup_hybride_c[8]),
	.latchup_hybride_c_9(latchup_hybride_c[9]),
	.latchup_hybride_c_10(latchup_hybride_c[10]),
	.latchup_hybride_c_11(latchup_hybride_c[11]),
	.latchup_hybride_c_12(latchup_hybride_c[12]),
	.latchup_hybride_c_13(latchup_hybride_c[13]),
	.latchup_hybride_c_14(latchup_hybride_c[14]),
	.latchup_hybride_c_15(latchup_hybride_c[15]),
	.sc_tdo_hybride_c_13(sc_tdo_hybride_c[13]),
	.sc_tdo_hybride_c_5(sc_tdo_hybride_c[5]),
	.sc_tdo_hybride_c_14(sc_tdo_hybride_c[14]),
	.sc_tdo_hybride_c_6(sc_tdo_hybride_c[6]),
	.sc_tdo_hybride_c_10(sc_tdo_hybride_c[10]),
	.sc_tdo_hybride_c_2(sc_tdo_hybride_c[2]),
	.sc_tdo_hybride_c_12(sc_tdo_hybride_c[12]),
	.sc_tdo_hybride_c_4(sc_tdo_hybride_c[4]),
	.sc_tdo_hybride_c_8(sc_tdo_hybride_c[8]),
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c[0]),
	.sc_tdo_hybride_c_11(sc_tdo_hybride_c[11]),
	.sc_tdo_hybride_c_15(sc_tdo_hybride_c[15]),
	.sc_tdo_hybride_c_1(sc_tdo_hybride_c[1]),
	.sc_tdo_hybride_c_3(sc_tdo_hybride_c[3]),
	.sc_tdo_hybride_c_7(sc_tdo_hybride_c[7]),
	.sc_tdo_hybride_c_9(sc_tdo_hybride_c[9]),
	.pilotage_n(comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.pilotage_n_0(comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n),
	.pilotage_n_1(comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n),
	.pilotage_n_2(comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n),
	.pilotage_n_3(comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n),
	.pilotage_n_4(comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n),
	.pilotage_n_5(comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n),
	.pilotage_n_6(comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n),
	.pilotage_n_7(comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n),
	.pilotage_n_8(comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n),
	.pilotage_n_9(comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n),
	.pilotage_n_10(comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n),
	.pilotage_n_11(comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n),
	.pilotage_n_12(comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n),
	.pilotage_n_13(comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n),
	.pilotage_n_14(comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n),
	.ladder_fpga_sc_tck_c_i_i(ladder_fpga_sc_tck_c_i_i),
	.sc_updateDR_0x09_ret(allumage_hybride_a_0_d_e_sc_updateDR_0x09_ret),
	.sc_updateDR_0x09_0_0_g0(COMP_ladder_fpga_SC_TAP_CONTROL_sc_updateDR_0x09_0_0_g0),
	.ff2en(allumage_hybride_a_0_d_e_ff2en),
	.ff2_0(allumage_hybride_a_0_d_e_ff2_0),
	.sc_updateDR_0x09_0_ret(allumage_hybride_a_1_d_e_sc_updateDR_0x09_0_ret),
	.ff2en_0(allumage_hybride_a_1_d_e_ff2en),
	.ff2_0_0(allumage_hybride_a_1_d_e_ff2_0),
	.sc_updateDR_0x09_1_ret(allumage_hybride_a_2_d_e_sc_updateDR_0x09_1_ret),
	.ff2en_1(allumage_hybride_a_2_d_e_ff2en),
	.ff2_0_1(allumage_hybride_a_2_d_e_ff2_0),
	.sc_updateDR_0x09_2_ret(allumage_hybride_a_3_d_e_sc_updateDR_0x09_2_ret),
	.ff2en_2(allumage_hybride_a_3_d_e_ff2en),
	.ff2_0_2(allumage_hybride_a_3_d_e_ff2_0),
	.sc_updateDR_0x09_3_ret(allumage_hybride_a_4_d_e_sc_updateDR_0x09_3_ret),
	.ff2en_3(allumage_hybride_a_4_d_e_ff2en),
	.ff2_0_3(allumage_hybride_a_4_d_e_ff2_0),
	.sc_updateDR_0x09_4_ret(allumage_hybride_a_5_d_e_sc_updateDR_0x09_4_ret),
	.ff2en_4(allumage_hybride_a_5_d_e_ff2en),
	.ff2_0_4(allumage_hybride_a_5_d_e_ff2_0),
	.sc_updateDR_0x09_5_ret(allumage_hybride_a_6_d_e_sc_updateDR_0x09_5_ret),
	.ff2en_5(allumage_hybride_a_6_d_e_ff2en),
	.ff2_0_5(allumage_hybride_a_6_d_e_ff2_0),
	.sc_updateDR_0x09_6_ret(allumage_hybride_a_7_d_e_sc_updateDR_0x09_6_ret),
	.ff2en_6(allumage_hybride_a_7_d_e_ff2en),
	.ff2_0_6(allumage_hybride_a_7_d_e_ff2_0),
	.sc_updateDR_0x09_7_ret(allumage_hybride_a_8_d_e_sc_updateDR_0x09_7_ret),
	.ff2en_7(allumage_hybride_a_8_d_e_ff2en),
	.ff2_0_7(allumage_hybride_a_8_d_e_ff2_0),
	.sc_updateDR_0x09_8_ret(allumage_hybride_a_9_d_e_sc_updateDR_0x09_8_ret),
	.ff2en_8(allumage_hybride_a_9_d_e_ff2en),
	.ff2_0_8(allumage_hybride_a_9_d_e_ff2_0),
	.sc_updateDR_0x09_9_ret(allumage_hybride_a_10_d_e_sc_updateDR_0x09_9_ret),
	.ff2en_9(allumage_hybride_a_10_d_e_ff2en),
	.ff2_0_9(allumage_hybride_a_10_d_e_ff2_0),
	.sc_updateDR_0x09_10_ret(allumage_hybride_a_11_d_e_sc_updateDR_0x09_10_ret),
	.ff2en_10(allumage_hybride_a_11_d_e_ff2en),
	.ff2_0_10(allumage_hybride_a_11_d_e_ff2_0),
	.sc_updateDR_0x09_11_ret(allumage_hybride_a_12_d_e_sc_updateDR_0x09_11_ret),
	.ff2en_11(allumage_hybride_a_12_d_e_ff2en),
	.ff2_0_11(allumage_hybride_a_12_d_e_ff2_0),
	.sc_updateDR_0x09_12_ret(allumage_hybride_a_13_d_e_sc_updateDR_0x09_12_ret),
	.ff2en_12(allumage_hybride_a_13_d_e_ff2en),
	.ff2_0_12(allumage_hybride_a_13_d_e_ff2_0),
	.sc_updateDR_0x09_13_ret(allumage_hybride_a_14_d_e_sc_updateDR_0x09_13_ret),
	.ff2en_13(allumage_hybride_a_14_d_e_ff2en),
	.ff2_0_13(allumage_hybride_a_14_d_e_ff2_0),
	.sc_updateDR_0x09_14_ret(allumage_hybride_a_15_b_c_sc_updateDR_0x09_14_ret),
	.ff2en_14(allumage_hybride_a_15_b_c_ff2en),
	.ff2_0_14(allumage_hybride_a_15_b_c_ff2_0),
	.sc_tms_hyb_0_a2(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tms_hyb_0_a2),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.data_out(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_8_d_e_data_out),
	.sc_tck_hyb_0_a2(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tck_hyb_0_a2),
	.sc_tdi_hyb_0_a2(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tdi_hyb_0_a2),
	.z_x(COMP_ladder_fpga_SC_MUX_OUT_z_x),
	.data_out_0(COMP_LADDER_FPGA_SC_CONFIG_a_3_d_e_data_out),
	.data_out_1(COMP_LADDER_FPGA_SC_CONFIG_a_2_d_e_data_out),
	.data_out_2(COMP_LADDER_FPGA_SC_CONFIG_a_1_d_e_data_out),
	.tdo_echelle_15(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tdo_echelle_15),
	.data_out_3(COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_data_out),
	.tokenin_hyb_i_x(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tokenin_hyb_i_x),
	.tokenin_echelle_in(tokenin_echelle_in),
	.sc_tms_hyb_0_a2_0(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tms_hyb_0_a2),
	.data_out_4(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_10_d_e_data_out),
	.sc_tck_hyb_0_a2_0(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tck_hyb_0_a2),
	.sc_tdi_hyb_0_a2_0(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tdi_hyb_0_a2),
	.tokenin_hyb_i_x_0(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_tokenin_hyb_i_x),
	.sc_tdi_hyb(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tdi_hyb),
	.data_out_5(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_11_d_e_data_out),
	.sc_tck_hyb_x(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tck_hyb_x),
	.sc_tms_hyb_x(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tms_hyb_x),
	.tokenin_hyb_i_x_1(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_tokenin_hyb_i_x),
	.sc_tdi_hyb_0_a2_1(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tdi_hyb_0_a2),
	.data_out_6(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_15_b_c_data_out),
	.sc_tms_hyb_0_a2_x(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tms_hyb_0_a2_x),
	.sc_tck_hyb_0_a2_x(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tck_hyb_0_a2_x),
	.tokenin_hyb_i_x_2(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_tokenin_hyb_i_x),
	.data_out_7(COMP_LADDER_FPGA_SC_CONFIG_a_4_d_e_data_out),
	.sc_tms_hyb_0_a2_1(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tms_hyb_0_a2),
	.data_out_8(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_data_out),
	.sc_tck_hyb_0_a2_1(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tck_hyb_0_a2),
	.sc_tdi_hyb_0_a2_2(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tdi_hyb_0_a2),
	.tokenin_hyb_i_x_3(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_tokenin_hyb_i_x),
	.data_out_9(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_4_d_e_data_out),
	.sc_tdi_hyb_0_a2_3(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tdi_hyb_0_a2),
	.sc_tck_hyb_0_a2_x_0(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tck_hyb_0_a2_x),
	.sc_tms_hyb_0_a2_x_0(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tms_hyb_0_a2_x),
	.tokenin_hyb_i_x_4(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_tokenin_hyb_i_x),
	.sc_tck_hyb_0_a2_2(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tck_hyb_0_a2),
	.sc_tms_hyb_0_a2_2(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tms_hyb_0_a2),
	.data_out_10(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_13_d_e_data_out),
	.sc_tdi_hyb_0_a2_4(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tdi_hyb_0_a2),
	.tokenin_hyb_i_x_5(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_tokenin_hyb_i_x),
	.sc_tdi_hyb_0_a2_5(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tdi_hyb_0_a2),
	.data_out_11(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_1_d_e_data_out),
	.sc_tck_hyb_0_a2_x_1(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tck_hyb_0_a2_x),
	.sc_tms_hyb_0_a2_x_1(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tms_hyb_0_a2_x),
	.tokenin_hyb_i_x_6(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_tokenin_hyb_i_x),
	.data_out_12(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_3_d_e_data_out),
	.sc_tdi_hyb_0(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tdi_hyb),
	.sc_tms_hyb_x_0(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tms_hyb_x),
	.sc_tck_hyb_x_0(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tck_hyb_x),
	.tokenin_hyb_i_x_7(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_tokenin_hyb_i_x),
	.sc_tdi_hyb_0_a2_6(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tdi_hyb_0_a2),
	.data_out_13(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_7_d_e_data_out),
	.sc_tms_hyb_0_a2_x_2(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tms_hyb_0_a2_x),
	.sc_tck_hyb_0_a2_x_2(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tck_hyb_0_a2_x),
	.tokenin_hyb_i_x_8(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_tokenin_hyb_i_x),
	.sc_tms_hyb_0_a2_3(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tms_hyb_0_a2),
	.sc_tck_hyb_0_a2_3(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tck_hyb_0_a2),
	.data_out_14(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_5_d_e_data_out),
	.sc_tdi_hyb_0_a2_7(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tdi_hyb_0_a2),
	.tokenin_hyb_i_x_9(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_tokenin_hyb_i_x),
	.sc_tck_hyb_0_a2_4(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tck_hyb_0_a2),
	.data_out_15(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_9_d_e_data_out),
	.sc_tms_hyb_0_a2_4(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tms_hyb_0_a2),
	.sc_tdi_hyb_0_a2_8(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tdi_hyb_0_a2),
	.tokenin_hyb_i_x_10(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_tokenin_hyb_i_x),
	.data_out_16(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_12_d_e_data_out),
	.sc_tdi_hyb_0_a2_9(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tdi_hyb_0_a2),
	.sc_tms_hyb_0_a2_x_3(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tms_hyb_0_a2_x),
	.sc_tck_hyb_0_a2_x_3(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tck_hyb_0_a2_x),
	.tokenin_hyb_i_x_11(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_tokenin_hyb_i_x),
	.sc_tms_hyb(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tms_hyb),
	.data_out_17(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_14_d_e_data_out),
	.sc_tck_hyb(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tck_hyb),
	.sc_tdi_hyb_1(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tdi_hyb),
	.tokenin_hyb_i_x_12(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_tokenin_hyb_i_x),
	.sc_tms_hyb_0_a2_5(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tms_hyb_0_a2),
	.data_out_18(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_2_d_e_data_out),
	.sc_tck_hyb_0_a2_5(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tck_hyb_0_a2),
	.sc_tdi_hyb_0_a2_10(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tdi_hyb_0_a2),
	.tokenin_hyb_i_x_13(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_tokenin_hyb_i_x),
	.sc_tck_hyb_0(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tck_hyb),
	.data_out_19(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_6_d_e_data_out),
	.sc_tms_hyb_0(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tms_hyb),
	.sc_tdi_hyb_2(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tdi_hyb),
	.tokenin_hyb_i_x_14(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_tokenin_hyb_i_x)
);
// @40:1214
  mega_func_fifo21x32_cycloneIII comp_mega_func_fifo21x32_cycloneIII (
	.ladder_fpga_packer_dataout_0(ladder_fpga_packer_dataout[0]),
	.ladder_fpga_packer_dataout_1(ladder_fpga_packer_dataout[1]),
	.ladder_fpga_packer_dataout_2(ladder_fpga_packer_dataout[2]),
	.ladder_fpga_packer_dataout_3(ladder_fpga_packer_dataout[3]),
	.ladder_fpga_packer_dataout_4(ladder_fpga_packer_dataout[4]),
	.ladder_fpga_packer_dataout_5(ladder_fpga_packer_dataout[5]),
	.ladder_fpga_packer_dataout_6(ladder_fpga_packer_dataout[6]),
	.ladder_fpga_packer_dataout_7(ladder_fpga_packer_dataout[7]),
	.ladder_fpga_packer_dataout_8(ladder_fpga_packer_dataout[8]),
	.ladder_fpga_packer_dataout_9(ladder_fpga_packer_dataout[9]),
	.ladder_fpga_packer_dataout_10(ladder_fpga_packer_dataout[10]),
	.ladder_fpga_packer_dataout_11(ladder_fpga_packer_dataout[11]),
	.ladder_fpga_packer_dataout_12(ladder_fpga_packer_dataout[12]),
	.ladder_fpga_packer_dataout_13(ladder_fpga_packer_dataout[13]),
	.ladder_fpga_packer_dataout_14(ladder_fpga_packer_dataout[14]),
	.ladder_fpga_packer_dataout_15(ladder_fpga_packer_dataout[15]),
	.ladder_fpga_packer_dataout_16(ladder_fpga_packer_dataout[16]),
	.ladder_fpga_packer_dataout_17(ladder_fpga_packer_dataout[17]),
	.ladder_fpga_packer_dataout_18(ladder_fpga_packer_dataout[18]),
	.ladder_fpga_packer_dataout_19(ladder_fpga_packer_dataout[19]),
	.ladder_fpga_packer_dataout_20(ladder_fpga_packer_dataout[20]),
	.ladder_fpga_fifo21_input_0(ladder_fpga_fifo21_input[0]),
	.ladder_fpga_fifo21_input_1(ladder_fpga_fifo21_input[1]),
	.ladder_fpga_fifo21_input_2(ladder_fpga_fifo21_input[2]),
	.ladder_fpga_fifo21_input_3(ladder_fpga_fifo21_input[3]),
	.ladder_fpga_fifo21_input_4(ladder_fpga_fifo21_input[4]),
	.ladder_fpga_fifo21_input_5(ladder_fpga_fifo21_input[5]),
	.ladder_fpga_fifo21_input_6(ladder_fpga_fifo21_input[6]),
	.ladder_fpga_fifo21_input_7(ladder_fpga_fifo21_input[7]),
	.ladder_fpga_fifo21_input_8(ladder_fpga_fifo21_input[8]),
	.ladder_fpga_fifo21_input_9(ladder_fpga_fifo21_input[9]),
	.ladder_fpga_fifo21_input_10(ladder_fpga_fifo21_input[10]),
	.ladder_fpga_fifo21_input_11(ladder_fpga_fifo21_input[11]),
	.ladder_fpga_fifo21_input_12(ladder_fpga_fifo21_input[12]),
	.ladder_fpga_fifo21_input_13(ladder_fpga_fifo21_input[13]),
	.ladder_fpga_fifo21_input_14(ladder_fpga_fifo21_input[14]),
	.ladder_fpga_fifo21_input_15(ladder_fpga_fifo21_input[15]),
	.ladder_fpga_fifo21_input_16(ladder_fpga_fifo21_input[16]),
	.ladder_fpga_fifo21_input_17(ladder_fpga_fifo21_input[17]),
	.ladder_fpga_fifo21_input_18(ladder_fpga_fifo21_input[18]),
	.ladder_fpga_fifo21_input_19(ladder_fpga_fifo21_input[19]),
	.ladder_fpga_fifo21_input_20(ladder_fpga_fifo21_input[20]),
	.dcfifo_component_RNI8V0A(dcfifo_component_RNI8V0A),
	.ladder_fpga_clock80MHz(ladder_fpga_clock80MHz),
	.reset_n_in_RNI6VGA(reset_n_in_RNI6VGA),
	.ladder_fpga_clock40MHz(ladder_fpga_clock40MHz),
	.ladder_fpga_fifo21_wr(ladder_fpga_fifo21_wr)
);
// @40:1983
  ddr_out ddr_out_inst (
	.clock80mhz_adc(clock80mhz_adc),
	.ladder_fpga_clock80MHz(ladder_fpga_clock80MHz)
);
// @40:1192
  mesure_temperature comp_mesure_temperature (
	.sc_trstb_hybride_c_0(G_629),
	.temperature3_11(comp_mesure_temperature_temperature3[11]),
	.temperature3_10(comp_mesure_temperature_temperature3[10]),
	.temperature3_9(comp_mesure_temperature_temperature3[9]),
	.temperature3_8(comp_mesure_temperature_temperature3[8]),
	.temperature3_7(comp_mesure_temperature_temperature3[7]),
	.temperature3_6(comp_mesure_temperature_temperature3[6]),
	.temperature3_5(comp_mesure_temperature_temperature3[5]),
	.temperature3_4(comp_mesure_temperature_temperature3[4]),
	.temperature3_3(comp_mesure_temperature_temperature3[3]),
	.temperature3_2(comp_mesure_temperature_temperature3[2]),
	.temperature3_1(comp_mesure_temperature_temperature3[1]),
	.temperature3_0(comp_mesure_temperature_temperature3[0]),
	.temperature2_11(comp_mesure_temperature_temperature2[11]),
	.temperature2_10(comp_mesure_temperature_temperature2[10]),
	.temperature2_9(comp_mesure_temperature_temperature2[9]),
	.temperature2_8(comp_mesure_temperature_temperature2[8]),
	.temperature2_7(comp_mesure_temperature_temperature2[7]),
	.temperature2_6(comp_mesure_temperature_temperature2[6]),
	.temperature2_5(comp_mesure_temperature_temperature2[5]),
	.temperature2_4(comp_mesure_temperature_temperature2[4]),
	.temperature2_3(comp_mesure_temperature_temperature2[3]),
	.temperature2_2(comp_mesure_temperature_temperature2[2]),
	.temperature2_1(comp_mesure_temperature_temperature2[1]),
	.temperature2_0(comp_mesure_temperature_temperature2[0]),
	.temperature1_11(comp_mesure_temperature_temperature1[11]),
	.temperature1_10(comp_mesure_temperature_temperature1[10]),
	.temperature1_9(comp_mesure_temperature_temperature1[9]),
	.temperature1_8(comp_mesure_temperature_temperature1[8]),
	.temperature1_7(comp_mesure_temperature_temperature1[7]),
	.temperature1_6(comp_mesure_temperature_temperature1[6]),
	.temperature1_5(comp_mesure_temperature_temperature1[5]),
	.temperature1_4(comp_mesure_temperature_temperature1[4]),
	.temperature1_3(comp_mesure_temperature_temperature1[3]),
	.temperature1_2(comp_mesure_temperature_temperature1[2]),
	.temperature1_1(comp_mesure_temperature_temperature1[1]),
	.temperature1_0(comp_mesure_temperature_temperature1[0]),
	.temperature0_11(comp_mesure_temperature_temperature0[11]),
	.temperature0_10(comp_mesure_temperature_temperature0[10]),
	.temperature0_9(comp_mesure_temperature_temperature0[9]),
	.temperature0_8(comp_mesure_temperature_temperature0[8]),
	.temperature0_7(comp_mesure_temperature_temperature0[7]),
	.temperature0_6(comp_mesure_temperature_temperature0[6]),
	.temperature0_5(comp_mesure_temperature_temperature0[5]),
	.temperature0_4(comp_mesure_temperature_temperature0[4]),
	.temperature0_3(comp_mesure_temperature_temperature0[3]),
	.temperature0_2(comp_mesure_temperature_temperature0[2]),
	.temperature0_1(comp_mesure_temperature_temperature0[1]),
	.temperature0_0(comp_mesure_temperature_temperature0[0]),
	.ladder_fpga_clock4MHz(ladder_fpga_clock4MHz),
	.temperature_c(temperature_c),
	.temperature_out_e(comp_mesure_temperature_temperature_out_e)
);
  assign  ladder_fpga_mux_status_count_integer_i[2] = ~ ladder_fpga_mux_status_count_integer[2];
  assign  ladder_fpga_fifo21_empty_pipe_i = ~ ladder_fpga_fifo21_empty_pipe;
  assign  un1_ladder_fpga_event_controller_state_2_i = ~ un1_ladder_fpga_event_controller_state_2;
  assign  N_1074_i_0_369_i_a2_i_i = ~ N_1074_i_0_369_i_a2_i;
endmodule /* ladder_fpga */

