Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : serial_mlp1
Version: J-2014.09
Date   : Mon Dec 23 11:04:44 2019
****************************************

Operating Conditions: NCCOM   Library: tcbn90gtc
Wire Load Model Mode: top

  Startpoint: data_to_neuron_reg[4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: activation_memory_banks_reg[0][1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  serial_mlp1        TSMC8K_Lowk_Conservative
                                           tcbn90gtc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_to_neuron_reg[4][1]/CP (DFQD1)                     0.00       0.00 r
  data_to_neuron_reg[4][1]/Q (DFQD1)                      0.11       0.11 r
  NEURON/inputs[4][1] (parallel_neuron_5_8)               0.00       0.11 r
  NEURON/mult_66_G5/b[1] (parallel_neuron_5_8_DW_mult_uns_4)
                                                          0.00       0.11 r
  NEURON/mult_66_G5/U129/ZN (INVD1)                       0.05       0.16 f
  NEURON/mult_66_G5/U158/ZN (NR2D0)                       0.12       0.28 r
  NEURON/mult_66_G5/U15/S (CMPE22D1)                      0.11       0.39 r
  NEURON/mult_66_G5/product[1] (parallel_neuron_5_8_DW_mult_uns_4)
                                                          0.00       0.39 r
  NEURON/add_2_root_add_0_root_add_70_G4/A[1] (parallel_neuron_5_8_DW01_add_3)
                                                          0.00       0.39 r
  NEURON/add_2_root_add_0_root_add_70_G4/U1_1/S (CMPE32D1)
                                                          0.12       0.51 r
  NEURON/add_2_root_add_0_root_add_70_G4/SUM[1] (parallel_neuron_5_8_DW01_add_3)
                                                          0.00       0.51 r
  NEURON/add_1_root_add_0_root_add_70_G4/B[1] (parallel_neuron_5_8_DW01_add_2)
                                                          0.00       0.51 r
  NEURON/add_1_root_add_0_root_add_70_G4/U1_1/S (CMPE32D1)
                                                          0.12       0.63 f
  NEURON/add_1_root_add_0_root_add_70_G4/SUM[1] (parallel_neuron_5_8_DW01_add_2)
                                                          0.00       0.63 f
  NEURON/add_0_root_add_0_root_add_70_G4/B[1] (parallel_neuron_5_8_DW01_add_0)
                                                          0.00       0.63 f
  NEURON/add_0_root_add_0_root_add_70_G4/U7/ZN (OAI211D0)
                                                          0.07       0.70 r
  NEURON/add_0_root_add_0_root_add_70_G4/U6/ZN (IOA21D0)
                                                          0.06       0.76 f
  NEURON/add_0_root_add_0_root_add_70_G4/U5/Z (OA21D0)
                                                          0.08       0.84 f
  NEURON/add_0_root_add_0_root_add_70_G4/U4/ZN (AOI21D0)
                                                          0.11       0.95 r
  NEURON/add_0_root_add_0_root_add_70_G4/U3/ZN (IOA21D0)
                                                          0.08       1.03 r
  NEURON/add_0_root_add_0_root_add_70_G4/U2/ZN (OAI21D0)
                                                          0.06       1.09 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_4/CO (CMPE32D1)
                                                          0.07       1.16 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_5/CO (CMPE32D1)
                                                          0.06       1.22 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_6/CO (CMPE32D1)
                                                          0.06       1.28 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_7/CO (CMPE32D1)
                                                          0.06       1.34 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_8/CO (CMPE32D1)
                                                          0.06       1.41 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_9/CO (CMPE32D1)
                                                          0.06       1.47 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_10/CO (CMPE32D1)
                                                          0.06       1.53 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_11/CO (CMPE32D1)
                                                          0.06       1.59 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_12/CO (CMPE32D1)
                                                          0.06       1.65 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_13/CO (CMPE32D1)
                                                          0.06       1.71 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_14/CO (CMPE32D1)
                                                          0.06       1.77 f
  NEURON/add_0_root_add_0_root_add_70_G4/U1_15/Z (XOR3D1)
                                                          0.10       1.87 f
  NEURON/add_0_root_add_0_root_add_70_G4/SUM[15] (parallel_neuron_5_8_DW01_add_0)
                                                          0.00       1.87 f
  NEURON/U2/ZN (NR4D0)                                    0.40       2.26 r
  NEURON/U9/ZN (IND2D0)                                   0.10       2.36 f
  NEURON/activation_ReLU/activ_in[3] (activationReLU_5_3_8)
                                                          0.00       2.36 f
  NEURON/activation_ReLU/U5/Z (OR4D1)                     0.11       2.47 f
  NEURON/activation_ReLU/U3/Z (OA21D1)                    0.10       2.57 f
  NEURON/activation_ReLU/U13/Z (AN2D0)                    0.17       2.74 f
  NEURON/activation_ReLU/activ_out[0] (activationReLU_5_3_8)
                                                          0.00       2.74 f
  NEURON/output[0] (parallel_neuron_5_8)                  0.00       2.74 f
  U932/ZN (ND2D1)                                         0.10       2.84 r
  U1154/ZN (OAI222D0)                                     0.08       2.92 f
  activation_memory_banks_reg[0][1][0]/D (DFQD1)          0.00       2.92 f
  data arrival time                                                  2.92

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  activation_memory_banks_reg[0][1][0]/CP (DFQD1)         0.00       5.00 r
  library setup time                                     -0.06       4.94
  data required time                                                 4.94
  --------------------------------------------------------------------------
  data required time                                                 4.94
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


1
