<stg><name>implement</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="12" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="14" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %id = alloca i32 1

]]></Node>
<StgValue><ssdm name="id"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %noVars_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %noVars

]]></Node>
<StgValue><ssdm name="noVars_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="64">
<![CDATA[
entry:2 %zext_ln125_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="zext_ln125_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="64">
<![CDATA[
entry:3 %j_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="j_2_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %empty = trunc i32 %noVars_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %empty_86 = trunc i32 %noVars_read

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
entry:6 %dSortedBuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="dSortedBuf"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
entry:7 %iSortedBuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="iSortedBuf"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
entry:8 %dataA_2D = alloca i64 1

]]></Node>
<StgValue><ssdm name="dataA_2D"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
entry:9 %dataU_2D = alloca i64 1

]]></Node>
<StgValue><ssdm name="dataU_2D"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
entry:10 %eigVals = alloca i64 1

]]></Node>
<StgValue><ssdm name="eigVals"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
entry:11 %eigVecs = alloca i64 1

]]></Node>
<StgValue><ssdm name="eigVecs"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
entry:12 %pcVecs = alloca i64 1

]]></Node>
<StgValue><ssdm name="pcVecs"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
entry:13 %pcVecs_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pcVecs_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
entry:14 %pcVecs_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pcVecs_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
entry:15 %pcVecsNorm = alloca i64 1

]]></Node>
<StgValue><ssdm name="pcVecsNorm"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
entry:16 %pcVecsNorm_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pcVecsNorm_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
entry:17 %pcVecsNorm_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pcVecsNorm_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="8" op_5_bw="64">
<![CDATA[
entry:20 %call_ln0 = call void @implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1, i64 %standarisedData, i64 %dataA_2D, i32 %noVars_read, i8 %empty, i64 %eigVals

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %store_ln124 = store i32 0, i32 %id

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="8" op_5_bw="64">
<![CDATA[
entry:20 %call_ln0 = call void @implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1, i64 %standarisedData, i64 %dataA_2D, i32 %noVars_read, i8 %empty, i64 %eigVals

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %add_ln57 = add i32 %noVars_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:22 %select_ln57 = select i1 %empty_86, i32 %add_ln57, i32 %noVars_read

]]></Node>
<StgValue><ssdm name="select_ln57"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:23 %call_ln108 = call void @gesvdj_2D<double, 16, 1, 16>, i64 %dataA_2D, i64 %dataU_2D, i32 %select_ln57

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:23 %call_ln108 = call void @gesvdj_2D<double, 16, 1, 16>, i64 %dataA_2D, i64 %dataU_2D, i32 %select_ln57

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="8" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2, i64 %dataA_2D, i64 %eigVals, i32 %noVars_read, i64 %dataU_2D, i8 %empty, i64 %eigVecs

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %dSortedBuf_addr = getelementptr i64 %dSortedBuf, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dSortedBuf_addr"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
entry:26 %store_ln119 = store i64 -1.79769e+308, i2 %dSortedBuf_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %iSortedBuf_addr = getelementptr i8 %iSortedBuf, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iSortedBuf_addr"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
entry:28 %store_ln120 = store i8 255, i2 %iSortedBuf_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln80 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA_2D, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln80"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln81 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataU_2D, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln81"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="8" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2, i64 %dataA_2D, i64 %eigVals, i32 %noVars_read, i64 %dataU_2D, i8 %empty, i64 %eigVecs

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %dSortedBuf_addr_1 = getelementptr i64 %dSortedBuf, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dSortedBuf_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
entry:30 %store_ln119 = store i64 -1.79769e+308, i2 %dSortedBuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %iSortedBuf_addr_1 = getelementptr i8 %iSortedBuf, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="iSortedBuf_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
entry:32 %store_ln120 = store i8 255, i2 %iSortedBuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %dSortedBuf_addr_2 = getelementptr i64 %dSortedBuf, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dSortedBuf_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
entry:34 %store_ln119 = store i64 -1.79769e+308, i2 %dSortedBuf_addr_2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %iSortedBuf_addr_2 = getelementptr i8 %iSortedBuf, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="iSortedBuf_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
entry:36 %store_ln120 = store i8 255, i2 %iSortedBuf_addr_2

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %icmp_ln124 = icmp_eq  i32 %noVars_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
entry:39 %br_ln124 = br void %VITIS_LOOP_125_1.i

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_125_1.i:0 %id_1 = load i32 %id

]]></Node>
<StgValue><ssdm name="id_1"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_125_1.i:1 %icmp_ln124_1 = icmp_eq  i32 %id_1, i32 %noVars_read

]]></Node>
<StgValue><ssdm name="icmp_ln124_1"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_125_1.i:2 %add_ln124 = add i32 %id_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_125_1.i:3 %br_ln124 = br i1 %icmp_ln124_1, void %VITIS_LOOP_125_1.i.split, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_125_1.i.split:0 %trunc_ln124 = trunc i32 %id_1

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_125_1.i.split:1 %zext_ln124 = zext i32 %id_1

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_125_1.i.split:3 %eigVals_addr = getelementptr i64 %eigVals, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="eigVals_addr"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_125_1.i.split:4 %eigVals_load = load i4 %eigVals_addr

]]></Node>
<StgValue><ssdm name="eigVals_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:0 %pcVals = load i2 %dSortedBuf_addr

]]></Node>
<StgValue><ssdm name="pcVals"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:1 %eigIndexes = load i2 %iSortedBuf_addr

]]></Node>
<StgValue><ssdm name="eigIndexes"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_125_1.i.split:4 %eigVals_load = load i4 %eigVals_addr

]]></Node>
<StgValue><ssdm name="eigVals_load"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_125_1.i.split:5 %bitcast_ln126 = bitcast i64 %eigVals_load

]]></Node>
<StgValue><ssdm name="bitcast_ln126"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_125_1.i.split:6 %trunc_ln126 = trunc i64 %bitcast_ln126

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_125_1.i.split:7 %trunc_ln126_1 = trunc i64 %bitcast_ln126

]]></Node>
<StgValue><ssdm name="trunc_ln126_1"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="63" op_3_bw="52" op_4_bw="64" op_5_bw="2" op_6_bw="2">
<![CDATA[
VITIS_LOOP_125_1.i.split:8 %targetBlock = call i1 @implement_Pipeline_VITIS_LOOP_125_1, i64 %dSortedBuf, i63 %trunc_ln126, i52 %trunc_ln126_1, i64 %eigVals_load, i2 %j_2_loc, i2 %zext_ln125_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="63" op_3_bw="52" op_4_bw="64" op_5_bw="2" op_6_bw="2">
<![CDATA[
VITIS_LOOP_125_1.i.split:8 %targetBlock = call i1 @implement_Pipeline_VITIS_LOOP_125_1, i64 %dSortedBuf, i63 %trunc_ln126, i52 %trunc_ln126_1, i64 %eigVals_load, i2 %j_2_loc, i2 %zext_ln125_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_125_1.i.split:2 %specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_125_1.i.split:9 %j_2_loc_load = load i2 %j_2_loc

]]></Node>
<StgValue><ssdm name="j_2_loc_load"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_125_1.i.split:10 %empty_87 = trunc i2 %j_2_loc_load

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_125_1.i.split:11 %zext_ln125_loc_load = load i2 %zext_ln125_loc

]]></Node>
<StgValue><ssdm name="zext_ln125_loc_load"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_125_1.i.split:12 %zext_ln125_reload_cast = zext i2 %zext_ln125_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln125_reload_cast"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_125_1.i.split:13 %br_ln126 = br i1 %targetBlock, void %if.then.i18, void %for.inc27.i

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
if.then.i18:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %j_2_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i18:1 %br_ln96 = br i1 %tmp, void %for.body.i.i.preheader, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body.i.i.preheader:0 %call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop, i1 %empty_87, i64 %dSortedBuf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body.i.i.preheader:1 %call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop12, i1 %empty_87, i8 %iSortedBuf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body.i.i.preheader:0 %call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop, i1 %empty_87, i64 %dSortedBuf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body.i.i.preheader:1 %call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop12, i1 %empty_87, i8 %iSortedBuf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i.preheader:2 %br_ln0 = br void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i:0 %dSortedBuf_addr_3 = getelementptr i64 %dSortedBuf, i64 0, i64 %zext_ln125_reload_cast

]]></Node>
<StgValue><ssdm name="dSortedBuf_addr_3"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i:1 %zext_ln125 = zext i2 %j_2_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i:2 %store_ln129 = store i64 %eigVals_load, i2 %dSortedBuf_addr_3

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i:3 %iSortedBuf_addr_3 = getelementptr i8 %iSortedBuf, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="iSortedBuf_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="2" op_2_bw="0">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i:4 %store_ln130 = store i8 %trunc_ln124, i2 %iSortedBuf_addr_3

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i:5 %br_ln131 = br void %for.inc27.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27.i:0 %store_ln124 = store i32 %add_ln124, i32 %id

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
for.inc27.i:1 %br_ln124 = br void %VITIS_LOOP_125_1.i

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="102" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:0 %pcVals = load i2 %dSortedBuf_addr

]]></Node>
<StgValue><ssdm name="pcVals"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:1 %eigIndexes = load i2 %iSortedBuf_addr

]]></Node>
<StgValue><ssdm name="eigIndexes"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:2 %pcVals_1 = load i2 %dSortedBuf_addr_1

]]></Node>
<StgValue><ssdm name="pcVals_1"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:3 %eigIndexes_1 = load i2 %iSortedBuf_addr_1

]]></Node>
<StgValue><ssdm name="eigIndexes_1"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:4 %pcVals_2 = load i2 %dSortedBuf_addr_2

]]></Node>
<StgValue><ssdm name="pcVals_2"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:5 %eigIndexes_2 = load i2 %iSortedBuf_addr_2

]]></Node>
<StgValue><ssdm name="eigIndexes_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:2 %pcVals_1 = load i2 %dSortedBuf_addr_1

]]></Node>
<StgValue><ssdm name="pcVals_1"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:3 %eigIndexes_1 = load i2 %iSortedBuf_addr_1

]]></Node>
<StgValue><ssdm name="eigIndexes_1"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:4 %pcVals_2 = load i2 %dSortedBuf_addr_2

]]></Node>
<StgValue><ssdm name="pcVals_2"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="2">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:5 %eigIndexes_2 = load i2 %iSortedBuf_addr_2

]]></Node>
<StgValue><ssdm name="eigIndexes_2"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit:6 %br_ln158 = br i1 %icmp_ln124, void %VITIS_LOOP_160_1.i.preheader, void %VITIS_LOOP_238_2

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="34" op_0_bw="32">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:0 %zext_ln158 = zext i32 %noVars_read

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:1 %p_shl1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %noVars_read, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:2 %sub_ln158 = sub i34 %p_shl1, i34 %zext_ln158

]]></Node>
<StgValue><ssdm name="sub_ln158"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="8" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="64" op_10_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:3 %call_ln158 = call void @implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, i34 %sub_ln158, i8 %empty, i64 %pcVecs_2, i64 %pcVecs_1, i64 %pcVecs, i8 %eigIndexes, i8 %eigIndexes_1, i8 %eigIndexes_2, i64 %eigVecs

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="117" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="8" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="64" op_10_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:3 %call_ln158 = call void @implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, i34 %sub_ln158, i8 %empty, i64 %pcVecs_2, i64 %pcVecs_1, i64 %pcVecs, i8 %eigIndexes, i8 %eigIndexes_1, i8 %eigIndexes_2, i64 %eigVecs

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:4 %pcVecs_addr = getelementptr i64 %pcVecs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pcVecs_addr"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:5 %pcVecs_1_addr = getelementptr i64 %pcVecs_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pcVecs_1_addr"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:6 %pcVecs_2_addr = getelementptr i64 %pcVecs_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pcVecs_2_addr"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:7 %pcVecs_load = load i4 %pcVecs_addr

]]></Node>
<StgValue><ssdm name="pcVecs_load"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:8 %pcVecs_1_load = load i4 %pcVecs_1_addr

]]></Node>
<StgValue><ssdm name="pcVecs_1_load"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:9 %pcVecs_2_load = load i4 %pcVecs_2_addr

]]></Node>
<StgValue><ssdm name="pcVecs_2_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="124" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:7 %pcVecs_load = load i4 %pcVecs_addr

]]></Node>
<StgValue><ssdm name="pcVecs_load"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:8 %pcVecs_1_load = load i4 %pcVecs_1_addr

]]></Node>
<StgValue><ssdm name="pcVecs_1_load"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:9 %pcVecs_2_load = load i4 %pcVecs_2_addr

]]></Node>
<StgValue><ssdm name="pcVecs_2_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:10 %call_ln158 = call void @implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1, i34 %sub_ln158, i64 %pcVecs, i64 %pcVecs_1, i64 %pcVecs_2, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2, i64 %pcVecs_load, i64 %pcVecs_1_load, i64 %pcVecs_2_load

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="128" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:10 %call_ln158 = call void @implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1, i34 %sub_ln158, i64 %pcVecs, i64 %pcVecs_1, i64 %pcVecs_2, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2, i64 %pcVecs_load, i64 %pcVecs_1_load, i64 %pcVecs_2_load

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_160_1.i.preheader:11 %br_ln0 = br void %VITIS_LOOP_238_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="130" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
VITIS_LOOP_238_2:0 %call_ln138 = call void @implement_Pipeline_VITIS_LOOP_238_2, i64 %pcVals, i64 %pcVals_1, i64 %pcVals_2, i64 %this_m_pcVals_0, i64 %this_m_pcVals_1

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_238_2:1 %empty_88 = shl i32 %noVars_read, i32 2

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_238_2:2 %mul56 = sub i32 %empty_88, i32 %noVars_read

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
VITIS_LOOP_238_2:3 %call_ln0 = call void @implement_Pipeline_VITIS_LOOP_244_4, i32 %mul56, i64 %this_m_pcVecs_0, i64 %this_m_pcVecs_1, i64 %this_m_pcVecs_2, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="134" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
VITIS_LOOP_238_2:0 %call_ln138 = call void @implement_Pipeline_VITIS_LOOP_238_2, i64 %pcVals, i64 %pcVals_1, i64 %pcVals_2, i64 %this_m_pcVals_0, i64 %this_m_pcVals_1

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
VITIS_LOOP_238_2:3 %call_ln0 = call void @implement_Pipeline_VITIS_LOOP_244_4, i32 %mul56, i64 %this_m_pcVecs_0, i64 %this_m_pcVecs_1, i64 %this_m_pcVecs_2, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
VITIS_LOOP_238_2:4 %ret_ln250 = ret

]]></Node>
<StgValue><ssdm name="ret_ln250"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
