Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Mar 23 23:51:03 2024
| Host         : DESKTOP-L54QMU3 running 64-bit major release  (build 9200)
| Command      : report_drc -file lab5a_top_drc_routed.rpt -pb lab5a_top_drc_routed.pb -rpx lab5a_top_drc_routed.rpx
| Design       : lab5a_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| RTSTAT-10 | Warning  | No routable loads | 1          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
2 net(s) have no routable loads. The problem bus(es) and/or net(s) are incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb
incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i.
Related violations: <none>


