
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.734 ; gain = 110.977 ; free physical = 1698 ; free virtual = 4862
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2175.840 ; gain = 0.055 ; free physical = 1286 ; free virtual = 4452
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/CIS4900/Cmod-A7-Master.xdc]
Finished Parsing XDC File [/home/user/CIS4900/Cmod-A7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.215 ; gain = 0.000 ; free physical = 1153 ; free virtual = 4324
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 19 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2415.484 ; gain = 615.109 ; free physical = 1141 ; free virtual = 4312
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2499.887 ; gain = 84.402 ; free physical = 1116 ; free virtual = 4288

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2160a2bf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.570 ; gain = 0.059 ; free physical = 832 ; free virtual = 4004

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2160a2bf7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.594 ; gain = 0.082 ; free physical = 832 ; free virtual = 4004
Phase 1 Initialization | Checksum: 2160a2bf7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.594 ; gain = 0.082 ; free physical = 832 ; free virtual = 4004

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 2160a2bf7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.121 ; gain = 571.609 ; free physical = 304 ; free virtual = 3477

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2160a2bf7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.145 ; gain = 571.633 ; free physical = 304 ; free virtual = 3477
Phase 2 Timer Update And Timing Data Collection | Checksum: 2160a2bf7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.145 ; gain = 571.633 ; free physical = 304 ; free virtual = 3477

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 21 inverters resulting in an inversion of 471 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c22159d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.238 ; gain = 571.727 ; free physical = 408 ; free virtual = 3581
Retarget | Checksum: 1c22159d8
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 35 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 13e926387

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.238 ; gain = 571.727 ; free physical = 408 ; free virtual = 3581
Constant propagation | Checksum: 13e926387
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1034f30a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.238 ; gain = 571.727 ; free physical = 408 ; free virtual = 3581
Sweep | Checksum: 1034f30a2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1034f30a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.238 ; gain = 571.727 ; free physical = 408 ; free virtual = 3581
BUFG optimization | Checksum: 1034f30a2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from UART/receiver/data_width_loop[0].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/receiver/data_width_loop[1].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/receiver/data_width_loop[2].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/receiver/data_width_loop[3].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/receiver/data_width_loop[4].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/receiver/data_width_loop[5].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/receiver/data_width_loop[6].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/receiver/data_width_loop[7].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/transmitter/data_width_loop[0].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/transmitter/data_width_loop[1].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/transmitter/data_width_loop[2].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/transmitter/data_width_loop[3].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/transmitter/data_width_loop[4].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/transmitter/data_width_loop[5].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/transmitter/data_width_loop[6].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from UART/transmitter/data_width_loop[7].storage_srl due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1034f30a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.238 ; gain = 571.727 ; free physical = 408 ; free virtual = 3581
Shift Register Optimization | Checksum: 1034f30a2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1034f30a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.238 ; gain = 571.727 ; free physical = 408 ; free virtual = 3581
Post Processing Netlist | Checksum: 1034f30a2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18e424e61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.238 ; gain = 571.727 ; free physical = 408 ; free virtual = 3581

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3318.238 ; gain = 0.000 ; free physical = 408 ; free virtual = 3581
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18e424e61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.238 ; gain = 571.727 ; free physical = 408 ; free virtual = 3581
Phase 9 Finalization | Checksum: 18e424e61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.238 ; gain = 571.727 ; free physical = 408 ; free virtual = 3581
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              35  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18e424e61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.238 ; gain = 571.727 ; free physical = 408 ; free virtual = 3581
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3318.238 ; gain = 0.000 ; free physical = 408 ; free virtual = 3581

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3318.238 ; gain = 0.000 ; free physical = 408 ; free virtual = 3581
Ending Netlist Obfuscation Task | Checksum: 18e424e61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3318.238 ; gain = 0.000 ; free physical = 408 ; free virtual = 3581
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3318.238 ; gain = 902.754 ; free physical = 408 ; free virtual = 3581
INFO: [runtcl-4] Executing : report_drc -file opt_report_drc_0.rpt -pb opt_report_drc_0.pb -rpx opt_report_drc_0.rpx
Command: report_drc -file opt_report_drc_0.rpt -pb opt_report_drc_0.pb -rpx opt_report_drc_0.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.runs/impl_1/opt_report_drc_0.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_utilization -file opt_report_utilization_0.rpt -pb opt_report_utilization_0.pb
INFO: [runtcl-4] Executing : report_methodology -file opt_report_methodology_0.rpt -pb opt_report_methodology_0.pb -rpx opt_report_methodology_0.rpx
Command: report_methodology -file opt_report_methodology_0.rpt -pb opt_report_methodology_0.pb -rpx opt_report_methodology_0.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.runs/impl_1/opt_report_methodology_0.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_qor_assessment -max_paths 100 -file opt_report_qor_assessment_0.rpt -pb opt_report_qor_assessment_0.pb
Command: report_qor_assessment -max_paths 100 -file opt_report_qor_assessment_0.rpt -pb opt_report_qor_assessment_0.pb
INFO: [Designutils 20-5453] device: MONO
Congestion Prediction Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3359.871 ; gain = 0.000 ; free physical = 279 ; free virtual = 3453
INFO: [Implflow 47-1309] PredResultString: 0:56.94:43.06
report_qor_assessment completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3359.871 ; gain = 0.000 ; free physical = 273 ; free virtual = 3448
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3359.871 ; gain = 0.000 ; free physical = 272 ; free virtual = 3446
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3359.871 ; gain = 0.000 ; free physical = 272 ; free virtual = 3446
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3359.871 ; gain = 0.000 ; free physical = 269 ; free virtual = 3444
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3359.871 ; gain = 0.000 ; free physical = 269 ; free virtual = 3444
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3359.871 ; gain = 0.000 ; free physical = 269 ; free virtual = 3444
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3359.871 ; gain = 0.000 ; free physical = 269 ; free virtual = 3444
INFO: [Common 17-1381] The checkpoint '/home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.215 ; gain = 0.000 ; free physical = 237 ; free virtual = 3412
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14f6bb19f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.215 ; gain = 0.000 ; free physical = 237 ; free virtual = 3412
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.215 ; gain = 0.000 ; free physical = 237 ; free virtual = 3412

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1161efb4c

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3377.215 ; gain = 0.000 ; free physical = 237 ; free virtual = 3416

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18c1681d0

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3380.723 ; gain = 3.508 ; free physical = 236 ; free virtual = 3416

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18c1681d0

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3380.723 ; gain = 3.508 ; free physical = 236 ; free virtual = 3416
Phase 1 Placer Initialization | Checksum: 18c1681d0

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3380.723 ; gain = 3.508 ; free physical = 236 ; free virtual = 3417

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11d00a8f5

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3380.934 ; gain = 3.719 ; free physical = 308 ; free virtual = 3488

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 145a6c7b5

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3381.066 ; gain = 3.852 ; free physical = 306 ; free virtual = 3487

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 145a6c7b5

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3381.066 ; gain = 3.852 ; free physical = 306 ; free virtual = 3487

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c89b00eb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3382.621 ; gain = 5.406 ; free physical = 310 ; free virtual = 3491

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 84 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 38 nets or LUTs. Breaked 0 LUT, combined 38 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3382.621 ; gain = 0.000 ; free physical = 308 ; free virtual = 3491

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             38  |                    38  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             38  |                    38  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e347548c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 307 ; free virtual = 3490
Phase 2.4 Global Placement Core | Checksum: 1b2de6c7d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 305 ; free virtual = 3489
Phase 2 Global Placement | Checksum: 1b2de6c7d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 305 ; free virtual = 3489

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f773f862

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 304 ; free virtual = 3488

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1610575cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 299 ; free virtual = 3483

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c6c1e3c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 299 ; free virtual = 3483

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15abafb87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 299 ; free virtual = 3483

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c95db6d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 295 ; free virtual = 3480

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a517a859

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 294 ; free virtual = 3478

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 101128f94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 294 ; free virtual = 3478
Phase 3 Detail Placement | Checksum: 101128f94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 294 ; free virtual = 3478

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11c5c2d07

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=59.574 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 952801b5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 292 ; free virtual = 3477
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 952801b5

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 292 ; free virtual = 3477
Phase 4.1.1.1 BUFG Insertion | Checksum: 11c5c2d07

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 292 ; free virtual = 3477

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=59.574. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 66da2b79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 292 ; free virtual = 3477

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 292 ; free virtual = 3477
Phase 4.1 Post Commit Optimization | Checksum: 66da2b79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 292 ; free virtual = 3477

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 66da2b79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 292 ; free virtual = 3477

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 66da2b79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 292 ; free virtual = 3476
Phase 4.3 Placer Reporting | Checksum: 66da2b79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 292 ; free virtual = 3476

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 292 ; free virtual = 3476

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 292 ; free virtual = 3476
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14c40db89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 292 ; free virtual = 3476
Ending Placer Task | Checksum: 13bb81503

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.891 ; gain = 5.676 ; free physical = 292 ; free virtual = 3476
75 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3382.891 ; gain = 23.020 ; free physical = 292 ; free virtual = 3476
INFO: [runtcl-4] Executing : report_io -file place_report_io_0.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 277 ; free virtual = 3461
INFO: [runtcl-4] Executing : report_incremental_reuse -file place_report_incremental_reuse_0.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_qor_assessment -max_paths 100 -file place_report_qor_assessment_0.rpt -pb place_report_qor_assessment_0.pb
Command: report_qor_assessment -max_paths 100 -file place_report_qor_assessment_0.rpt -pb place_report_qor_assessment_0.pb
report_qor_assessment completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 259 ; free virtual = 3444
Wrote PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 252 ; free virtual = 3437
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 252 ; free virtual = 3437
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 252 ; free virtual = 3436
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 252 ; free virtual = 3436
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 251 ; free virtual = 3436
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 251 ; free virtual = 3436
INFO: [Common 17-1381] The checkpoint '/home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 232 ; free virtual = 3417
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file phys_opt_report_timing_summary_0.rpt -pb phys_opt_report_timing_summary_0.pb -rpx phys_opt_report_timing_summary_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file phys_opt_report_design_analysis_0.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 222 ; free virtual = 3406
Wrote PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 219 ; free virtual = 3405
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 219 ; free virtual = 3405
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 220 ; free virtual = 3405
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 220 ; free virtual = 3405
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 228 ; free virtual = 3413
Write Physdb Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3382.891 ; gain = 0.000 ; free physical = 228 ; free virtual = 3413
INFO: [Common 17-1381] The checkpoint '/home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4a59d2ee ConstDB: 0 ShapeSum: f15e4215 RouteDB: 0
Post Restoration Checksum: NetGraph: af9ca82c | NumContArr: 61e06fd8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 296cf0d3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3455.125 ; gain = 54.039 ; free physical = 97 ; free virtual = 3284

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 296cf0d3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3455.418 ; gain = 54.332 ; free physical = 97 ; free virtual = 3285

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 296cf0d3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3455.496 ; gain = 54.410 ; free physical = 97 ; free virtual = 3285
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d0dff450

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3474.164 ; gain = 73.078 ; free physical = 95 ; free virtual = 3257
INFO: [Route 35-416] Intermediate Timing Summary | WNS=59.884 | TNS=0.000  | WHS=-0.180 | THS=-17.700|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 986
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 986
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2202f5ab0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3478.484 ; gain = 77.398 ; free physical = 87 ; free virtual = 3248

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2202f5ab0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3478.520 ; gain = 77.434 ; free physical = 87 ; free virtual = 3248

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1a5d1dc10

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.156 ; gain = 78.070 ; free physical = 86 ; free virtual = 3247
Phase 3 Initial Routing | Checksum: 1a5d1dc10

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.180 ; gain = 78.094 ; free physical = 86 ; free virtual = 3247

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=57.003 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22a055d4d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.664 ; gain = 78.578 ; free physical = 85 ; free virtual = 3247
Phase 4 Rip-up And Reroute | Checksum: 22a055d4d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.668 ; gain = 78.582 ; free physical = 85 ; free virtual = 3247

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22a055d4d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.680 ; gain = 78.594 ; free physical = 85 ; free virtual = 3247
INFO: [Route 35-416] Intermediate Timing Summary | WNS=57.011 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 22a055d4d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.684 ; gain = 78.598 ; free physical = 85 ; free virtual = 3247

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22a055d4d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.688 ; gain = 78.602 ; free physical = 85 ; free virtual = 3247
Phase 5 Delay and Skew Optimization | Checksum: 22a055d4d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.691 ; gain = 78.605 ; free physical = 85 ; free virtual = 3247

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27665a3e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.711 ; gain = 78.625 ; free physical = 85 ; free virtual = 3246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=57.011 | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 31b984591

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.715 ; gain = 78.629 ; free physical = 85 ; free virtual = 3246
Phase 6 Post Hold Fix | Checksum: 31b984591

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.715 ; gain = 78.629 ; free physical = 85 ; free virtual = 3246

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.331579 %
  Global Horizontal Routing Utilization  = 0.447944 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 31b984591

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.766 ; gain = 78.680 ; free physical = 85 ; free virtual = 3246

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 31b984591

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3479.781 ; gain = 78.695 ; free physical = 84 ; free virtual = 3246

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3654baccf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.270 ; gain = 79.184 ; free physical = 84 ; free virtual = 3245

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=57.011 | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 3654baccf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.359 ; gain = 79.273 ; free physical = 84 ; free virtual = 3245
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 206983ee9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.414 ; gain = 79.328 ; free physical = 84 ; free virtual = 3245
Ending Routing Task | Checksum: 206983ee9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.418 ; gain = 79.332 ; free physical = 84 ; free virtual = 3245

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.559 ; gain = 97.668 ; free physical = 84 ; free virtual = 3245
INFO: [runtcl-4] Executing : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [runtcl-4] Executing : report_clock_utilization -file route_report_clock_utilization_0.rpt
INFO: [runtcl-4] Executing : report_drc -file route_report_drc_0.rpt -pb route_report_drc_0.pb -rpx route_report_drc_0.rpx
Command: report_drc -file route_report_drc_0.rpt -pb route_report_drc_0.pb -rpx route_report_drc_0.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.runs/impl_1/route_report_drc_0.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_power -file route_report_power_0.rpt -pb route_report_power_summary_0.pb -rpx route_report_power_0.rpx
Command: report_power -file route_report_power_0.rpt -pb route_report_power_summary_0.pb -rpx route_report_power_0.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file route_report_route_status_0.rpt -pb route_report_route_status_0.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
INFO: [runtcl-4] Executing : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
INFO: [runtcl-4] Executing : report_qor_suggestions -max_paths 100 -file route_report_qor_suggestions_0.rpt -pb route_report_qor_suggestions_0.pb
Command: report_qor_suggestions -max_paths 100 -file route_report_qor_suggestions_0.rpt -pb route_report_qor_suggestions_0.pb
INFO: [Implflow 47-1276] The design is not compatible for suggesting strategy, as it was not run using vivado implementation default or vivado implementation explore strategy.
report_qor_suggestions completed successfully
INFO: [runtcl-4] Executing : report_incremental_reuse -file route_report_incremental_reuse_0.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -pb route_report_bus_skew_0.pb -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3687.793 ; gain = 0.000 ; free physical = 111 ; free virtual = 3200
Wrote PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3687.793 ; gain = 0.000 ; free physical = 110 ; free virtual = 3200
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3687.793 ; gain = 0.000 ; free physical = 110 ; free virtual = 3200
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3687.793 ; gain = 0.000 ; free physical = 112 ; free virtual = 3201
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3687.793 ; gain = 0.000 ; free physical = 112 ; free virtual = 3201
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3687.793 ; gain = 0.000 ; free physical = 111 ; free virtual = 3201
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3687.793 ; gain = 0.000 ; free physical = 111 ; free virtual = 3201
INFO: [Common 17-1381] The checkpoint '/home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 02:01:45 2025...
