library IEEE;
use IEEE.Std_Logic_1164.all;

entity muxFrequencia is port 
	(
		sel:   in std_logic_vector(1 downto 0);
		clk1:  in std_logic;
		clk2:  in std_logic;
		clk4:  in std_logic;
		clk10: in std_logic;
		
		clkhz: out std_logic
	);
end muxFrequencia;

architecture separarFrequencias of muxFrequencia is
begin 
	
	clkhz <= clk1 when sel = "00" else
				clk2 when sel = "01" else 
				clk4 when sel = "10" else
				clk10;

end separarFrequencias
	