#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002148da38bb0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000002148daaa6a0_0 .net "PC", 31 0, v000002148daa4040_0;  1 drivers
v000002148daaa920_0 .var "clk", 0 0;
v000002148daaaec0_0 .net "clkout", 0 0, L_000002148da2bc30;  1 drivers
v000002148daa9de0_0 .net "cycles_consumed", 31 0, v000002148daa8b00_0;  1 drivers
v000002148daa9ac0_0 .net "regs0", 31 0, L_000002148da2bfb0;  1 drivers
v000002148daaad80_0 .net "regs1", 31 0, L_000002148da2c640;  1 drivers
v000002148daaa4c0_0 .net "regs2", 31 0, L_000002148da2bbc0;  1 drivers
v000002148daaab00_0 .net "regs3", 31 0, L_000002148da2caa0;  1 drivers
v000002148daab500_0 .net "regs4", 31 0, L_000002148da2c720;  1 drivers
v000002148daaa740_0 .net "regs5", 31 0, L_000002148da2c790;  1 drivers
v000002148daab640_0 .var "rst", 0 0;
S_000002148da39c60 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000002148da38bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002148da39df0 .param/l "RType" 0 4 2, C4<000000>;
P_000002148da39e28 .param/l "add" 0 4 5, C4<100000>;
P_000002148da39e60 .param/l "addi" 0 4 8, C4<001000>;
P_000002148da39e98 .param/l "addu" 0 4 5, C4<100001>;
P_000002148da39ed0 .param/l "and_" 0 4 5, C4<100100>;
P_000002148da39f08 .param/l "andi" 0 4 8, C4<001100>;
P_000002148da39f40 .param/l "beq" 0 4 10, C4<000100>;
P_000002148da39f78 .param/l "bne" 0 4 10, C4<000101>;
P_000002148da39fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002148da39fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002148da3a020 .param/l "j" 0 4 12, C4<000010>;
P_000002148da3a058 .param/l "jal" 0 4 12, C4<000011>;
P_000002148da3a090 .param/l "jr" 0 4 6, C4<001000>;
P_000002148da3a0c8 .param/l "lw" 0 4 8, C4<100011>;
P_000002148da3a100 .param/l "nor_" 0 4 5, C4<100111>;
P_000002148da3a138 .param/l "or_" 0 4 5, C4<100101>;
P_000002148da3a170 .param/l "ori" 0 4 8, C4<001101>;
P_000002148da3a1a8 .param/l "sgt" 0 4 6, C4<101011>;
P_000002148da3a1e0 .param/l "sll" 0 4 6, C4<000000>;
P_000002148da3a218 .param/l "slt" 0 4 5, C4<101010>;
P_000002148da3a250 .param/l "slti" 0 4 8, C4<101010>;
P_000002148da3a288 .param/l "srl" 0 4 6, C4<000010>;
P_000002148da3a2c0 .param/l "sub" 0 4 5, C4<100010>;
P_000002148da3a2f8 .param/l "subu" 0 4 5, C4<100011>;
P_000002148da3a330 .param/l "sw" 0 4 8, C4<101011>;
P_000002148da3a368 .param/l "xor_" 0 4 5, C4<100110>;
P_000002148da3a3a0 .param/l "xori" 0 4 8, C4<001110>;
L_000002148da2ca30 .functor NOT 1, v000002148daab640_0, C4<0>, C4<0>, C4<0>;
L_000002148da2c090 .functor NOT 1, v000002148daab640_0, C4<0>, C4<0>, C4<0>;
L_000002148da2bd80 .functor NOT 1, v000002148daab640_0, C4<0>, C4<0>, C4<0>;
L_000002148da2c8e0 .functor NOT 1, v000002148daab640_0, C4<0>, C4<0>, C4<0>;
L_000002148da2c950 .functor NOT 1, v000002148daab640_0, C4<0>, C4<0>, C4<0>;
L_000002148da2c1e0 .functor NOT 1, v000002148daab640_0, C4<0>, C4<0>, C4<0>;
L_000002148da2c410 .functor NOT 1, v000002148daab640_0, C4<0>, C4<0>, C4<0>;
L_000002148da2c3a0 .functor NOT 1, v000002148daab640_0, C4<0>, C4<0>, C4<0>;
L_000002148da2bc30 .functor OR 1, v000002148daaa920_0, v000002148da24ef0_0, C4<0>, C4<0>;
L_000002148da2c020 .functor OR 1, L_000002148daaa2e0, L_000002148daaa420, C4<0>, C4<0>;
L_000002148da2c250 .functor AND 1, L_000002148db03a50, L_000002148db03e10, C4<1>, C4<1>;
L_000002148da2c100 .functor NOT 1, v000002148daab640_0, C4<0>, C4<0>, C4<0>;
L_000002148da2c800 .functor OR 1, L_000002148db049f0, L_000002148db03910, C4<0>, C4<0>;
L_000002148da2bca0 .functor OR 1, L_000002148da2c800, L_000002148db04a90, C4<0>, C4<0>;
L_000002148da2bd10 .functor OR 1, L_000002148db057b0, L_000002148db03b90, C4<0>, C4<0>;
L_000002148da2c330 .functor AND 1, L_000002148db05170, L_000002148da2bd10, C4<1>, C4<1>;
L_000002148da2bed0 .functor OR 1, L_000002148db05710, L_000002148db03f50, C4<0>, C4<0>;
L_000002148da2c870 .functor AND 1, L_000002148db05670, L_000002148da2bed0, C4<1>, C4<1>;
L_000002148d9ea450 .functor NOT 1, L_000002148da2bc30, C4<0>, C4<0>, C4<0>;
v000002148daa3b40_0 .net "ALUOp", 3 0, v000002148da24a90_0;  1 drivers
v000002148daa3320_0 .net "ALUResult", 31 0, v000002148da9a420_0;  1 drivers
v000002148daa4680_0 .net "ALUSrc", 0 0, v000002148da241d0_0;  1 drivers
v000002148daa3960_0 .net "ALUin2", 31 0, L_000002148db03eb0;  1 drivers
v000002148daa3dc0_0 .net "MemReadEn", 0 0, v000002148da24db0_0;  1 drivers
v000002148daa4540_0 .net "MemWriteEn", 0 0, v000002148da24270_0;  1 drivers
v000002148daa4e00_0 .net "MemtoReg", 0 0, v000002148da25530_0;  1 drivers
v000002148daa30a0_0 .net "PC", 31 0, v000002148daa4040_0;  alias, 1 drivers
v000002148daa33c0_0 .net "PCPlus1", 31 0, L_000002148daaa100;  1 drivers
v000002148daa42c0_0 .net "PCsrc", 1 0, v000002148da9aec0_0;  1 drivers
v000002148daa49a0_0 .net "RegDst", 0 0, v000002148da24810_0;  1 drivers
v000002148daa4220_0 .net "RegWriteEn", 0 0, v000002148da24310_0;  1 drivers
v000002148daa3140_0 .net "WriteRegister", 4 0, L_000002148db03af0;  1 drivers
v000002148daa3d20_0 .net *"_ivl_0", 0 0, L_000002148da2ca30;  1 drivers
L_000002148daab8f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002148daa3c80_0 .net/2u *"_ivl_10", 4 0, L_000002148daab8f0;  1 drivers
L_000002148daabce0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa35a0_0 .net *"_ivl_101", 15 0, L_000002148daabce0;  1 drivers
v000002148daa31e0_0 .net *"_ivl_102", 31 0, L_000002148db03c30;  1 drivers
L_000002148daabd28 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa3e60_0 .net *"_ivl_105", 25 0, L_000002148daabd28;  1 drivers
L_000002148daabd70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa3f00_0 .net/2u *"_ivl_106", 31 0, L_000002148daabd70;  1 drivers
v000002148daa40e0_0 .net *"_ivl_108", 0 0, L_000002148db03a50;  1 drivers
L_000002148daabdb8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002148daa4180_0 .net/2u *"_ivl_110", 5 0, L_000002148daabdb8;  1 drivers
v000002148daa45e0_0 .net *"_ivl_112", 0 0, L_000002148db03e10;  1 drivers
v000002148daa3460_0 .net *"_ivl_115", 0 0, L_000002148da2c250;  1 drivers
v000002148daa3640_0 .net *"_ivl_116", 47 0, L_000002148db04450;  1 drivers
L_000002148daabe00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa4400_0 .net *"_ivl_119", 15 0, L_000002148daabe00;  1 drivers
L_000002148daab938 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002148daa47c0_0 .net/2u *"_ivl_12", 5 0, L_000002148daab938;  1 drivers
v000002148daa4860_0 .net *"_ivl_120", 47 0, L_000002148db041d0;  1 drivers
L_000002148daabe48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa36e0_0 .net *"_ivl_123", 15 0, L_000002148daabe48;  1 drivers
v000002148daa4ea0_0 .net *"_ivl_125", 0 0, L_000002148db04630;  1 drivers
v000002148daa3be0_0 .net *"_ivl_126", 31 0, L_000002148db052b0;  1 drivers
v000002148daa4360_0 .net *"_ivl_128", 47 0, L_000002148db04310;  1 drivers
v000002148daa4900_0 .net *"_ivl_130", 47 0, L_000002148db04ef0;  1 drivers
v000002148daa4a40_0 .net *"_ivl_132", 47 0, L_000002148db04270;  1 drivers
v000002148daa3780_0 .net *"_ivl_134", 47 0, L_000002148db043b0;  1 drivers
L_000002148daabe90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002148daa4ae0_0 .net/2u *"_ivl_138", 1 0, L_000002148daabe90;  1 drivers
v000002148daa4b80_0 .net *"_ivl_14", 0 0, L_000002148daaace0;  1 drivers
v000002148daa38c0_0 .net *"_ivl_140", 0 0, L_000002148db04590;  1 drivers
L_000002148daabed8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002148daa4c20_0 .net/2u *"_ivl_142", 1 0, L_000002148daabed8;  1 drivers
v000002148daa4f40_0 .net *"_ivl_144", 0 0, L_000002148db048b0;  1 drivers
L_000002148daabf20 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002148daa3280_0 .net/2u *"_ivl_146", 1 0, L_000002148daabf20;  1 drivers
v000002148daa3820_0 .net *"_ivl_148", 0 0, L_000002148db053f0;  1 drivers
L_000002148daabf68 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002148daa3aa0_0 .net/2u *"_ivl_150", 31 0, L_000002148daabf68;  1 drivers
L_000002148daabfb0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002148daa53d0_0 .net/2u *"_ivl_152", 31 0, L_000002148daabfb0;  1 drivers
v000002148daa5830_0 .net *"_ivl_154", 31 0, L_000002148db04db0;  1 drivers
v000002148daa69b0_0 .net *"_ivl_156", 31 0, L_000002148db04bd0;  1 drivers
L_000002148daab980 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002148daa5290_0 .net/2u *"_ivl_16", 4 0, L_000002148daab980;  1 drivers
v000002148daa67d0_0 .net *"_ivl_160", 0 0, L_000002148da2c100;  1 drivers
L_000002148daac040 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa5dd0_0 .net/2u *"_ivl_162", 31 0, L_000002148daac040;  1 drivers
L_000002148daac118 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002148daa6a50_0 .net/2u *"_ivl_166", 5 0, L_000002148daac118;  1 drivers
v000002148daa6b90_0 .net *"_ivl_168", 0 0, L_000002148db049f0;  1 drivers
L_000002148daac160 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002148daa6af0_0 .net/2u *"_ivl_170", 5 0, L_000002148daac160;  1 drivers
v000002148daa6c30_0 .net *"_ivl_172", 0 0, L_000002148db03910;  1 drivers
v000002148daa6690_0 .net *"_ivl_175", 0 0, L_000002148da2c800;  1 drivers
L_000002148daac1a8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002148daa5b50_0 .net/2u *"_ivl_176", 5 0, L_000002148daac1a8;  1 drivers
v000002148daa5970_0 .net *"_ivl_178", 0 0, L_000002148db04a90;  1 drivers
v000002148daa62d0_0 .net *"_ivl_181", 0 0, L_000002148da2bca0;  1 drivers
L_000002148daac1f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa5150_0 .net/2u *"_ivl_182", 15 0, L_000002148daac1f0;  1 drivers
v000002148daa6f50_0 .net *"_ivl_184", 31 0, L_000002148db04d10;  1 drivers
v000002148daa5e70_0 .net *"_ivl_187", 0 0, L_000002148db04e50;  1 drivers
v000002148daa6cd0_0 .net *"_ivl_188", 15 0, L_000002148db04f90;  1 drivers
v000002148daa5330_0 .net *"_ivl_19", 4 0, L_000002148daab0a0;  1 drivers
v000002148daa6730_0 .net *"_ivl_190", 31 0, L_000002148db05030;  1 drivers
v000002148daa5a10_0 .net *"_ivl_194", 31 0, L_000002148db03cd0;  1 drivers
L_000002148daac238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa6410_0 .net *"_ivl_197", 25 0, L_000002148daac238;  1 drivers
L_000002148daac280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa5c90_0 .net/2u *"_ivl_198", 31 0, L_000002148daac280;  1 drivers
L_000002148daab8a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002148daa50b0_0 .net/2u *"_ivl_2", 5 0, L_000002148daab8a8;  1 drivers
v000002148daa5470_0 .net *"_ivl_20", 4 0, L_000002148daab6e0;  1 drivers
v000002148daa5bf0_0 .net *"_ivl_200", 0 0, L_000002148db05170;  1 drivers
L_000002148daac2c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002148daa6370_0 .net/2u *"_ivl_202", 5 0, L_000002148daac2c8;  1 drivers
v000002148daa5ab0_0 .net *"_ivl_204", 0 0, L_000002148db057b0;  1 drivers
L_000002148daac310 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002148daa5d30_0 .net/2u *"_ivl_206", 5 0, L_000002148daac310;  1 drivers
v000002148daa65f0_0 .net *"_ivl_208", 0 0, L_000002148db03b90;  1 drivers
v000002148daa58d0_0 .net *"_ivl_211", 0 0, L_000002148da2bd10;  1 drivers
v000002148daa5f10_0 .net *"_ivl_213", 0 0, L_000002148da2c330;  1 drivers
L_000002148daac358 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002148daa51f0_0 .net/2u *"_ivl_214", 5 0, L_000002148daac358;  1 drivers
v000002148daa6870_0 .net *"_ivl_216", 0 0, L_000002148db03d70;  1 drivers
L_000002148daac3a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002148daa6d70_0 .net/2u *"_ivl_218", 31 0, L_000002148daac3a0;  1 drivers
v000002148daa60f0_0 .net *"_ivl_220", 31 0, L_000002148db05210;  1 drivers
v000002148daa5fb0_0 .net *"_ivl_224", 31 0, L_000002148db055d0;  1 drivers
L_000002148daac3e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa6190_0 .net *"_ivl_227", 25 0, L_000002148daac3e8;  1 drivers
L_000002148daac430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa6e10_0 .net/2u *"_ivl_228", 31 0, L_000002148daac430;  1 drivers
v000002148daa64b0_0 .net *"_ivl_230", 0 0, L_000002148db05670;  1 drivers
L_000002148daac478 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002148daa5650_0 .net/2u *"_ivl_232", 5 0, L_000002148daac478;  1 drivers
v000002148daa6910_0 .net *"_ivl_234", 0 0, L_000002148db05710;  1 drivers
L_000002148daac4c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002148daa6eb0_0 .net/2u *"_ivl_236", 5 0, L_000002148daac4c0;  1 drivers
v000002148daa6050_0 .net *"_ivl_238", 0 0, L_000002148db03f50;  1 drivers
v000002148daa5510_0 .net *"_ivl_24", 0 0, L_000002148da2bd80;  1 drivers
v000002148daa56f0_0 .net *"_ivl_241", 0 0, L_000002148da2bed0;  1 drivers
v000002148daa55b0_0 .net *"_ivl_243", 0 0, L_000002148da2c870;  1 drivers
L_000002148daac508 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002148daa5790_0 .net/2u *"_ivl_244", 5 0, L_000002148daac508;  1 drivers
v000002148daa6230_0 .net *"_ivl_246", 0 0, L_000002148db04130;  1 drivers
v000002148daa6550_0 .net *"_ivl_248", 31 0, L_000002148db092b0;  1 drivers
L_000002148daab9c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002148daa8240_0 .net/2u *"_ivl_26", 4 0, L_000002148daab9c8;  1 drivers
v000002148daa7160_0 .net *"_ivl_29", 4 0, L_000002148daaa9c0;  1 drivers
v000002148daa77a0_0 .net *"_ivl_32", 0 0, L_000002148da2c8e0;  1 drivers
L_000002148daaba10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002148daa84c0_0 .net/2u *"_ivl_34", 4 0, L_000002148daaba10;  1 drivers
v000002148daa73e0_0 .net *"_ivl_37", 4 0, L_000002148daaac40;  1 drivers
v000002148daa8060_0 .net *"_ivl_40", 0 0, L_000002148da2c950;  1 drivers
L_000002148daaba58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa86a0_0 .net/2u *"_ivl_42", 15 0, L_000002148daaba58;  1 drivers
v000002148daa7d40_0 .net *"_ivl_45", 15 0, L_000002148daa9980;  1 drivers
v000002148daa75c0_0 .net *"_ivl_48", 0 0, L_000002148da2c1e0;  1 drivers
v000002148daa8100_0 .net *"_ivl_5", 5 0, L_000002148daaa7e0;  1 drivers
L_000002148daabaa0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa8560_0 .net/2u *"_ivl_50", 36 0, L_000002148daabaa0;  1 drivers
L_000002148daabae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa72a0_0 .net/2u *"_ivl_52", 31 0, L_000002148daabae8;  1 drivers
v000002148daa8740_0 .net *"_ivl_55", 4 0, L_000002148daa9b60;  1 drivers
v000002148daa7980_0 .net *"_ivl_56", 36 0, L_000002148daab140;  1 drivers
v000002148daa87e0_0 .net *"_ivl_58", 36 0, L_000002148daaa060;  1 drivers
v000002148daa7340_0 .net *"_ivl_62", 0 0, L_000002148da2c410;  1 drivers
L_000002148daabb30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002148daa7ca0_0 .net/2u *"_ivl_64", 5 0, L_000002148daabb30;  1 drivers
v000002148daa8880_0 .net *"_ivl_67", 5 0, L_000002148daaa240;  1 drivers
v000002148daa7de0_0 .net *"_ivl_70", 0 0, L_000002148da2c3a0;  1 drivers
L_000002148daabb78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa8920_0 .net/2u *"_ivl_72", 57 0, L_000002148daabb78;  1 drivers
L_000002148daabbc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148daa7480_0 .net/2u *"_ivl_74", 31 0, L_000002148daabbc0;  1 drivers
v000002148daa8c40_0 .net *"_ivl_77", 25 0, L_000002148daaaa60;  1 drivers
v000002148daa81a0_0 .net *"_ivl_78", 57 0, L_000002148daa9fc0;  1 drivers
v000002148daa82e0_0 .net *"_ivl_8", 0 0, L_000002148da2c090;  1 drivers
v000002148daa7e80_0 .net *"_ivl_80", 57 0, L_000002148daa9a20;  1 drivers
L_000002148daabc08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002148daa7a20_0 .net/2u *"_ivl_84", 31 0, L_000002148daabc08;  1 drivers
L_000002148daabc50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002148daa7f20_0 .net/2u *"_ivl_88", 5 0, L_000002148daabc50;  1 drivers
v000002148daa8380_0 .net *"_ivl_90", 0 0, L_000002148daaa2e0;  1 drivers
L_000002148daabc98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002148daa8420_0 .net/2u *"_ivl_92", 5 0, L_000002148daabc98;  1 drivers
v000002148daa7660_0 .net *"_ivl_94", 0 0, L_000002148daaa420;  1 drivers
v000002148daa8d80_0 .net *"_ivl_97", 0 0, L_000002148da2c020;  1 drivers
v000002148daa7fc0_0 .net *"_ivl_98", 47 0, L_000002148db04b30;  1 drivers
v000002148daa8600_0 .net "adderResult", 31 0, L_000002148db05350;  1 drivers
v000002148daa89c0_0 .net "address", 31 0, L_000002148daaaba0;  1 drivers
v000002148daa8a60_0 .net "clk", 0 0, L_000002148da2bc30;  alias, 1 drivers
v000002148daa8b00_0 .var "cycles_consumed", 31 0;
o000002148da51888 .functor BUFZ 1, C4<z>; HiZ drive
v000002148daa8ba0_0 .net "excep_flag", 0 0, o000002148da51888;  0 drivers
v000002148daa8ce0_0 .net "extImm", 31 0, L_000002148db039b0;  1 drivers
v000002148daa8e20_0 .net "funct", 5 0, L_000002148daaa1a0;  1 drivers
v000002148daa8ec0_0 .net "hlt", 0 0, v000002148da24ef0_0;  1 drivers
v000002148daa8f60_0 .net "imm", 15 0, L_000002148daaa380;  1 drivers
v000002148daa70c0_0 .net "immediate", 31 0, L_000002148db05530;  1 drivers
v000002148daa7700_0 .net "input_clk", 0 0, v000002148daaa920_0;  1 drivers
v000002148daa7200_0 .net "instruction", 31 0, L_000002148db050d0;  1 drivers
v000002148daa7520_0 .net "memoryReadData", 31 0, v000002148daa3a00_0;  1 drivers
v000002148daa7840_0 .net "nextPC", 31 0, L_000002148db044f0;  1 drivers
v000002148daa78e0_0 .net "opcode", 5 0, L_000002148daa9e80;  1 drivers
v000002148daa7ac0_0 .net "rd", 4 0, L_000002148daa9ca0;  1 drivers
v000002148daa7b60_0 .net "readData1", 31 0, L_000002148da2be60;  1 drivers
v000002148daa7c00_0 .net "readData1_w", 31 0, L_000002148db084f0;  1 drivers
v000002148daab5a0_0 .net "readData2", 31 0, L_000002148da2c2c0;  1 drivers
v000002148daa9f20_0 .net "regs0", 31 0, L_000002148da2bfb0;  alias, 1 drivers
v000002148daaa560_0 .net "regs1", 31 0, L_000002148da2c640;  alias, 1 drivers
v000002148daab280_0 .net "regs2", 31 0, L_000002148da2bbc0;  alias, 1 drivers
v000002148daa9c00_0 .net "regs3", 31 0, L_000002148da2caa0;  alias, 1 drivers
v000002148daab000_0 .net "regs4", 31 0, L_000002148da2c720;  alias, 1 drivers
v000002148daaa600_0 .net "regs5", 31 0, L_000002148da2c790;  alias, 1 drivers
v000002148daab320_0 .net "rs", 4 0, L_000002148daab780;  1 drivers
v000002148daab3c0_0 .net "rst", 0 0, v000002148daab640_0;  1 drivers
v000002148daab1e0_0 .net "rt", 4 0, L_000002148daa98e0;  1 drivers
v000002148daab460_0 .net "shamt", 31 0, L_000002148daa9d40;  1 drivers
v000002148daaa880_0 .net "wire_instruction", 31 0, L_000002148da2c6b0;  1 drivers
v000002148daaaf60_0 .net "writeData", 31 0, L_000002148db09170;  1 drivers
v000002148daaae20_0 .net "zero", 0 0, L_000002148db08310;  1 drivers
L_000002148daaa7e0 .part L_000002148db050d0, 26, 6;
L_000002148daa9e80 .functor MUXZ 6, L_000002148daaa7e0, L_000002148daab8a8, L_000002148da2ca30, C4<>;
L_000002148daaace0 .cmp/eq 6, L_000002148daa9e80, L_000002148daab938;
L_000002148daab0a0 .part L_000002148db050d0, 11, 5;
L_000002148daab6e0 .functor MUXZ 5, L_000002148daab0a0, L_000002148daab980, L_000002148daaace0, C4<>;
L_000002148daa9ca0 .functor MUXZ 5, L_000002148daab6e0, L_000002148daab8f0, L_000002148da2c090, C4<>;
L_000002148daaa9c0 .part L_000002148db050d0, 21, 5;
L_000002148daab780 .functor MUXZ 5, L_000002148daaa9c0, L_000002148daab9c8, L_000002148da2bd80, C4<>;
L_000002148daaac40 .part L_000002148db050d0, 16, 5;
L_000002148daa98e0 .functor MUXZ 5, L_000002148daaac40, L_000002148daaba10, L_000002148da2c8e0, C4<>;
L_000002148daa9980 .part L_000002148db050d0, 0, 16;
L_000002148daaa380 .functor MUXZ 16, L_000002148daa9980, L_000002148daaba58, L_000002148da2c950, C4<>;
L_000002148daa9b60 .part L_000002148db050d0, 6, 5;
L_000002148daab140 .concat [ 5 32 0 0], L_000002148daa9b60, L_000002148daabae8;
L_000002148daaa060 .functor MUXZ 37, L_000002148daab140, L_000002148daabaa0, L_000002148da2c1e0, C4<>;
L_000002148daa9d40 .part L_000002148daaa060, 0, 32;
L_000002148daaa240 .part L_000002148db050d0, 0, 6;
L_000002148daaa1a0 .functor MUXZ 6, L_000002148daaa240, L_000002148daabb30, L_000002148da2c410, C4<>;
L_000002148daaaa60 .part L_000002148db050d0, 0, 26;
L_000002148daa9fc0 .concat [ 26 32 0 0], L_000002148daaaa60, L_000002148daabbc0;
L_000002148daa9a20 .functor MUXZ 58, L_000002148daa9fc0, L_000002148daabb78, L_000002148da2c3a0, C4<>;
L_000002148daaaba0 .part L_000002148daa9a20, 0, 32;
L_000002148daaa100 .arith/sum 32, v000002148daa4040_0, L_000002148daabc08;
L_000002148daaa2e0 .cmp/eq 6, L_000002148daa9e80, L_000002148daabc50;
L_000002148daaa420 .cmp/eq 6, L_000002148daa9e80, L_000002148daabc98;
L_000002148db04b30 .concat [ 32 16 0 0], L_000002148daaaba0, L_000002148daabce0;
L_000002148db03c30 .concat [ 6 26 0 0], L_000002148daa9e80, L_000002148daabd28;
L_000002148db03a50 .cmp/eq 32, L_000002148db03c30, L_000002148daabd70;
L_000002148db03e10 .cmp/eq 6, L_000002148daaa1a0, L_000002148daabdb8;
L_000002148db04450 .concat [ 32 16 0 0], L_000002148da2be60, L_000002148daabe00;
L_000002148db041d0 .concat [ 32 16 0 0], v000002148daa4040_0, L_000002148daabe48;
L_000002148db04630 .part L_000002148daaa380, 15, 1;
LS_000002148db052b0_0_0 .concat [ 1 1 1 1], L_000002148db04630, L_000002148db04630, L_000002148db04630, L_000002148db04630;
LS_000002148db052b0_0_4 .concat [ 1 1 1 1], L_000002148db04630, L_000002148db04630, L_000002148db04630, L_000002148db04630;
LS_000002148db052b0_0_8 .concat [ 1 1 1 1], L_000002148db04630, L_000002148db04630, L_000002148db04630, L_000002148db04630;
LS_000002148db052b0_0_12 .concat [ 1 1 1 1], L_000002148db04630, L_000002148db04630, L_000002148db04630, L_000002148db04630;
LS_000002148db052b0_0_16 .concat [ 1 1 1 1], L_000002148db04630, L_000002148db04630, L_000002148db04630, L_000002148db04630;
LS_000002148db052b0_0_20 .concat [ 1 1 1 1], L_000002148db04630, L_000002148db04630, L_000002148db04630, L_000002148db04630;
LS_000002148db052b0_0_24 .concat [ 1 1 1 1], L_000002148db04630, L_000002148db04630, L_000002148db04630, L_000002148db04630;
LS_000002148db052b0_0_28 .concat [ 1 1 1 1], L_000002148db04630, L_000002148db04630, L_000002148db04630, L_000002148db04630;
LS_000002148db052b0_1_0 .concat [ 4 4 4 4], LS_000002148db052b0_0_0, LS_000002148db052b0_0_4, LS_000002148db052b0_0_8, LS_000002148db052b0_0_12;
LS_000002148db052b0_1_4 .concat [ 4 4 4 4], LS_000002148db052b0_0_16, LS_000002148db052b0_0_20, LS_000002148db052b0_0_24, LS_000002148db052b0_0_28;
L_000002148db052b0 .concat [ 16 16 0 0], LS_000002148db052b0_1_0, LS_000002148db052b0_1_4;
L_000002148db04310 .concat [ 16 32 0 0], L_000002148daaa380, L_000002148db052b0;
L_000002148db04ef0 .arith/sum 48, L_000002148db041d0, L_000002148db04310;
L_000002148db04270 .functor MUXZ 48, L_000002148db04ef0, L_000002148db04450, L_000002148da2c250, C4<>;
L_000002148db043b0 .functor MUXZ 48, L_000002148db04270, L_000002148db04b30, L_000002148da2c020, C4<>;
L_000002148db05350 .part L_000002148db043b0, 0, 32;
L_000002148db04590 .cmp/eq 2, v000002148da9aec0_0, L_000002148daabe90;
L_000002148db048b0 .cmp/eq 2, v000002148da9aec0_0, L_000002148daabed8;
L_000002148db053f0 .cmp/eq 2, v000002148da9aec0_0, L_000002148daabf20;
L_000002148db04db0 .functor MUXZ 32, L_000002148daabfb0, L_000002148daabf68, L_000002148db053f0, C4<>;
L_000002148db04bd0 .functor MUXZ 32, L_000002148db04db0, L_000002148db05350, L_000002148db048b0, C4<>;
L_000002148db044f0 .functor MUXZ 32, L_000002148db04bd0, L_000002148daaa100, L_000002148db04590, C4<>;
L_000002148db050d0 .functor MUXZ 32, L_000002148da2c6b0, L_000002148daac040, L_000002148da2c100, C4<>;
L_000002148db049f0 .cmp/eq 6, L_000002148daa9e80, L_000002148daac118;
L_000002148db03910 .cmp/eq 6, L_000002148daa9e80, L_000002148daac160;
L_000002148db04a90 .cmp/eq 6, L_000002148daa9e80, L_000002148daac1a8;
L_000002148db04d10 .concat [ 16 16 0 0], L_000002148daaa380, L_000002148daac1f0;
L_000002148db04e50 .part L_000002148daaa380, 15, 1;
LS_000002148db04f90_0_0 .concat [ 1 1 1 1], L_000002148db04e50, L_000002148db04e50, L_000002148db04e50, L_000002148db04e50;
LS_000002148db04f90_0_4 .concat [ 1 1 1 1], L_000002148db04e50, L_000002148db04e50, L_000002148db04e50, L_000002148db04e50;
LS_000002148db04f90_0_8 .concat [ 1 1 1 1], L_000002148db04e50, L_000002148db04e50, L_000002148db04e50, L_000002148db04e50;
LS_000002148db04f90_0_12 .concat [ 1 1 1 1], L_000002148db04e50, L_000002148db04e50, L_000002148db04e50, L_000002148db04e50;
L_000002148db04f90 .concat [ 4 4 4 4], LS_000002148db04f90_0_0, LS_000002148db04f90_0_4, LS_000002148db04f90_0_8, LS_000002148db04f90_0_12;
L_000002148db05030 .concat [ 16 16 0 0], L_000002148daaa380, L_000002148db04f90;
L_000002148db039b0 .functor MUXZ 32, L_000002148db05030, L_000002148db04d10, L_000002148da2bca0, C4<>;
L_000002148db03cd0 .concat [ 6 26 0 0], L_000002148daa9e80, L_000002148daac238;
L_000002148db05170 .cmp/eq 32, L_000002148db03cd0, L_000002148daac280;
L_000002148db057b0 .cmp/eq 6, L_000002148daaa1a0, L_000002148daac2c8;
L_000002148db03b90 .cmp/eq 6, L_000002148daaa1a0, L_000002148daac310;
L_000002148db03d70 .cmp/eq 6, L_000002148daa9e80, L_000002148daac358;
L_000002148db05210 .functor MUXZ 32, L_000002148db039b0, L_000002148daac3a0, L_000002148db03d70, C4<>;
L_000002148db05530 .functor MUXZ 32, L_000002148db05210, L_000002148daa9d40, L_000002148da2c330, C4<>;
L_000002148db055d0 .concat [ 6 26 0 0], L_000002148daa9e80, L_000002148daac3e8;
L_000002148db05670 .cmp/eq 32, L_000002148db055d0, L_000002148daac430;
L_000002148db05710 .cmp/eq 6, L_000002148daaa1a0, L_000002148daac478;
L_000002148db03f50 .cmp/eq 6, L_000002148daaa1a0, L_000002148daac4c0;
L_000002148db04130 .cmp/eq 6, L_000002148daa9e80, L_000002148daac508;
L_000002148db092b0 .functor MUXZ 32, L_000002148da2be60, v000002148daa4040_0, L_000002148db04130, C4<>;
L_000002148db084f0 .functor MUXZ 32, L_000002148db092b0, L_000002148da2c2c0, L_000002148da2c870, C4<>;
S_000002148d9b4460 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002148da39c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002148da2fca0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002148da2c5d0 .functor NOT 1, v000002148da241d0_0, C4<0>, C4<0>, C4<0>;
v000002148da23c30_0 .net *"_ivl_0", 0 0, L_000002148da2c5d0;  1 drivers
v000002148da244f0_0 .net "in1", 31 0, L_000002148da2c2c0;  alias, 1 drivers
v000002148da25170_0 .net "in2", 31 0, L_000002148db05530;  alias, 1 drivers
v000002148da258f0_0 .net "out", 31 0, L_000002148db03eb0;  alias, 1 drivers
v000002148da23ff0_0 .net "s", 0 0, v000002148da241d0_0;  alias, 1 drivers
L_000002148db03eb0 .functor MUXZ 32, L_000002148db05530, L_000002148da2c2c0, L_000002148da2c5d0, C4<>;
S_000002148d9b45f0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002148da39c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002148da4c440 .param/l "RType" 0 4 2, C4<000000>;
P_000002148da4c478 .param/l "add" 0 4 5, C4<100000>;
P_000002148da4c4b0 .param/l "addi" 0 4 8, C4<001000>;
P_000002148da4c4e8 .param/l "addu" 0 4 5, C4<100001>;
P_000002148da4c520 .param/l "and_" 0 4 5, C4<100100>;
P_000002148da4c558 .param/l "andi" 0 4 8, C4<001100>;
P_000002148da4c590 .param/l "beq" 0 4 10, C4<000100>;
P_000002148da4c5c8 .param/l "bne" 0 4 10, C4<000101>;
P_000002148da4c600 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002148da4c638 .param/l "j" 0 4 12, C4<000010>;
P_000002148da4c670 .param/l "jal" 0 4 12, C4<000011>;
P_000002148da4c6a8 .param/l "jr" 0 4 6, C4<001000>;
P_000002148da4c6e0 .param/l "lw" 0 4 8, C4<100011>;
P_000002148da4c718 .param/l "nor_" 0 4 5, C4<100111>;
P_000002148da4c750 .param/l "or_" 0 4 5, C4<100101>;
P_000002148da4c788 .param/l "ori" 0 4 8, C4<001101>;
P_000002148da4c7c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002148da4c7f8 .param/l "sll" 0 4 6, C4<000000>;
P_000002148da4c830 .param/l "slt" 0 4 5, C4<101010>;
P_000002148da4c868 .param/l "slti" 0 4 8, C4<101010>;
P_000002148da4c8a0 .param/l "srl" 0 4 6, C4<000010>;
P_000002148da4c8d8 .param/l "sub" 0 4 5, C4<100010>;
P_000002148da4c910 .param/l "subu" 0 4 5, C4<100011>;
P_000002148da4c948 .param/l "sw" 0 4 8, C4<101011>;
P_000002148da4c980 .param/l "xor_" 0 4 5, C4<100110>;
P_000002148da4c9b8 .param/l "xori" 0 4 8, C4<001110>;
v000002148da24a90_0 .var "ALUOp", 3 0;
v000002148da241d0_0 .var "ALUSrc", 0 0;
v000002148da24db0_0 .var "MemReadEn", 0 0;
v000002148da24270_0 .var "MemWriteEn", 0 0;
v000002148da25530_0 .var "MemtoReg", 0 0;
v000002148da24810_0 .var "RegDst", 0 0;
v000002148da24310_0 .var "RegWriteEn", 0 0;
v000002148da252b0_0 .net "funct", 5 0, L_000002148daaa1a0;  alias, 1 drivers
v000002148da24ef0_0 .var "hlt", 0 0;
v000002148da255d0_0 .net "opcode", 5 0, L_000002148daa9e80;  alias, 1 drivers
v000002148da24b30_0 .net "rst", 0 0, v000002148daab640_0;  alias, 1 drivers
E_000002148da30720 .event anyedge, v000002148da24b30_0, v000002148da255d0_0, v000002148da252b0_0;
S_000002148d9b1b00 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000002148da39c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002148da30960 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002148da2c6b0 .functor BUFZ 32, L_000002148db046d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002148da248b0_0 .net "Data_Out", 31 0, L_000002148da2c6b0;  alias, 1 drivers
v000002148da25710 .array "InstMem", 0 1023, 31 0;
v000002148da243b0_0 .net *"_ivl_0", 31 0, L_000002148db046d0;  1 drivers
v000002148da25850_0 .net *"_ivl_3", 9 0, L_000002148db04770;  1 drivers
v000002148da25990_0 .net *"_ivl_4", 11 0, L_000002148db03ff0;  1 drivers
L_000002148daabff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002148da25a30_0 .net *"_ivl_7", 1 0, L_000002148daabff8;  1 drivers
v000002148da23cd0_0 .net "addr", 31 0, v000002148daa4040_0;  alias, 1 drivers
v000002148d9fe970_0 .var/i "i", 31 0;
L_000002148db046d0 .array/port v000002148da25710, L_000002148db03ff0;
L_000002148db04770 .part v000002148daa4040_0, 0, 10;
L_000002148db03ff0 .concat [ 10 2 0 0], L_000002148db04770, L_000002148daabff8;
S_000002148d9b1c90 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002148da39c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002148da2be60 .functor BUFZ 32, L_000002148db04c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002148da2c2c0 .functor BUFZ 32, L_000002148db04950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002148da9b820_1 .array/port v000002148da9b820, 1;
L_000002148da2bfb0 .functor BUFZ 32, v000002148da9b820_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002148da9b820_2 .array/port v000002148da9b820, 2;
L_000002148da2c640 .functor BUFZ 32, v000002148da9b820_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002148da9b820_3 .array/port v000002148da9b820, 3;
L_000002148da2bbc0 .functor BUFZ 32, v000002148da9b820_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002148da9b820_4 .array/port v000002148da9b820, 4;
L_000002148da2caa0 .functor BUFZ 32, v000002148da9b820_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002148da9b820_5 .array/port v000002148da9b820, 5;
L_000002148da2c720 .functor BUFZ 32, v000002148da9b820_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002148da9b820_6 .array/port v000002148da9b820, 6;
L_000002148da2c790 .functor BUFZ 32, v000002148da9b820_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002148da9ac40_0 .net *"_ivl_0", 31 0, L_000002148db04c70;  1 drivers
v000002148da9b280_0 .net *"_ivl_10", 6 0, L_000002148db04810;  1 drivers
L_000002148daac0d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002148da9bdc0_0 .net *"_ivl_13", 1 0, L_000002148daac0d0;  1 drivers
v000002148da9a7e0_0 .net *"_ivl_2", 6 0, L_000002148db05490;  1 drivers
L_000002148daac088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002148da9a2e0_0 .net *"_ivl_5", 1 0, L_000002148daac088;  1 drivers
v000002148da9b460_0 .net *"_ivl_8", 31 0, L_000002148db04950;  1 drivers
v000002148da9b000_0 .net "clk", 0 0, L_000002148da2bc30;  alias, 1 drivers
v000002148da9bb40_0 .var/i "i", 31 0;
v000002148da9b960_0 .net "readData1", 31 0, L_000002148da2be60;  alias, 1 drivers
v000002148da9a6a0_0 .net "readData2", 31 0, L_000002148da2c2c0;  alias, 1 drivers
v000002148da9a880_0 .net "readRegister1", 4 0, L_000002148daab780;  alias, 1 drivers
v000002148da9af60_0 .net "readRegister2", 4 0, L_000002148daa98e0;  alias, 1 drivers
v000002148da9b820 .array "registers", 31 0, 31 0;
v000002148da9a4c0_0 .net "regs0", 31 0, L_000002148da2bfb0;  alias, 1 drivers
v000002148da9a920_0 .net "regs1", 31 0, L_000002148da2c640;  alias, 1 drivers
v000002148da9a9c0_0 .net "regs2", 31 0, L_000002148da2bbc0;  alias, 1 drivers
v000002148da9a060_0 .net "regs3", 31 0, L_000002148da2caa0;  alias, 1 drivers
v000002148da9aa60_0 .net "regs4", 31 0, L_000002148da2c720;  alias, 1 drivers
v000002148da9b0a0_0 .net "regs5", 31 0, L_000002148da2c790;  alias, 1 drivers
v000002148da9b500_0 .net "rst", 0 0, v000002148daab640_0;  alias, 1 drivers
v000002148da9bf00_0 .net "we", 0 0, v000002148da24310_0;  alias, 1 drivers
v000002148da9a600_0 .net "writeData", 31 0, L_000002148db09170;  alias, 1 drivers
v000002148da9a560_0 .net "writeRegister", 4 0, L_000002148db03af0;  alias, 1 drivers
E_000002148da302e0/0 .event negedge, v000002148da24b30_0;
E_000002148da302e0/1 .event posedge, v000002148da9b000_0;
E_000002148da302e0 .event/or E_000002148da302e0/0, E_000002148da302e0/1;
L_000002148db04c70 .array/port v000002148da9b820, L_000002148db05490;
L_000002148db05490 .concat [ 5 2 0 0], L_000002148daab780, L_000002148daac088;
L_000002148db04950 .array/port v000002148da9b820, L_000002148db04810;
L_000002148db04810 .concat [ 5 2 0 0], L_000002148daa98e0, L_000002148daac0d0;
S_000002148d99dc50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002148d9b1c90;
 .timescale 0 0;
v000002148d9fdf70_0 .var/i "i", 31 0;
S_000002148d99dde0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002148da39c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002148da30820 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002148da2c9c0 .functor NOT 1, v000002148da24810_0, C4<0>, C4<0>, C4<0>;
v000002148da9b8c0_0 .net *"_ivl_0", 0 0, L_000002148da2c9c0;  1 drivers
v000002148da9a380_0 .net "in1", 4 0, L_000002148daa98e0;  alias, 1 drivers
v000002148da9ba00_0 .net "in2", 4 0, L_000002148daa9ca0;  alias, 1 drivers
v000002148da9bc80_0 .net "out", 4 0, L_000002148db03af0;  alias, 1 drivers
v000002148da9bd20_0 .net "s", 0 0, v000002148da24810_0;  alias, 1 drivers
L_000002148db03af0 .functor MUXZ 5, L_000002148daa9ca0, L_000002148daa98e0, L_000002148da2c9c0, C4<>;
S_000002148d9e6a50 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002148da39c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002148da30460 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002148db0a500 .functor NOT 1, v000002148da25530_0, C4<0>, C4<0>, C4<0>;
v000002148da9b640_0 .net *"_ivl_0", 0 0, L_000002148db0a500;  1 drivers
v000002148da9aba0_0 .net "in1", 31 0, v000002148da9a420_0;  alias, 1 drivers
v000002148da9ace0_0 .net "in2", 31 0, v000002148daa3a00_0;  alias, 1 drivers
v000002148da9ab00_0 .net "out", 31 0, L_000002148db09170;  alias, 1 drivers
v000002148da9ad80_0 .net "s", 0 0, v000002148da25530_0;  alias, 1 drivers
L_000002148db09170 .functor MUXZ 32, v000002148daa3a00_0, v000002148da9a420_0, L_000002148db0a500, C4<>;
S_000002148d9e6be0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002148da39c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002148d996af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002148d996b28 .param/l "AND" 0 9 12, C4<0010>;
P_000002148d996b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000002148d996b98 .param/l "OR" 0 9 12, C4<0011>;
P_000002148d996bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002148d996c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000002148d996c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000002148d996c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000002148d996cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002148d996ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002148d996d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002148d996d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002148daac550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002148da9ae20_0 .net/2u *"_ivl_0", 31 0, L_000002148daac550;  1 drivers
v000002148da9b5a0_0 .net "opSel", 3 0, v000002148da24a90_0;  alias, 1 drivers
v000002148da9be60_0 .net "operand1", 31 0, L_000002148db084f0;  alias, 1 drivers
v000002148da9baa0_0 .net "operand2", 31 0, L_000002148db03eb0;  alias, 1 drivers
v000002148da9a420_0 .var "result", 31 0;
v000002148da9b6e0_0 .net "zero", 0 0, L_000002148db08310;  alias, 1 drivers
E_000002148da2ff60 .event anyedge, v000002148da24a90_0, v000002148da9be60_0, v000002148da258f0_0;
L_000002148db08310 .cmp/eq 32, v000002148da9a420_0, L_000002148daac550;
S_000002148d996da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002148da39c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002148da4ea10 .param/l "RType" 0 4 2, C4<000000>;
P_000002148da4ea48 .param/l "add" 0 4 5, C4<100000>;
P_000002148da4ea80 .param/l "addi" 0 4 8, C4<001000>;
P_000002148da4eab8 .param/l "addu" 0 4 5, C4<100001>;
P_000002148da4eaf0 .param/l "and_" 0 4 5, C4<100100>;
P_000002148da4eb28 .param/l "andi" 0 4 8, C4<001100>;
P_000002148da4eb60 .param/l "beq" 0 4 10, C4<000100>;
P_000002148da4eb98 .param/l "bne" 0 4 10, C4<000101>;
P_000002148da4ebd0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002148da4ec08 .param/l "j" 0 4 12, C4<000010>;
P_000002148da4ec40 .param/l "jal" 0 4 12, C4<000011>;
P_000002148da4ec78 .param/l "jr" 0 4 6, C4<001000>;
P_000002148da4ecb0 .param/l "lw" 0 4 8, C4<100011>;
P_000002148da4ece8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002148da4ed20 .param/l "or_" 0 4 5, C4<100101>;
P_000002148da4ed58 .param/l "ori" 0 4 8, C4<001101>;
P_000002148da4ed90 .param/l "sgt" 0 4 6, C4<101011>;
P_000002148da4edc8 .param/l "sll" 0 4 6, C4<000000>;
P_000002148da4ee00 .param/l "slt" 0 4 5, C4<101010>;
P_000002148da4ee38 .param/l "slti" 0 4 8, C4<101010>;
P_000002148da4ee70 .param/l "srl" 0 4 6, C4<000010>;
P_000002148da4eea8 .param/l "sub" 0 4 5, C4<100010>;
P_000002148da4eee0 .param/l "subu" 0 4 5, C4<100011>;
P_000002148da4ef18 .param/l "sw" 0 4 8, C4<101011>;
P_000002148da4ef50 .param/l "xor_" 0 4 5, C4<100110>;
P_000002148da4ef88 .param/l "xori" 0 4 8, C4<001110>;
v000002148da9aec0_0 .var "PCsrc", 1 0;
v000002148da9b140_0 .net "excep_flag", 0 0, o000002148da51888;  alias, 0 drivers
v000002148da9b1e0_0 .net "funct", 5 0, L_000002148daaa1a0;  alias, 1 drivers
v000002148da9b320_0 .net "opcode", 5 0, L_000002148daa9e80;  alias, 1 drivers
v000002148da9a740_0 .net "operand1", 31 0, L_000002148da2be60;  alias, 1 drivers
v000002148da9b3c0_0 .net "operand2", 31 0, L_000002148db03eb0;  alias, 1 drivers
v000002148da9b780_0 .net "rst", 0 0, v000002148daab640_0;  alias, 1 drivers
E_000002148da308a0/0 .event anyedge, v000002148da24b30_0, v000002148da9b140_0, v000002148da255d0_0, v000002148da9b960_0;
E_000002148da308a0/1 .event anyedge, v000002148da258f0_0, v000002148da252b0_0;
E_000002148da308a0 .event/or E_000002148da308a0/0, E_000002148da308a0/1;
S_000002148d9cae80 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000002148da39c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002148da9bbe0 .array "DataMem", 0 1023, 31 0;
v000002148da9a100_0 .net "address", 31 0, v000002148da9a420_0;  alias, 1 drivers
v000002148da9a1a0_0 .net "clock", 0 0, L_000002148d9ea450;  1 drivers
v000002148da9a240_0 .net "data", 31 0, L_000002148da2c2c0;  alias, 1 drivers
v000002148daa4720_0 .var/i "i", 31 0;
v000002148daa3a00_0 .var "q", 31 0;
v000002148daa3fa0_0 .net "rden", 0 0, v000002148da24db0_0;  alias, 1 drivers
v000002148daa44a0_0 .net "wren", 0 0, v000002148da24270_0;  alias, 1 drivers
E_000002148da30060 .event posedge, v000002148da9a1a0_0;
S_000002148d9cb010 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002148da39c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002148da2fda0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002148daa4d60_0 .net "PCin", 31 0, L_000002148db044f0;  alias, 1 drivers
v000002148daa4040_0 .var "PCout", 31 0;
v000002148daa3500_0 .net "clk", 0 0, L_000002148da2bc30;  alias, 1 drivers
v000002148daa4cc0_0 .net "rst", 0 0, v000002148daab640_0;  alias, 1 drivers
    .scope S_000002148d996da0;
T_0 ;
    %wait E_000002148da308a0;
    %load/vec4 v000002148da9b780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002148da9aec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002148da9b140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002148da9aec0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002148da9b320_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002148da9a740_0;
    %load/vec4 v000002148da9b3c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002148da9b320_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002148da9a740_0;
    %load/vec4 v000002148da9b3c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002148da9b320_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002148da9b320_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002148da9b320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002148da9b1e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002148da9aec0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002148da9aec0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002148d9cb010;
T_1 ;
    %wait E_000002148da302e0;
    %load/vec4 v000002148daa4cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002148daa4040_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002148daa4d60_0;
    %assign/vec4 v000002148daa4040_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002148d9b1b00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002148d9fe970_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002148d9fe970_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002148d9fe970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %load/vec4 v000002148d9fe970_0;
    %addi 1, 0, 32;
    %store/vec4 v000002148d9fe970_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da25710, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002148d9b45f0;
T_3 ;
    %wait E_000002148da30720;
    %load/vec4 v000002148da24b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002148da24ef0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002148da24310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002148da24270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002148da25530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002148da24db0_0, 0;
    %assign/vec4 v000002148da24810_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002148da24ef0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002148da24a90_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002148da241d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002148da24310_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002148da24270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002148da25530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002148da24db0_0, 0, 1;
    %store/vec4 v000002148da24810_0, 0, 1;
    %load/vec4 v000002148da255d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24ef0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24310_0, 0;
    %load/vec4 v000002148da252b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002148da24810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da25530_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da24270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002148da241d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002148da24a90_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002148d9b1c90;
T_4 ;
    %wait E_000002148da302e0;
    %fork t_1, S_000002148d99dc50;
    %jmp t_0;
    .scope S_000002148d99dc50;
t_1 ;
    %load/vec4 v000002148da9b500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002148d9fdf70_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002148d9fdf70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002148d9fdf70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9b820, 0, 4;
    %load/vec4 v000002148d9fdf70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002148d9fdf70_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002148da9bf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002148da9a600_0;
    %load/vec4 v000002148da9a560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9b820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9b820, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002148d9b1c90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002148d9b1c90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002148da9bb40_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002148da9bb40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002148da9bb40_0;
    %ix/getv/s 4, v000002148da9bb40_0;
    %load/vec4a v000002148da9b820, 4;
    %ix/getv/s 4, v000002148da9bb40_0;
    %load/vec4a v000002148da9b820, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002148da9bb40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002148da9bb40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002148d9e6be0;
T_6 ;
    %wait E_000002148da2ff60;
    %load/vec4 v000002148da9b5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002148da9be60_0;
    %load/vec4 v000002148da9baa0_0;
    %add;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002148da9be60_0;
    %load/vec4 v000002148da9baa0_0;
    %sub;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002148da9be60_0;
    %load/vec4 v000002148da9baa0_0;
    %and;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002148da9be60_0;
    %load/vec4 v000002148da9baa0_0;
    %or;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002148da9be60_0;
    %load/vec4 v000002148da9baa0_0;
    %xor;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002148da9be60_0;
    %load/vec4 v000002148da9baa0_0;
    %or;
    %inv;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002148da9be60_0;
    %load/vec4 v000002148da9baa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002148da9baa0_0;
    %load/vec4 v000002148da9be60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002148da9be60_0;
    %ix/getv 4, v000002148da9baa0_0;
    %shiftl 4;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002148da9be60_0;
    %ix/getv 4, v000002148da9baa0_0;
    %shiftr 4;
    %assign/vec4 v000002148da9a420_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002148d9cae80;
T_7 ;
    %wait E_000002148da30060;
    %load/vec4 v000002148daa3fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002148da9a100_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002148da9bbe0, 4;
    %assign/vec4 v000002148daa3a00_0, 0;
T_7.0 ;
    %load/vec4 v000002148daa44a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002148da9a240_0;
    %ix/getv 3, v000002148da9a100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002148d9cae80;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002148da9bbe0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002148d9cae80;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002148daa4720_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002148daa4720_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002148daa4720_0;
    %load/vec4a v000002148da9bbe0, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000002148daa4720_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002148daa4720_0;
    %addi 1, 0, 32;
    %store/vec4 v000002148daa4720_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002148da39c60;
T_10 ;
    %wait E_000002148da302e0;
    %load/vec4 v000002148daab3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002148daa8b00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002148daa8b00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002148daa8b00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002148da38bb0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002148daaa920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002148daab640_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002148da38bb0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002148daaa920_0;
    %inv;
    %assign/vec4 v000002148daaa920_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002148da38bb0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002148daab640_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002148daab640_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002148daa9de0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
