// Seed: 3622003009
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_4;
  parameter id_5 = -1;
  assign id_1 = 1;
  wire id_6;
  wire id_7;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1
);
  logic id_3 = -1;
  assign id_1 = id_3;
  always id_1 <= id_3 <-> id_3;
  localparam id_4 = -1 + 1 != 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  bit id_5;
  initial
    if (-1) @* return id_5;
    else id_3 <= id_5;
endmodule
