Loading db file '/usr/local/eda/synLibs/asap7/7nm/db/asap7.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : rca_pipelined
Version: T-2022.03-SP5
Date   : Wed May 17 11:24:10 2023
****************************************


Library(s) Used:

    asap7 (File: /usr/local/eda/synLibs/asap7/7nm/db/asap7.db)


Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top


Global Operating Voltage = 0.7  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
rca_pipelined                          1.17e-02 3.88e-02 8.07e+03 5.06e-02 100.0
  second_stage (irca_width2_1)         1.61e-04 2.46e-04  664.423 4.08e-04   0.8
    fas[1].fa (fulladder_1)            6.97e-05 1.21e-04  332.149 1.91e-04   0.4
    fas[0].fa (fulladder_2)            9.14e-05 1.25e-04  332.274 2.17e-04   0.4
  first_stage (irca_width2_0)          5.77e-04 8.85e-04  685.445 1.46e-03   2.9
    fas[1].fa (fulladder_3)            2.79e-04 4.63e-04  343.838 7.43e-04   1.5
    fas[0].fa (fulladder_0)            2.97e-04 4.21e-04  341.607 7.19e-04   1.4
1
