{"nbformat_minor": 2, "cells": [{"source": "# CGARMv8\n\n## General Changes\nThis codegen file is derived from CGMips and implements the majority of the codegen procedures in proper ARMv8 assembly. The assembly is currently structured and validated by assembling with a GCC version compiled for AArch64 with the \nThe out.S file must have main be the first label within the file for proper execution with Unicorn. The codegen changes were quite complex requiring a large portion to be modified to support all of the test cases from P0test.py (found in our git repo). While minor changes were required in P0.py, the vast majority of changes occurred in the codegen.\n>aarch64-linux-gnu-gcc -static out.S -o out\n\n>aarch64-linux-gnu-objdump -d out.o > out.dis\n\nNext the out.dis file must be scrubbed of any code GCC added. Any lines before main can be safely removed, similar with any after the last line which matches that of out.S.\n\nFinally, running the code in Unicorn with\n>python opcode_scraper.py out.dis | python unicron.py > out.log\n\nAny writes will be output to stderr while excessive debugging information is printed to stdout which may safely logged to a file in case of an error.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "\"\"\"\nPascal0 Code Generator for ARMv8, Emil Sekerinski, Gabriel Dalimonte, Gavin Johnson, March 2017.\nUsing delayed code generation for a one-pass compiler. The types of symbol\ntable entries for expressions, Var, Ref, Const, are extended by two more\ntypes Reg for expression results in a register, and Cond, for short-circuited\nBoolean expressions with two branch targets.\n\"\"\"\n\nimport SC  #  used for SC.error\nfrom SC import TIMES, DIV, MOD, AND, PLUS, MINUS, OR, EQ, NE, LT, GT, LE, \\\n     GE, NOT, mark\nfrom ST import Var, Ref, Const, Type, Proc, StdProc, Int, Bool, Array\n\n# w31's value is context dependent based on the instruction\n# FP, SP, and LNK need to be x reg since we're dealing with a 64-bit memory space\nZR = 'wzr'; FP = 'x29'; SP = 'sp'; LNK = 'x30'  # reserved registers\n\nclass Reg:\n    \"\"\"\n    For integers or booleans stored in a register;\n    register can be $0 for constants '0' and 'false'\n    \"\"\"\n    def __init__(self, tp, reg):\n        self.tp, self.reg = tp, reg\n\nclass Cond:\n    \"\"\"\n    For a boolean resulting from comparing left and right by cond:\n    left, right are either registers or constants, but one has to be a register;\n    cond is one of 'EQ', 'NE', 'LT', 'GT', 'LE', 'GE';\n    labA, labB are lists of branch targets for when the result is true or false\n    if right is $0, then cond 'EQ' and 'NE' can be used for branching depending\n    on register left.\n    \"\"\"\n    count = 0\n    def __init__(self, cond, left, right):\n        self.tp, self.cond, self.left, self.right = Bool, cond, left, right\n        self.labA = ['.C' + str(Cond.count)]; Cond.count += 1\n        self.labB = ['.C' + str(Cond.count)]; Cond.count += 1", "outputs": [], "metadata": {"collapsed": true}}, {"source": "## DeferredBlock\n\nDeferred blocks are a concept introduced to the compiler codegen to be able abstract the implementation of SIMD operations. SIMD operation 'bodies' are emitted as they are encountered, however if an Array is not exactly a multiple of four it is unsafe to perform an additional loop on it because it results in an out-of-bounds read and out-of-bound write modifying adjacent data. In addition to this, it is necessary to store information about the current SIMD block, including the current output register, any residual (elements which are the remainder of the Array.length/4) function bodies, loop variable, branch target and branch condition (floor(Array.length/4)). To facilitate all this information storing and allow for residual code to be deferred until the main looping block (with the SIMD instructions) is completed. To denote a completed SIMD block, a Becomes statement must be encountered. This actual use of DeferredBlock is described in more detail below where it is used. \n\nThe original purpose of DeferredBlock during the prototype stage was to defer all SIMD codegen until the Becomes, however it was realized it was not necessary as all information for the SIMD code may be generated as evaluated. Moreover, during the prototype all arrays were multiples of four resulting in no residuals being needed and thus was not considered. It made sense when completing the project that DeferredBlock be pivoted and used for residuals.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "class DeferredBlock:\n    \"\"\"\n    Builds a deferred block which will allow for deferred cvode generation\n    of array operations to have a desitnation register.\n    The notion is the concept of a deferred block chain\n    For the current use of deferred blocks (for SIMD) bunching\n    the deferred assignment generates the loop prologue and epilogue\n    Then each func in function chain is called appending the actions\n    of the previous. The return from func is the output register\n    \"\"\"\n    def __init__(self, tp, func, i, reg, bc, tar):\n        self.func = [func]\n        self.tp = tp\n        self.i = i\n        self.reg = reg\n        self.bc = bc\n        self.tar = tar\n\n# curlev is the current level of nesting of procedures\n# regs is the set of available registers for expression evaluation\n# asm is a list of triples; each triple consists of three strings\n# - a label\n# - an instruction, possibly with operands\n# - a target (for branch and jump instructions)\n# each of them can be the empty string\n\ndef obtainReg():\n    if len(regs) == 0: mark('out of registers'); return ZR\n    else: return regs.pop()\n    ", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### ObtainVectorReg\nContains a list of unused SIMD registers which may be used. ", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def obtainVectorReg():\n    if len(vregs) == 0: mark('out of SIMD registers'); return ZR\n    else: return vregs.pop()", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### ReleaseReg\nReleases a register (of any type) back to the appropriate list. Removes the need for separate release functions.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def releaseReg(r):\n    if r not in (ZR, SP, FP, LNK): (regs if r[0] == 'w' or r[0] == 'x' else vregs).add(r)\n\ndef putLab(lab, instr = ''):\n    \"\"\"Emit label lab with optional instruction; lab may be a single\n    label or a list of labels\"\"\"\n    if type(lab) == list:\n        for l in lab[:-1]: asm.append((l, '', ''))\n        asm.append((lab[-1], instr, ''))\n    else: asm.append((lab, instr, ''))\n\ndef putInstr(instr, target = ''):\n    \"\"\"Emit an instruction\"\"\"\n    asm.append(('', instr, target))", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### put\nput was simplified for the final project by allowing a dynamic number of operands for instructions using Python variadic arguments. This allowed prototype codegen to be simplified and merge put2 and put4 under the put name. ", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def put(op, a, b, *args):\n    \"\"\"Emit instruction op with three operands, a, b, args\"\"\"\n    c = ''\n    for i in args:\n        c += ', ' + str(i)\n    putInstr(op + ' ' + a + ', ' + str(b) + c)\n\ndef putB(op, a, b, c):\n    putInstr(op + ' ' + a + ', ' + str(b), str(c))", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### putM\nputM has been redesigned to support multiple register arguments and optionally an immediate which is properly formatted for out.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def putM(op, a, b, c=ZR):\n    \"\"\"Emit load/store instruction at location or register b + offset or register c\"\"\"\n    if b == ZR:\n        b = c\n        c = ZR\n    b_rep = 'x' + b[1:] if b != SP else b\n    if c == ZR:\n        putInstr(op + ' ' + a + ', [' + b_rep + ']')\n    else:\n        if type(c) == int:\n            prefix = \"#\"\n            c = str(c)\n        else:\n            prefix = ''\n            c = 'x' + c[1:] if c != SP else c\n        putInstr(op + ' ' + a + ', [' + b_rep + ', ' + prefix + c + ']')", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### testRange\nARMv8 supports a wide range of immediates through immediate bit shifting when loading them. To keep everything simple for the codegen only immediates which could fit in the usual 12-bits are accepted. ", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def testRange(x):\n    \"\"\"Check if x is suitable for immediate addressing\"\"\"\n    # This is kept simple. Although AArch64 may support >12 bit immediate through shifting,\n    # it is assumed that will not occur. Similarly, an immediate may be generated which is\n    # negative by swapping the instruction.\n    if x.val >= 0x0FFF or x.val < 0: mark('value too large')", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### loadAddressOfLabel\nIt is quite common to load the address of a label. For instance to look up an element in an Array, the base label address must be loaded first. In ARMv8, it is necessary to load the label in two steps. The first step is to load the high 20-bits of the PC-relative address to the label and add the low 12-bits of that address to the same register of the high 20-bits.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def loadAddressOfLabel(x, r=None):\n    s = obtainReg()\n    put('adrp', 'x' + s[1:], x)\n    put('add', s, s, ':lo12:' + x)\n    if r is not None:\n        put('add', r, r, s)\n        releaseReg(s)\n        s = r\n    return s", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### loadItemReg\nThe method was updated to use ARMv8 instructions and be able to load from the address of a combination of registers or a register and immediate.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def loadItemReg(x, r):\n    \"\"\"Assuming item x is Var, Const, or Reg, loads x into register r\"\"\"\n    if type(x) == Var:\n        if type(x.adr) == str:\n            s = loadAddressOfLabel(x.adr)\n            putM('ldr', r, x.reg, s); releaseReg(s); releaseReg(x.reg)\n        elif type(x.adr) == int:\n            putM('ldr', r, x.reg, x.adr)\n            #putInstr('ldr ' + r + ', [' + x.reg + ', #'+ str(x.adr) + ']')\n            releaseReg(x.reg)\n    elif type(x) == Const:\n        testRange(x); put('mov', r, '#' + str(x.val))\n    elif type(x) == Reg: # move to register r\n        put('mov', r, x.reg)\n    else: assert False\n\ndef loadItem(x):\n    \"\"\"Assuming item x is Var or Const, loads x into a new register and\n    returns a new Reg item\"\"\"\n    if type(x) == Const and x.val == 0: r = ZR # use ZR for \"0\"\n    else: r = obtainReg(); loadItemReg(x, r)\n    return Reg(x.tp, r)\n\ndef loadBool(x):\n    \"\"\"Assuming x is Var or Const and x has type Bool, loads x into a\n    new register and returns a new Cond item\"\"\"\n    # improve by allowing c.left to be a constant\n    if type(x) == Const and x.val == 0: r = ZR # use ZR for \"false\"\n    else: r = obtainReg(); loadItemReg(x, r)\n    c = Cond(NE, r, ZR)\n    return c", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### putOp\nputOp is extended to take an optional keyword argument of 'imm' which is a boolean indicating if the cd (opcode) supports an immediate operand. This is used to prevent the Const short circuit for instructions such as mul and sdiv which do not support immediate operands.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def putOp(cd, x, y, **kwargs):\n    \"\"\"For operation op with mnemonic cd, emit code for x op y, assuming\n    x, y are Var, Const, Reg\"\"\"\n    if type(x) != Reg: x = loadItem(x)\n    if x.reg == ZR: x.reg, r = obtainReg(), ZR\n    else: r = x.reg # r is source, x.reg is destination\n    if type(y) == Const and (('imm' in kwargs and kwargs['imm']) or 'imm' not in kwargs):\n        testRange(y); put(cd, r, x.reg, '#' + str(y.val))\n    else:\n        if type(y) != Reg: y = loadItem(y)\n        put(cd, x.reg, r, y.reg); releaseReg(y.reg)\n    return x\n\ndef assembly(l, i, t):\n    \"\"\"Convert label l, instruction i, target t to assembly format\"\"\"\n    return (l + ':\\t' if l else '\\t') + i + (', ' + t if t else '')\n\n# public functions\n\ndef init():\n    \"\"\"initializes the code generator\"\"\"\n    global asm, curlev, regs, vregs\n    asm, curlev = [], 0\n    regs = {('w' + str(i)) for i in range(9,16)}\n    vregs = {('v' + str(i)) for i in range(31)}\n                                \ndef genRec(r):\n    \"\"\"Assuming r is Record, determine fields offsets and the record size\"\"\"\n    s = 0\n    for f in r.fields:\n        f.offset, s = s, s + f.tp.size\n    r.size = s\n    return r\n\ndef genArray(a):\n    \"\"\"Assuming r is Array, determine its size\"\"\"\n    # adds size\n    a.size = a.length * a.base.size\n    return a", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genLocalVars\ngenLocalVars has been updated to account for the stack layout of ARMv8 which requires the stack look like", "cell_type": "markdown", "metadata": {}}, {"source": "   |-------------------------|  \n   |    prev stack frame     |  \n   |-------------------------|  \n   |           FP            |  \n   |           LNK           |  \n   |-------------------------| FP  \n   |     cur stack frame     |  \n   |-------------------------| SP  \n   where the addresses of FP and SP are 16-byte aligned.", "cell_type": "raw", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genLocalVars(sc, start):\n    \"\"\"For list sc of local variables, starting at index start, determine the\n    $fp-relative addresses of variables\"\"\"\n    s = 0 # local block size\n    for i in range(start, len(sc)):\n        if type(sc[i]) == Var:\n            s = s + sc[i].tp.size\n            sc[i].adr = - s - 16\n    return s\n\ndef genGlobalVars(sc, start):\n    \"\"\"For list sc of global variables, starting at index start, determine the\n    address of each variable, which is its name with a trailing _\"\"\"\n    for i in range(len(sc) - 1, start - 1, - 1):\n        if type(sc[i]) == Var:\n            sc[i].adr = sc[i].name + '_'\n            putLab(sc[i].adr, '.space ' + str(sc[i].tp.size))\n\ndef progStart():\n    putInstr('.data')\n\ndef progEntry(ident):\n    putInstr('.text')\n    putInstr('.global main')\n    #putInstr('.entry')\n    putLab('main')", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### progExit\nMajor work to be done on this method. Syscall has been added for ARMv8 to exit the program at the end of main. The syscall conventions are that of ARM Linux. The syscall table that was used as a reference may be found under References of the Report file.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def progExit(x):\n    put('mov', 'w8', '#93')  # w8 for exit\n    put('mov', 'w0', 'wzr')  # w0 is exit code\n    putInstr('svc #0')\n    putInstr(\"nop\")\n    #putInstr('li $v0, 10')\n    #putInstr('syscall')\n    #putInstr('.end main')\n    return '\\n'.join(assembly(l, i, t) for (l, i, t) in asm)\n        \ndef procStart():\n    global curlev, parblocksize\n    curlev = curlev + 1\n    putInstr('.text')", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genFormalParams\ngenFormalParams has been updated to conform with ARMv8 stack conventions of being 16-byte aligned and thus creates the appropriate stack space (plus padding) necessary to store all args for procedure calls.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genFormalParams(sc):\n    \"\"\"For list sc with formal procedure parameters, determine the $fp-relative\n    address of each parameters; each parameter must be type integer, boolean\n    or must be a reference parameter\"\"\"\n    # Stack is 16-byte aligned, so calculate the needed padding\n    s = 16-len(sc)*4 &0xF # parameter block size\n    for p in reversed(sc):\n        if p.tp == Int or p.tp == Bool or type(p) == Ref:\n            p.adr, s = s, s + 4\n        else: mark('no structured value parameters')\n    return s", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genProcEntry\ngenProcEntry has been updated to create a new stack frame. This includes setting FP to the base of the new stack frame and making room for the procedures local variables ensuring that SP is 16-byte aligned. The stack requirements themselves are outlined in Reference (1) in the Report file.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genProcEntry(ident, parsize, localsize):\n    \"\"\"Declare procedure name, generate code for procedure entry\"\"\"\n    putInstr('.global ' + ident)        # global declaration directive\n    putLab(ident)                      # procedure entry label\n    # TODO: AArch64 calling conventions\n    #putM('sw', FP, SP, - parsize - 4)  # push frame pointer\n    #putM('sw', LNK, SP, - parsize - 8) # push return address\n    # TODO: Handle reg passed values\n    # TODO: Par size is set in caller\n    put('mov', FP, SP)  # Set new FP\n    put('sub', SP, FP, '#' + str((localsize+0xF)&~0xF))  # set stack pointer making room for locals\n\ndef genProcExit(x, parsize, localsize): # generates return code\n    global curlev\n    curlev = curlev - 1\n    put('mov', SP, FP)  # Locals out of scope\n    putInstr(\"ret\")", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genSelect\ngenSelect has had minor updates to support the way labels are loaded under ARMv8 and CGARMv8.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genSelect(x, f):\n    # x.f, assuming y is name in one of x.fields\n    x.tp = f.tp\n    if type(x) != Reg:\n        if type(x.adr) == int:\n            x.adr += f.offset\n            if x.reg != ZR:\n                s = x.reg\n            else:\n                s = obtainReg()\n            put('add', s, s, '#' + str(x.adr))\n            x = Reg(x.tp, s)\n        else:\n            s = loadAddressOfLabel(x.adr)\n            put('add', s, s, '#' + str(f.offset))\n            x = Reg(x.tp, s)\n    else:\n        put('add', x.reg, x.reg, '#' + str(f.offset))\n    return x", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genIndex\ngenIndex has had major changes to it. It has been updated to support ARMv8 label loading similar to genSelect and enhanced to calculate the address of an index more efficiently using instructions such as MADD which performs a multiplication and addition as a single instruction. ", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genIndex(x, y):\n    # x[y], assuming x is ST.Var or ST.Ref, x.tp is ST.Array, y.tp is ST.Int\n    # assuming y is Const and y.val is valid index, or Reg integer\n    if type(y) == Const and type(x) != Reg:\n        offset = (y.val - x.tp.lower) * x.tp.base.size\n        if type(x.adr) == int:\n            x.adr += offset\n            if x.reg != ZR:\n                s = x.reg\n            else:\n                s = obtainReg()\n            put('add', s, s, '#' + str(x.adr))\n            x = Reg(x.tp, s)\n        else:\n            s = loadAddressOfLabel(x.adr)\n            put('add', s, s, '#' + str(offset))\n            x = Reg(x.tp, s)\n        #x.adr = x.adr + (offset if type(x.adr) == int else '+' + str(offset))\n    else:\n        if type(x) != Reg:\n            if type(x.adr) == str:\n                x = Reg(x.tp, loadAddressOfLabel(x.adr))\n            else:\n                if x.reg != ZR:\n                    s = x.reg\n                else:\n                    s = obtainReg()\n                put('add', s, s, '#' + str(x.adr))\n                x = Reg(x.tp, s)\n        if type(y) != Reg: y = loadItem(y)\n        put('sub', y.reg, y.reg, '#' + str(x.tp.lower))\n        r = obtainReg()\n        put('mov', r, '#' + str(x.tp.base.size))\n        if x.reg != ZR:\n            put('madd', y.reg, r, y.reg, x.reg); releaseReg(x.reg)\n        else:\n            put('mul', y.reg, y.reg, r)\n        releaseReg(r)\n        x.reg = y.reg\n    x.tp = x.tp.base\n    return x", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genVar\nIn addition to being updated with ARMv8 instructions, genVar has been updated to compute the address of local procedure variables on the stack relative to FP and the 16-bytes between successive stack frames.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genVar(x):  # TODO, ref is in mem, need offset from FP to get arg to load TODO TODO\n    # assuming x is ST.Var, ST.Ref, ST.Const\n    # for ST.Const: no code, x.val is constant\n    # for ST.Var: x.reg is FP for local, 0 for global vars,\n    #   x.adr is relative or absolute address\n    # for ST.Ref: address is loaded into register\n    # returns ST.Var, ST.Const\n    if type(x) == Const: y = x\n    else:\n        if x.lev == 0: s = ZR\n        elif x.lev == curlev: s = FP\n        else: mark('level!'); s = ZR\n        y = Var(x.tp); y.lev = x.lev\n        if type(x) == Ref: # reference is loaded into register relative to SP\n            r = obtainReg()\n            #putInstr(\"ldr \" + r + \", [\" + s + \", #\" + str(x.adr+16) +\"]\")\n            putM('ldr', r, s, x.adr+16)\n            y.reg, y.adr = r, 0\n        elif type(x) == Var:\n            y.reg, y.adr = FP if s != ZR else ZR, x.adr\n            if type(y.adr) == int and y.reg == FP:\n                y.adr += 16 # 16 for gap between FP and FP' and LNK'\n            #print(y.reg)\n            #print(y.adr)\n        else: y = x # error, pass dummy item\n    return y\n\ndef genConst(x):\n    # assumes x is ST.Const\n    return x", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genUnaryOp\ngenUnaryOp has had instructions updated for ARMv8. Additionally, cmp instructions have been added because branch operations on ARM do not do comparisons, they check the flags register similar to x86 to decide which branch to take.", "cell_type": "markdown", "metadata": {}}, {"execution_count": 1, "cell_type": "code", "source": "def genUnaryOp(op, x):\n    \"\"\"If op is MINUS, NOT, x must be an Int, Bool, and op x is returned.\n    If op is AND, OR, x is the first operand (in preparation for the second\n    operand\"\"\"\n    if op == MINUS: # subtract from 0\n        if type(x) == Var: x = loadItem(x)\n        put('neg', x.reg, x.reg)\n    elif op == NOT: # switch condition and branch targets, no code\n        if type(x) != Cond: x = loadBool(x)\n        x.cond = negate(x.cond); x.labA, x.labB = x.labB, x.labA\n    elif op == AND: # load first operand into register and branch\n        if type(x) != Cond: x = loadBool(x)\n        #putB(condOp(negate(x.cond)), x.left, x.right, x.labA[0])\n        put('cmp', x.left, x.right)\n        putInstr(condOp(negate(x.cond)) + \" \" + x.labA[0])\n        releaseReg(x.left); releaseReg(x.right); putLab(x.labB)\n    elif op == OR: # load first operand into register and branch\n        if type(x) != Cond: x = loadBool(x)\n        #putB(condOp(x.cond), x.left, x.right, x.labB[0])\n        put('cmp', x.left, x.right)\n        putInstr(condOp(x.cond) + \" \" + x.labB[0])\n        releaseReg(x.left); releaseReg(x.right); putLab(x.labA)\n    else: assert False\n    return x", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### getBinaryOp\ngenBinaryOp now properly indicates to putOp that mul and sdiv do not support immediate operands. Additionally, a valid mod implementation is present. Mod can be calculated (as mentioned in Reference (2)) using an sdiv and msub. sdiv is signed integer division and msub is multiply subtract. By performing signed division between the operands the quotient is calculated. By multiplying the quotient and the divisor and subtracting it from the dividend the remainder is effectively calculated.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genBinaryOp(op, x, y):\n    \"\"\"assumes x.tp == Int == y.tp and op is TIMES, DIV, MOD\n    or op is AND, OR\"\"\"\n    if op == PLUS: y = putOp('add', x, y)\n    elif op == MINUS: y = putOp('sub', x, y)\n    elif op == TIMES: y = putOp('mul', x, y, imm=False)\n    elif op == DIV: y = putOp('sdiv', x, y, imm=False)\n    elif op == MOD:\n        q = putOp('sdiv', x, y)  # Generates quotient\n        # y and x are relased at this point. BOTH need to be loaded into\n        # Reg because msub does NOT take imm operands.\n        x = loadItem(x)\n        x = loadItem(y)\n        put('msub', q, q, y, x)\n        releaseReg(y)\n        releaseReg(x)\n        y = q\n    elif op == AND: # load second operand into register \n        if type(y) != Cond: y = loadBool(y)\n        y.labA += x.labA # update branch targets\n    elif op == OR: # load second operand into register\n        if type(y) != Cond: y = loadBool(y)\n        y.labB += x.labB # update branch targets\n    else: assert False\n    return y\n\ndef negate(cd):\n    \"\"\"Assume cd in {EQ, NE, LT, LE, GT, GE}, return not cd\"\"\"\n    return NE if cd == EQ else \\\n           EQ if cd == NE else \\\n           GE if cd == LT else \\\n           GT if cd == LE else \\\n           LE if cd == GT else \\\n           LT\n\ndef condOp(cd):\n    \"\"\"Assumes cd in {EQ, NE, LT, LE, GT, GE}, return instruction mnemonic\"\"\"\n    return 'beq' if cd == EQ else \\\n           'bne' if cd == NE else \\\n           'blt' if cd == LT else \\\n           'ble' if cd == LE else \\\n           'bgt' if cd == GT else \\\n           'bge'\n\ndef genRelation(cd, x, y):\n    \"\"\"Assumes x, y are Int and cd is EQ, NE, LT, LE, GT, GE;\n    x and y cannot be both constants; return Cond for x cd y\"\"\"\n    if type(x) != Reg: x = loadItem(x)\n    if type(y) != Reg: y = loadItem(y)\n    return Cond(cd, x.reg, y.reg)", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genAssign\ngenAssign includes a cmp for a similar reason to update the flags before performing a jump. genAssign has been updated to handle the CGARMv8 address loading. For clarity, genAssign does not include assignment as the result of an SIMD operation, genDeferredAssign performs that operation. ", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "assignCount = 0\n\ndef genAssign(x, y):\n    \"\"\"Assume x is Var, generate x := y\"\"\"\n    global assignCount, regs\n    if type(y) == Cond:\n        #putB(condOp(negate(y.cond)), y.left, y.right, y.labA[0])\n        put('cmp', y.left, y.right)\n        putInstr(condOp(negate(y.cond)) + \" \" + y.labA[0])\n        releaseReg(y.left); releaseReg(y.right); r = obtainReg()\n        putLab(y.labB); put('mov', r, '#1') # load true\n        lab = '.A' + str(assignCount); assignCount += 1\n        putInstr('B ' + lab)\n        putLab(y.labA); put('mov', r, '#0') # load false \n        putLab(lab)\n    elif type(y) != Reg: \n        y = loadItem(y); r = y.reg\n    else: r = y.reg\n    # Need to load x to reg because of label\n    if x.reg == ZR:\n        # TODO: Int's here mean stack var\n        #print(x.adr)\n        s = loadAddressOfLabel(x.adr)\n    else:\n        s = x.reg\n    #print(x.reg)\n    #putInstr('str ' + r + ', [x' + s[1:] + ']')\n    if x.reg == FP:\n        putM('str', r, s, x.adr)\n    else:\n        putM('str', r, s)\n    releaseReg(s) \n    releaseReg(r)", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genActualPara\ngenActualPara has been updated to handle CGARMv8's address loading.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genActualPara(ap, fp, n):  # TODO\n    \"\"\"Pass parameter, ap is actual parameter, fp is the formal parameter,\n    either Ref or Var, n is the parameter number\"\"\"\n    if type(fp) == Ref and type(ap) != Reg:  #  reference parameter, assume p is Var\n        if ap.adr != 0:  #  load address in register\n            r = loadAddressOfLabel(ap.adr)\n        else: r = ap.reg  #  address already in register\n        #putInstr('str ' + r + ', [' + SP + ', #' + str(-16 - 4*(n+1)) + ']')  # -16 for the padding between frames\n        putM('str', r, SP,  - 4*(n+1))\n        releaseReg(r)\n    elif type(ap) == Reg:\n        putM('str', ap.reg, SP,- 4*(n+1))\n        releaseReg(ap.reg)\n    else:  #  value parameter\n        if type(ap) != Cond:\n            if type(ap) != Reg: ap = loadItem(ap)\n            #putInstr('str ' + ap.reg + ', [' + SP + ', #' + str(-16 - 4*(n+1)) + ']') \n            putM('str', ap.reg, SP, - 4*(n+1))\n            releaseReg(ap.reg)\n        else: mark('unsupported parameter type')", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genCall\ngenCall now supports parameter passing on ARMv8 and aligning the stack pointer and frame pointer to 16-bytes. Additionally, genCall properly handles the between-stack-frames creation and destruction maintaining the frame pointer and the LNK register (return address)", "cell_type": "markdown", "metadata": {}}, {"execution_count": 2, "cell_type": "code", "source": "def genCall(pr):\n    \"\"\"Assume pr is Proc\"\"\"\n    put('sub', SP, SP, '#' + str((len(pr.par) + 0xF)&~0xF))       # Bring the set variables in to scope; end the previous stack frame; make it divisible by 0x10 rounded up\n    putInstr('stp ' + FP + \", \" + LNK + \", [\" + SP + \", #-16]!\")  # Save FP and LNK, should be before the call...\n    putInstr('bl ' + pr.name)\n    putInstr('ldp ' + FP + \", \" + LNK + \", [\" + SP  + \"], #16\")  # Load old FP and LNK\n    put('add', SP, SP, '#' + str((len(pr.par) + 0xF)&~0xF))  # Pop off args", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genRead\ngenRead has been implemented to use the arguments of the read syscall on Linux.\n\nw8 is the syscall number found through Reference (6) from Report\nw0 is the file descripter, for the sake of simplicity it is 0; stdin\nw1 is the address of the buffer to write the read data to.\nw2 is the size of the buffer pointed to by w1.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genRead(x):\n    \"\"\"Assume x is Var\"\"\"\n    \"\"\"Assume that there is a layer which converts an input integer into an equivalent 4-byte number, similar to MIPS syscall\"\"\"\n    put('mov', 'w8', '#63')  # w8 is the svc reg thing\n    put('mov', 'w0', 'wzr')  # fd\n    put('adrp', 'x1', str(x.adr))\n    put('add', 'x1', 'x1', ':lo12:' + str(x.adr))  # char*\n    put('mov', 'w2', '#4')  # len\n    putInstr('svc #0')\n    #putInstr('li $v0, 5'); putInstr('syscall')\n    #putM('sw', '$v0', x.reg, x.adr)", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genWrite\ngenWrite has been updated in a similar way to genRead. By default it sets the file descripter to write to as 1 which is stdout. Moreover it has been updated to CGARMv8's method of loading addresses and now supports writing Const values through writing it temporarily onto the stack before invoking the syscall. Additionally, register leaking has been prevented by detecting when x is a register and properly releasing the register at the end of the function call.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genWrite(x):\n    \"\"\"Assumes x is Ref, Var, Reg\"\"\"\n    \"\"\"Assume writing 4 bytes to stdout will be translated to an integer similar to the MIPS syscall\"\"\"\n    put('mov', 'w8', '#64')  # write syscall\n    put('mov', 'w0', '#1')  # fd\n    if type(x) == Var:\n        #put('adrp', 'x1', str(x.adr))\n        #put('add', 'x1', 'x1', ':lo12:' + str(x.adr))  # char*\n        if x.reg == ZR:\n            r = loadAddressOfLabel(x.adr)\n        else:\n            r = x.reg\n        put('mov', 'x1', 'x' + r[1:])\n        if x.reg == FP:\n            put('add', 'x1', 'x1', x.adr)\n        releaseReg(r)\n    elif type(x) == Reg:\n        #put('sub', SP, SP, '#16')\n        #putM('str', x.reg, SP)\n        put('mov', 'x1', ('x' + x.reg[1:]) if x.reg != SP else SP)\n        releaseReg(x.reg)\n    elif type(x) == Const:\n        put('sub', SP, SP, '#16')  # Make stack room\n        r = obtainReg();\n        put('mov', r, x.val)\n        putM('sturb', r, ZR, SP)\n        put('mov', 'x1', SP)\n        releaseReg(r)\n    put('mov', 'w2', '#4')  # len\n    putInstr('svc #0')\n    if type(x) == Const:\n        put('add', SP, SP, '#16')\n    #loadItemReg(x, '$a0'); putInstr('li $v0, 1'); putInstr('syscall')", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genWriteln\nImplements a variant of the write syscall (same syscall under the hood), by writing the newline character to the stack and invoking that to be written out.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genWriteln():\n    # Store \\n char on stack to use as buf\n    put('mov', 'w8', '#64')  # write syscall\n    put('mov', 'w0', '#1')  # fd\n    put('sub', SP, SP, '#16')  # Make stack room\n    # Place \\n on stack\n    r = obtainReg();\n    put('mov', r, '#10')\n    putM('sturb', r, ZR, SP)\n    put('mov', 'x1', SP)\n    put('mov', 'w2', '#1')  # len\n    putInstr('svc #0')\n    put('add', SP, SP, '#16')\n    releaseReg(r)\n\n    #putInstr('li $v0, 11'); putInstr(\"li $a0, '\\\\n'\"); putInstr('syscall')\n\ndef genSeq(x, y):\n    \"\"\"Assume x and y are statements, generate x ; y\"\"\"\n    pass", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genCond\nLike other code involving branching, this method has been updated to generate the cmp instruction to update the flags register before invoking the branch operation.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def genCond(x):\n    \"\"\"Assume x is Bool, generate code for branching on x\"\"\"\n    if type(x) != Cond: x = loadBool(x)\n    put('cmp', x.left, x.right)\n    putInstr(condOp(negate(x.cond)) + \" \" + x.labA[0])\n    #putB(condOp(negate(x.cond)), x.left, x.right, x.labA[0])\n    releaseReg(x.left); releaseReg(x.right); putLab(x.labB)\n    return x\n\ndef genIfThen(x, y):\n    \"\"\"Generate code for if-then: x is condition, y is then-statement\"\"\"\n    putLab(x.labA)\n\nifCount = 0\n\ndef genThen(x, y):\n    \"\"\"Generate code for if-then-else: x is condition, y is then-statement\"\"\"\n    global ifCount\n    lab = '.I' + str(ifCount); ifCount += 1\n    putInstr('b ' + lab)\n    putLab(x.labA); \n    return lab\n\ndef genIfElse(x, y, z):\n    \"\"\"Generate code of if-then-else: x is condition, y is then-statement,\n    z is else-statement\"\"\"\n    putLab(y)\n\nloopCount = 0\n\ndef genTarget():\n    \"\"\"Return target for loops with backward branches\"\"\"\n    global loopCount\n    lab = '.L' + str(loopCount); loopCount += 1\n    putLab(lab)\n    return lab\n\ndef genWhile(lab, x, y):\n    \"\"\"Generate code for while: lab is target, x is condition, y is body\"\"\"\n    putInstr('b ' + lab)\n    putLab(x.labA); ", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### putSIMDLoopPrologue\nThe method generates a loop prologue for an SIMD block. x is the input Array being operated on. It is required to determine the loop condition. Only one block may be active at once, to prevent nested subexpressions from erroneously generating additional prologues, a flag is set so only one may be generated at a time. \nThe prologue sets up a loop counter (multiples of four, representing the number of elements operated on) is initialized to zero and a \"branch condition\" is created by taking the length of the array, dividing by four and rounded down to be an even multiple of four which is within x's bounds. \n\nFinally, a DeferredBlock is created to begin accumulating the residual blocks to output when genDeferredAssign is called.\n\nIf an simd_loop is already in progress, the subexpression will get a new DeferredBlock with the first DeferredBlock's loop counter register. In this case bc and tar don't matter as it is only necessary for the first DeferredBlock which will be the one which exists during genDeferredAssign.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "simd_loop = False\nsimd_deferred_block = None\n\ndef putSIMDLoopPrologue(x):\n    global simd_loop\n    global simd_deferred_block\n    if not simd_loop:\n        inc = obtainReg()\n        bc = obtainReg()\n        put(\"mov\", inc, 'wzr')\n        length = genArray(x.tp)\n        put(\"mov\", bc, '#' + str(length.size//4-((length.size//4)&3)))  # Hack because all data types are 4 bytes\n        tar = genTarget()\n        inc_ret = Reg(Int, inc)\n        simd_deferred_block = inc_ret\n    else:\n        bc = 0\n        tar = \"\"\n    if simd_loop:\n        db = DeferredBlock(x.tp, [], simd_deferred_block, None, bc, tar)\n    else:\n        db = DeferredBlock(x.tp, [], inc_ret, None, bc, tar)\n    simd_loop = True\n    return db\n", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### loadLabelIntoVectorRegister\nA convenience method which takes a Var or Ref, along with the loop counter register name and loads the appropriate element from label x's Array into an SIMD register.\n\nLots of element loading from labels occurs in the main SIMD code.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def loadLabelIntoVectorRegister(x, idx):\n    # idx is a register\n    t = obtainVectorReg()\n    x_loc = obtainReg()\n    tmp = obtainReg()\n    put('adrp', 'x' + x_loc[1:], x.adr)\n    put('mov', tmp, '#4')\n    put('madd', x_loc, tmp, idx, x_loc)\n    put('add', x_loc, x_loc, ':lo12:' + x.adr)\n    putM('ld1', '{' + t + '.4S}', ZR, x_loc)\n    releaseReg(tmp)\n    releaseReg(x_loc)\n    return t", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### loadLabelAndSpreadIntoVectorRegister\n\nAnother convenience method. It is used to take a variable from the frontend, load it into a regular x/y register and spread it to all elements in an SIMD register. It's useful for loading a scalar into an SIMD register.", "cell_type": "markdown", "metadata": {}}, {"execution_count": null, "cell_type": "code", "source": "def loadLabelAndSpreadIntoVectorRegister(x):\n    x_loc = loadItem(x)\n    x_loc = x_loc.reg\n    scalar_op = obtainVectorReg()\n    put('dup', scalar_op + '.4S', x_loc)\n    releaseReg(x_loc)\n    return scalar_op", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### loadSingleArrayElementForSIMDOp\nThe last convenience method which takes an array name label and loads a single element into a regular w/x register. This provides a specific implementation of the genIndex method by not performing the subtraction operation or the source checks because SIMD use case of this type of load is very predictable. It is a bit of a misnomer as support for loading Var was added late in development", "cell_type": "markdown", "metadata": {}}, {"execution_count": 9, "cell_type": "code", "source": "def loadSingleArrayElementForSIMDOp(x, idx):\n    # idx is a 0 based \"traditional\" array index\n    x_loc = obtainReg()\n    t = obtainReg()\n    put('adrp', 'x' + x_loc[1:], x.adr)\n    if type(x.tp) == Array:\n        put('add', x_loc, x_loc, '#' + str(4*idx))\n    put('add', x_loc, x_loc, ':lo12:' + x.adr)\n    putM('ldr', t, x_loc)\n    releaseReg(x_loc)\n    return t", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genArrayVectorOp\nEmits SIMD instructions for the main body of an SIMD block (the looping portion). The code emitted here is fully described and requires no fixups. Additionally, adds a deferred_block for computing the operation for residual elements. This method is the realization of Array op Array instructions.\n\nThe method can be simply broken down into a few chunks. The actual workings are described inline with comments.", "cell_type": "markdown", "metadata": {}}, {"execution_count": 5, "cell_type": "code", "source": "def genArrayVectorOp(op, x, y):\n    # Ensure that a DeferredBlock exists, and that this code will be emitted inside an SIMD loop.\n    # Additionally, set ret so the working DeferredBlock is known and thus loop counter and output\n    # register from DeferredBlock are known.\n    if type(x) != DeferredBlock and type(y) != DeferredBlock:\n        ret = putSIMDLoopPrologue(x if type(x.tp) == Array else y)\n    elif type(x) == DeferredBlock:\n        ret = x\n    elif type(y) == DeferredBlock:\n        ret = y\n    # Load operands into a register, either a DeferredBlock, in which case the operand is already loaded as the .reg value\n    # of the DeferredBlock, otherwise load the needed elements from the Array\n    if type(x) == DeferredBlock:\n        iterate = x.i\n        t = x.reg\n    elif type(x.tp) == Array:\n        t = loadLabelIntoVectorRegister(x, ret.i.reg)\n    if type(y) == DeferredBlock:\n        iterate = y.i\n        s = y.reg\n    elif type(y.tp) == Array:\n        s = loadLabelIntoVectorRegister(y, ret.i.reg)\n    # Calculate the opcode to emit to execute the desired P0 operation.\n    opcode = 'nop'\n    if op == TIMES: opcode = 'mul'\n    elif op == DIV: opcode = 'fdiv'\n    elif op == PLUS: opcode = 'add'\n    elif op == MINUS: opcode = 'sub'\n    elif op == MOD: opcode = 'fdiv'\n    elif op == AND: opcode = 'smin'  # Signed minimum, result is only 1 iff a and b are 1\n    elif op == OR: opcode = 'smax'  # Signed maximum, result is only 1 iff a or b is 1\n    elif op == NOT: opcode = 'uabd'  # Unsigned absolute difference y should ALWAYS be 1 so 1 -1 = 0 0 - 1 = abs(-1)\n    else: assert False\n    # SIMD integer division does not exist for ARMv8\n    # must convert operand to floats, operate on them, and convert back to int.\n    if op == DIV:\n        #convert from int to float\n        put('scvtf', t + '.4S', t + '.4S')\n        put('scvtf', s + '.4S', s + '.4S')\n        #floating point divide\n        put(opcode, t + '.4S', t + '.4S', s + '.4S')\n        #convert from float to int\n        put('fcvtzs', t + '.4S', t + '.4S')\n    # Similar to above, fdiv is needed and mod is a \"special\"\n    # operation anyways requiring more instructions.\n    # On top of normal mod, SIMD does not have an msub instruction\n    # so msub must be broken down to its elements mul and sub.\n    elif op == MOD:\n        #convert from int to float\n        put('scvtf', t + '.4S', t + '.4S')\n        put('scvtf', s + '.4S', s + '.4S')\n        #floating point divide\n        q = obtainVectorReg()\n        put(opcode, q + '.4S', t + '.4S', s + '.4S')\n        #convert from float to int\n        put('fcvtzs', s + '.4S', s + '.4S')\n        put('fcvtzs', t + '.4S', t + '.4S')\n        put('fcvtzs', q + '.4S', q + '.4S')\n        put('mul', q + '.4S', q + '.4S', s + '.4S')\n        put('sub', t + '.4S', t + '.4S', q + '.4S')\n        releaseReg(q)\n    else: put(opcode, t + '.4S', t + '.4S', s + '.4S')\n    releaseReg(s)\n    # Generate the deferred code for the residual\n    def deferred_block(op, iterate, x, y):\n        # Op is the op to do\n        # iterate is a constant from the residual counter, the array size is known at compile-time thus a\n        # constant may be inserted and residual unrolled\n        # Load x and y, they may be registers or labels\n        if type(x) == Reg:\n            t = x.reg\n        else:\n            t = loadSingleArrayElementForSIMDOp(x, iterate)\n        if type(y) == Reg:\n            s = y.reg\n        # y may also be a DeferredBlock as the result of a right-hand subexpression,\n        # if that's the case, before we output the residual code, let the subexpression's\n        # residual code be emitted.\n        elif type(y) == DeferredBlock:\n            ret = None\n            for j in range(len(y.func)):\n                if j > 0:\n                    ret = y.func[j](iterate, ret)\n                else:\n                    ret = y.func[j](iterate)\n            s = ret.reg\n        else:\n            s = loadSingleArrayElementForSIMDOp(y, iterate)\n        # Generate the opcode from the P0 operation\n        if op == TIMES: opcode = 'mul'\n        elif op == DIV: opcode = 'sdiv'\n        elif op == PLUS: opcode = 'add'\n        elif op == MINUS: opcode = 'sub'\n        elif op == MOD: opcode = 'sdiv'\n        elif op == AND: opcode = 'and'\n        elif op == OR: opcode = 'orr'\n        elif op == NOT: opcode = 'eor'\n        else: assert False\n        # Again, mod is multiple instructions.\n        if op == MOD:\n            q = obtainReg()\n            put(opcode, q, t, s)  # Generates quotient\n            # y and x are relased at this point. BOTH need to be loaded into\n            # Reg because msub does NOT take imm operands.\n            put('msub', q, q, s, t)\n            releaseReg(t)\n            t = q\n        else:\n            put(opcode, t, t, s)\n        releaseReg(s)\n        # Return the current output register to the DeferredBlock iterator\n        return Reg(x.tp, t)\n    # Output the update DeferredBlock back to the frontend to be passed along.\n    if type(x) == DeferredBlock:\n        x.func.append(lambda iterate, z: deferred_block(op, iterate, z, y))\n        x.reg = t\n        a = x\n    else:\n        if type(y) == DeferredBlock:\n            ret = y\n            ret.func.append(lambda iterate, z: deferred_block(op, iterate, x, z))\n        else:\n            ret.func = [lambda iterate: deferred_block(op, iterate, x, y)]\n        ret.reg = t\n        a = ret\n    return a", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genDeferredAssign\ngenDeferredAssign finishes an SIMD block by terminating the main loop and generating the residual from the DeferredBlock's functions. In addition to terminating the main loop, it stores the values from DeferredBlock's reg into the destination operand's indexes.", "cell_type": "markdown", "metadata": {}}, {"execution_count": 8, "cell_type": "code", "source": "def genDeferredAssign(x, y):\n    global simd_loop\n    # Save the contents of DeferredBlock's register.\n    x_loc = obtainReg()\n    tmp = obtainReg()\n    put('adrp', 'x' + x_loc[1:], x.adr)\n    put('mov', tmp, '#4')\n    put('madd', x_loc, tmp, y.i.reg, x_loc)\n    put('add', x_loc, x_loc, ':lo12:' + x.adr)\n    putM('st1', '{' + y.reg + '.4S}', ZR, x_loc)\n    #x_loc = 'w' + x_loc[1:]\n    releaseReg(x_loc)\n    releaseReg(tmp)\n    # Terminate the loop\n    put(\"add\", y.i.reg, y.i.reg, '#4')\n    put(\"cmp\", y.i.reg, y.bc)\n    putInstr('blt ' + y.tar)\n    # Generate the residual for all residual elements\n    # by calling all funcs in DeferredBlock to emit their\n    # blocks of code.\n    for i in range(x.tp.length&3):\n        ret = None\n        for j in range(len(y.func)):\n            if j > 0:\n                ret = y.func[j](x.tp.length//4*4+i, ret)\n            else:\n                ret = y.func[j](x.tp.length//4*4+i)\n        x_loc = obtainReg()\n        # Save the output from a DeferredBlock realization to destination array.\n        put('adrp', 'x' + x_loc[1:], x.adr)\n        put('add', x_loc, x_loc, '#' + str(4*(x.tp.length//4*4+i)))\n        put('add', x_loc, x_loc, ':lo12:' + x.adr)\n        putM('str', ret.reg, x_loc)\n        releaseReg(x_loc)\n        releaseReg(ret.reg)\n        #x.tp.length//4*4+i\n    releaseReg(y.i.reg)\n    releaseReg(y.bc)\n    simd_loop = False  # Signal the end of the SIMD block.", "outputs": [], "metadata": {"collapsed": true}}, {"source": "### genArrayScalarOp\nEmits SIMD instructions for the main body of an SIMD block (the looping portion). The code emitted here is fully described and requires no fixups. Additionally, adds a deferred_block for computing the operation for residual elements. This method is the realization of Array op scalar or scalar op Array operations. \nThe method can be simply broken down into a few chunks. The actual workings are described inline with comments.", "cell_type": "markdown", "metadata": {}}, {"execution_count": 7, "cell_type": "code", "source": "def genArrayScalarOp(op, x, y):\n    # Ensure this code is being called from a DeferredBlock\n    # Additionally set ret, the DeferredBlock to return\n    if type(x) != DeferredBlock and type(y) != DeferredBlock:\n        ret = putSIMDLoopPrologue(x if type(x.tp) == Array else y)\n    elif type(x) == DeferredBlock:\n        ret = x\n    elif type(y) == DeferredBlock:\n        ret = y\n    # Load x and y into SIMD registers to operate on if x,y aren't a DeferredBlock.\n    if type(x) == DeferredBlock:\n        iterate = x.i\n        t = x.reg\n    elif type(x.tp) == Array:\n        t = loadLabelIntoVectorRegister(x, ret.i.reg)\n    else:\n        t = loadLabelAndSpreadIntoVectorRegister(x)\n    if type(y) == DeferredBlock:\n        iterate = y.i\n        scalar_op = y.reg\n    elif type(y.tp) == Array:\n        scalar_op = loadLabelIntoVectorRegister(y, ret.i.reg)\n    else:\n        scalar_op = loadLabelAndSpreadIntoVectorRegister(y)\n    # Generate the opcode for the P0 operation\n    opcode = 'nop'\n    if op == TIMES: opcode = 'mul'\n    elif op == DIV: opcode = 'fdiv'\n    elif op == PLUS: opcode = 'add'\n    elif op == MINUS: opcode = 'sub'\n    elif op == MOD: opcode = 'fdiv'\n    elif op == AND: opcode = 'smin'  # Signed minimum, result is only 1 iff a and b are 1\n    elif op == OR: opcode = 'smax'  # Signed maximum, result is only 1 iff a or b is 1\n    elif op == NOT: opcode = 'uabd'  # Unsigned absolute difference y should ALWAYS be 1 so 1 -1 = 0 0 - 1 = abs(-1)\n    else: assert False\n    s = obtainVectorReg()\n    # SIMD integer division does not exist for ARMv8\n    # must convert operand to floats, operate on them, and convert back to int.\n    if op == DIV:\n        #convert from int to float\n        put('scvtf', t + '.4S', t + '.4S')\n        put('scvtf', scalar_op + '.4S', scalar_op + '.4S')\n        #floating point divide\n        put(opcode, s + '.4S', t + '.4S', scalar_op + '.4S')\n        #convert from float to int\n        put('fcvtzs', s + '.4S', s + '.4S')\n    # Similar to above, fdiv is needed and mod is a \"special\"\n    # operation anyways requiring more instructions.\n    # On top of normal mod, SIMD does not have an msub instruction\n    # so msub must be broken down to its elements mul and sub.\n    elif op == MOD:\n        #convert from int to float\n        put('scvtf', t + '.4S', t + '.4S')\n        put('scvtf', scalar_op + '.4S', scalar_op + '.4S')\n        #floating point divide\n        put(opcode, s + '.4S', t + '.4S', scalar_op + '.4S')\n        #convert from float to int\n        put('fcvtzs', s + '.4S', s + '.4S')\n        put('fcvtzs', t + '.4S', t + '.4S')\n        put('fcvtzs', scalar_op + '.4S', scalar_op + '.4S')\n        q = obtainVectorReg()\n        put('mul', q + '.4S', s + '.4S', scalar_op + '.4S')\n        put('sub', s + '.4S', t + '.4S', q + '.4S')\n        releaseReg(q)\n    else: put(opcode, s + '.4S', t + '.4S', scalar_op + '.4S')\n    releaseReg(scalar_op)\n    releaseReg(t)\n    # Generate the deferred code for the residual\n    def deferred_block(op, iterate, x, y):\n        # Op is the op to do\n        # iterate is a constant from the residual counter, \n        # the array size is known at compile-time thus a constant may be\n        # inserted and residual unrolled\n        # Loads x and y into w/x registers\n        if type(x) == Reg:\n            t = x.reg\n        elif type(x) == Const:\n            t = obtainReg()\n            put('mov', t, '#' + str(x.val))\n        else:\n            t = loadSingleArrayElementForSIMDOp(x, iterate)\n        if type(y) == Reg:\n            s = y.reg\n        elif type(y) == Const:\n            s = obtainReg()\n            put('mov', s, '#' + str(y.val))\n        else:\n            s = loadSingleArrayElementForSIMDOp(y, iterate)\n        if op == TIMES: opcode = 'mul'\n        elif op == DIV: opcode = 'sdiv'\n        elif op == PLUS: opcode = 'add'\n        elif op == MINUS: opcode = 'sub'\n        elif op == MOD: opcode = 'sdiv'\n        elif op == AND: opcode = 'and'\n        elif op == OR: opcode = 'orr'\n        elif op == NOT: opcode = 'eor'\n        else: assert False\n        # Handle mod as it's unusual\n        if op == MOD:\n            q = obtainReg()\n            put(opcode, q, t, s)  # Generates quotient\n            # y and x are relased at this point. BOTH need to be loaded into\n            # Reg because msub does NOT take imm operands.\n            put('msub', q, q, s, t)\n            releaseReg(t)\n            t = q\n        else:\n            put(opcode, t, t, s)\n        releaseReg(s)\n        return Reg(x.tp, t)\n    # Updated the DeferredBlock to return\n    if type(x) == DeferredBlock:\n        x.func.append(lambda iterate, z: deferred_block(op, iterate, z, y))\n        x.reg = s\n        a = x\n    else:\n        if type(y) == DeferredBlock:\n            ret = y\n            ret.func.append(lambda iterate, z: deferred_block(op, iterate, x, z))\n        else:\n            ret.func = [lambda iterate: deferred_block(op, iterate, x, y)]\n        ret.reg = s\n        a = ret\n    return a", "outputs": [], "metadata": {"collapsed": true}}, {"execution_count": null, "cell_type": "code", "source": "", "outputs": [], "metadata": {"collapsed": true}}], "nbformat": 4, "metadata": {"kernelspec": {"display_name": "Python 3", "name": "python3", "language": "python"}, "language_info": {"mimetype": "text/x-python", "nbconvert_exporter": "python", "version": "3.5.1", "name": "python", "file_extension": ".py", "pygments_lexer": "ipython3", "codemirror_mode": {"version": 3, "name": "ipython"}}}}