--------------------------------------------------------------------------------
-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: M.81d
--  \   \         Application: netgen
--  /   /         Filename: MIPSSystem_synthesis.vhd
-- /___/   /\     Timestamp: Mon Sep 14 15:02:13 2015
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -ar Structure -tm MIPSSystem -w -dir netgen/synthesis -ofmt vhdl -sim MIPSSystem.ngc MIPSSystem_synthesis.vhd 
-- Device	: xc6slx16-2-csg324
-- Input file	: MIPSSystem.ngc
-- Output file	: /media/peter/stuff/tdt4255/oving1/netgen/synthesis/MIPSSystem_synthesis.vhd
-- # of Entities	: 1
-- Design Name	: MIPSSystem
-- Xilinx	: /media/peter/stuff/ISE12/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity MIPSSystem is
  port (
    clk : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    UART_Rx : in STD_LOGIC := 'X'; 
    UART_Tx : out STD_LOGIC; 
    leds : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end MIPSSystem;

architecture Structure of MIPSSystem is
  component DualPortMem
    port (
      clka : in STD_LOGIC := 'X'; 
      clkb : in STD_LOGIC := 'X'; 
      wea : in STD_LOGIC_VECTOR ( 0 downto 0 ); 
      web : in STD_LOGIC_VECTOR ( 0 downto 0 ); 
      addra : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      addrb : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      douta : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
      doutb : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dina : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      dinb : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
    );
  end component;
  signal clk_BUFGP_0 : STD_LOGIC; 
  signal reset_IBUF_1 : STD_LOGIC; 
  signal UART_Rx_IBUF_2 : STD_LOGIC; 
  signal MIPSProcInst_decode_MemWrite_51 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_serOut_70 : STD_LOGIC; 
  signal HostCommInst_procEnableSignal_71 : STD_LOGIC; 
  signal HostCommInst_procResetSignal_72 : STD_LOGIC; 
  signal hcIMemWriteEnable : STD_LOGIC; 
  signal hcDMemWriteEnable : STD_LOGIC; 
  signal procIMemReadData_31_Q : STD_LOGIC; 
  signal procIMemReadData_30_Q : STD_LOGIC; 
  signal procIMemReadData_29_Q : STD_LOGIC; 
  signal procIMemReadData_28_Q : STD_LOGIC; 
  signal procIMemReadData_27_Q : STD_LOGIC; 
  signal procIMemReadData_26_Q : STD_LOGIC; 
  signal procIMemReadData_25_Q : STD_LOGIC; 
  signal procIMemReadData_24_Q : STD_LOGIC; 
  signal procIMemReadData_23_Q : STD_LOGIC; 
  signal procIMemReadData_22_Q : STD_LOGIC; 
  signal procIMemReadData_21_Q : STD_LOGIC; 
  signal procIMemReadData_20_Q : STD_LOGIC; 
  signal procIMemReadData_19_Q : STD_LOGIC; 
  signal procIMemReadData_18_Q : STD_LOGIC; 
  signal procIMemReadData_17_Q : STD_LOGIC; 
  signal procIMemReadData_16_Q : STD_LOGIC; 
  signal procIMemReadData_15_Q : STD_LOGIC; 
  signal procIMemReadData_14_Q : STD_LOGIC; 
  signal procIMemReadData_13_Q : STD_LOGIC; 
  signal procIMemReadData_12_Q : STD_LOGIC; 
  signal procIMemReadData_11_Q : STD_LOGIC; 
  signal procIMemReadData_5_Q : STD_LOGIC; 
  signal procIMemReadData_4_Q : STD_LOGIC; 
  signal procIMemReadData_3_Q : STD_LOGIC; 
  signal procIMemReadData_2_Q : STD_LOGIC; 
  signal procIMemReadData_1_Q : STD_LOGIC; 
  signal procIMemReadData_0_Q : STD_LOGIC; 
  signal leds_1_OBUF_150 : STD_LOGIC; 
  signal leds_0_OBUF_151 : STD_LOGIC; 
  signal MIPSProcInst_control_state_FSM_FFd1_In : STD_LOGIC; 
  signal MIPSProcInst_control_state_FSM_FFd2_In : STD_LOGIC; 
  signal MIPSProcInst_control_state_FSM_FFd1_154 : STD_LOGIC; 
  signal MIPSProcInst_control_state_FSM_FFd2_155 : STD_LOGIC; 
  signal MIPSProcInst_decode_stall_156 : STD_LOGIC; 
  signal MIPSProcInst_decode_RegWrite_157 : STD_LOGIC; 
  signal MIPSProcInst_decode_Jump_158 : STD_LOGIC; 
  signal MIPSProcInst_control_read_instruction_171 : STD_LOGIC; 
  signal MIPSProcInst_control_tick_172 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux63_7_205 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux63_8_206 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux63_81_207 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux63_9_208 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux63_3_209 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux63_82_210 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux63_91_211 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux63_92_212 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux63_10_213 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux63_4_214 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux62_7_215 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux62_8_216 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux62_81_217 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux62_9_218 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux62_3_219 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux62_82_220 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux62_91_221 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux62_92_222 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux62_10_223 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux62_4_224 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux61_7_225 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux61_8_226 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux61_81_227 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux61_9_228 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux61_3_229 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux61_82_230 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux61_91_231 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux61_92_232 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux61_10_233 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux61_4_234 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux60_7_235 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux60_8_236 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux60_81_237 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux60_9_238 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux60_3_239 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux60_82_240 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux60_91_241 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux60_92_242 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux60_10_243 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux60_4_244 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux59_7_245 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux59_8_246 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux59_81_247 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux59_9_248 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux59_3_249 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux59_82_250 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux59_91_251 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux59_92_252 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux59_10_253 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux59_4_254 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux58_7_255 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux58_8_256 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux58_81_257 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux58_9_258 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux58_3_259 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux58_82_260 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux58_91_261 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux58_92_262 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux58_10_263 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux58_4_264 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux57_7_265 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux57_8_266 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux57_81_267 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux57_9_268 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux57_3_269 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux57_82_270 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux57_91_271 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux57_92_272 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux57_10_273 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux57_4_274 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux56_7_275 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux56_8_276 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux56_81_277 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux56_9_278 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux56_3_279 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux56_82_280 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux56_91_281 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux56_92_282 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux56_10_283 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux56_4_284 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux55_7_285 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux55_8_286 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux55_81_287 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux55_9_288 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux55_3_289 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux55_82_290 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux55_91_291 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux55_92_292 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux55_10_293 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux55_4_294 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux54_7_295 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux54_8_296 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux54_81_297 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux54_9_298 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux54_3_299 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux54_82_300 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux54_91_301 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux54_92_302 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux54_10_303 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux54_4_304 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux53_7_305 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux53_8_306 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux53_81_307 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux53_9_308 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux53_3_309 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux53_82_310 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux53_91_311 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux53_92_312 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux53_10_313 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux53_4_314 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux52_7_315 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux52_8_316 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux52_81_317 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux52_9_318 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux52_3_319 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux52_82_320 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux52_91_321 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux52_92_322 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux52_10_323 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux52_4_324 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux51_7_325 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux51_8_326 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux51_81_327 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux51_9_328 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux51_3_329 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux51_82_330 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux51_91_331 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux51_92_332 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux51_10_333 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux51_4_334 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux50_7_335 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux50_8_336 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux50_81_337 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux50_9_338 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux50_3_339 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux50_82_340 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux50_91_341 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux50_92_342 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux50_10_343 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux50_4_344 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux49_7_345 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux49_8_346 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux49_81_347 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux49_9_348 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux49_3_349 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux49_82_350 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux49_91_351 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux49_92_352 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux49_10_353 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux49_4_354 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux48_7_355 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux48_8_356 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux48_81_357 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux48_9_358 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux48_3_359 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux48_82_360 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux48_91_361 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux48_92_362 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux48_10_363 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux48_4_364 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux47_7_365 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux47_8_366 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux47_81_367 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux47_9_368 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux47_3_369 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux47_82_370 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux47_91_371 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux47_92_372 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux47_10_373 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux47_4_374 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux46_7_375 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux46_8_376 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux46_81_377 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux46_9_378 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux46_3_379 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux46_82_380 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux46_91_381 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux46_92_382 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux46_10_383 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux46_4_384 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux45_7_385 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux45_8_386 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux45_81_387 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux45_9_388 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux45_3_389 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux45_82_390 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux45_91_391 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux45_92_392 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux45_10_393 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux45_4_394 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux44_7_395 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux44_8_396 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux44_81_397 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux44_9_398 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux44_3_399 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux44_82_400 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux44_91_401 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux44_92_402 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux44_10_403 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux44_4_404 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux43_7_405 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux43_8_406 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux43_81_407 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux43_9_408 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux43_3_409 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux43_82_410 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux43_91_411 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux43_92_412 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux43_10_413 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux43_4_414 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux42_7_415 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux42_8_416 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux42_81_417 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux42_9_418 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux42_3_419 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux42_82_420 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux42_91_421 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux42_92_422 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux42_10_423 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux42_4_424 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux41_7_425 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux41_8_426 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux41_81_427 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux41_9_428 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux41_3_429 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux41_82_430 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux41_91_431 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux41_92_432 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux41_10_433 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux41_4_434 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux40_7_435 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux40_8_436 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux40_81_437 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux40_9_438 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux40_3_439 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux40_82_440 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux40_91_441 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux40_92_442 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux40_10_443 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux40_4_444 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux39_7_445 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux39_8_446 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux39_81_447 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux39_9_448 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux39_3_449 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux39_82_450 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux39_91_451 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux39_92_452 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux39_10_453 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux39_4_454 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux38_7_455 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux38_8_456 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux38_81_457 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux38_9_458 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux38_3_459 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux38_82_460 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux38_91_461 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux38_92_462 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux38_10_463 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux38_4_464 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux37_7_465 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux37_8_466 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux37_81_467 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux37_9_468 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux37_3_469 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux37_82_470 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux37_91_471 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux37_92_472 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux37_10_473 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux37_4_474 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux36_7_475 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux36_8_476 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux36_81_477 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux36_9_478 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux36_3_479 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux36_82_480 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux36_91_481 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux36_92_482 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux36_10_483 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux36_4_484 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux35_7_485 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux35_8_486 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux35_81_487 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux35_9_488 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux35_3_489 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux35_82_490 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux35_91_491 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux35_92_492 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux35_10_493 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux35_4_494 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux34_7_495 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux34_8_496 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux34_81_497 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux34_9_498 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux34_3_499 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux34_82_500 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux34_91_501 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux34_92_502 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux34_10_503 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux34_4_504 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux33_7_505 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux33_8_506 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux33_81_507 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux33_9_508 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux33_3_509 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux33_82_510 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux33_91_511 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux33_92_512 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux33_10_513 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux33_4_514 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux32_7_515 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux32_8_516 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux32_81_517 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux32_9_518 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux32_3_519 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux32_82_520 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux32_91_521 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux32_92_522 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux32_10_523 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux32_4_524 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux31_7_525 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux31_8_526 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux31_81_527 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux31_9_528 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux31_3_529 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux31_82_530 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux31_91_531 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux31_92_532 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux31_10_533 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux31_4_534 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux30_7_535 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux30_8_536 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux30_81_537 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux30_9_538 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux30_3_539 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux30_82_540 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux30_91_541 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux30_92_542 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux30_10_543 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux30_4_544 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux29_7_545 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux29_8_546 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux29_81_547 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux29_9_548 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux29_3_549 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux29_82_550 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux29_91_551 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux29_92_552 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux29_10_553 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux29_4_554 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux28_7_555 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux28_8_556 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux28_81_557 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux28_9_558 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux28_3_559 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux28_82_560 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux28_91_561 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux28_92_562 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux28_10_563 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux28_4_564 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux27_7_565 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux27_8_566 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux27_81_567 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux27_9_568 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux27_3_569 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux27_82_570 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux27_91_571 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux27_92_572 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux27_10_573 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux27_4_574 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux26_7_575 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux26_8_576 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux26_81_577 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux26_9_578 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux26_3_579 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux26_82_580 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux26_91_581 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux26_92_582 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux26_10_583 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux26_4_584 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux25_7_585 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux25_8_586 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux25_81_587 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux25_9_588 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux25_3_589 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux25_82_590 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux25_91_591 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux25_92_592 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux25_10_593 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux25_4_594 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux24_7_595 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux24_8_596 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux24_81_597 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux24_9_598 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux24_3_599 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux24_82_600 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux24_91_601 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux24_92_602 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux24_10_603 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux24_4_604 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux23_7_605 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux23_8_606 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux23_81_607 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux23_9_608 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux23_3_609 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux23_82_610 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux23_91_611 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux23_92_612 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux23_10_613 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux23_4_614 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux22_7_615 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux22_8_616 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux22_81_617 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux22_9_618 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux22_3_619 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux22_82_620 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux22_91_621 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux22_92_622 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux22_10_623 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux22_4_624 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux21_7_625 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux21_8_626 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux21_81_627 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux21_9_628 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux21_3_629 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux21_82_630 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux21_91_631 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux21_92_632 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux21_10_633 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux21_4_634 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux20_7_635 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux20_8_636 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux20_81_637 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux20_9_638 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux20_3_639 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux20_82_640 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux20_91_641 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux20_92_642 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux20_10_643 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux20_4_644 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux19_7_645 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux19_8_646 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux19_81_647 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux19_9_648 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux19_3_649 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux19_82_650 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux19_91_651 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux19_92_652 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux19_10_653 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux19_4_654 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux18_7_655 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux18_8_656 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux18_81_657 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux18_9_658 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux18_3_659 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux18_82_660 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux18_91_661 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux18_92_662 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux18_10_663 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux18_4_664 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux17_7_665 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux17_8_666 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux17_81_667 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux17_9_668 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux17_3_669 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux17_82_670 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux17_91_671 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux17_92_672 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux17_10_673 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux17_4_674 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux16_7_675 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux16_8_676 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux16_81_677 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux16_9_678 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux16_3_679 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux16_82_680 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux16_91_681 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux16_92_682 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux16_10_683 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux16_4_684 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux15_7_685 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux15_8_686 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux15_81_687 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux15_9_688 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux15_3_689 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux15_82_690 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux15_91_691 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux15_92_692 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux15_10_693 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux15_4_694 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux14_7_695 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux14_8_696 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux14_81_697 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux14_9_698 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux14_3_699 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux14_82_700 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux14_91_701 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux14_92_702 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux14_10_703 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux14_4_704 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux13_7_705 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux13_8_706 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux13_81_707 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux13_9_708 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux13_3_709 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux13_82_710 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux13_91_711 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux13_92_712 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux13_10_713 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux13_4_714 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux12_7_715 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux12_8_716 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux12_81_717 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux12_9_718 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux12_3_719 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux12_82_720 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux12_91_721 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux12_92_722 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux12_10_723 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux12_4_724 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux11_7_725 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux11_8_726 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux11_81_727 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux11_9_728 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux11_3_729 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux11_82_730 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux11_91_731 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux11_92_732 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux11_10_733 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux11_4_734 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux10_7_735 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux10_8_736 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux10_81_737 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux10_9_738 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux10_3_739 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux10_82_740 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux10_91_741 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux10_92_742 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux10_10_743 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux10_4_744 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux9_7_745 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux9_8_746 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux9_81_747 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux9_9_748 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux9_3_749 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux9_82_750 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux9_91_751 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux9_92_752 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux9_10_753 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux9_4_754 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux8_7_755 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux8_8_756 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux8_81_757 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux8_9_758 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux8_3_759 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux8_82_760 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux8_91_761 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux8_92_762 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux8_10_763 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux8_4_764 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux7_7_765 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux7_8_766 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux7_81_767 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux7_9_768 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux7_3_769 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux7_82_770 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux7_91_771 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux7_92_772 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux7_10_773 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux7_4_774 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux6_7_775 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux6_8_776 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux6_81_777 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux6_9_778 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux6_3_779 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux6_82_780 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux6_91_781 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux6_92_782 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux6_10_783 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux6_4_784 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux5_7_785 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux5_8_786 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux5_81_787 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux5_9_788 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux5_3_789 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux5_82_790 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux5_91_791 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux5_92_792 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux5_10_793 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux5_4_794 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux4_7_795 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux4_8_796 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux4_81_797 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux4_9_798 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux4_3_799 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux4_82_800 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux4_91_801 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux4_92_802 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux4_10_803 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux4_4_804 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux3_7_805 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux3_8_806 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux3_81_807 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux3_9_808 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux3_3_809 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux3_82_810 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux3_91_811 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux3_92_812 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux3_10_813 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux3_4_814 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux2_7_815 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux2_8_816 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux2_81_817 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux2_9_818 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux2_3_819 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux2_82_820 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux2_91_821 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux2_92_822 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux2_10_823 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux2_4_824 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux1_7_825 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux1_8_826 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux1_81_827 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux1_9_828 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux1_3_829 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux1_82_830 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux1_91_831 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux1_92_832 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux1_10_833 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux1_4_834 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux_7_835 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux_8_836 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux_81_837 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux_9_838 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux_3_839 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux_82_840 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux_91_841 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux_92_842 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux_10_843 : STD_LOGIC; 
  signal MIPSProcInst_registers_mux_4_844 : STD_LOGIC; 
  signal MIPSProcInst_registers_reset_inv : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_0_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_1_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_2_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_3_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_4_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_5_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_6_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_7_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_8_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_9_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_10_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_11_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_12_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_13_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_14_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_15_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_16_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_17_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_18_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_19_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_20_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_21_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_22_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_23_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_24_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_25_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_26_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_27_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_28_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_29_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_30_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_31_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_0_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_1_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_2_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_3_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_4_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_5_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_6_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_7_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_8_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_9_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_10_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_11_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_12_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_13_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_14_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_15_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_16_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_17_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_18_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_19_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_20_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_21_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_22_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_23_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_24_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_25_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_26_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_27_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_28_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_29_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_30_Q : STD_LOGIC; 
  signal MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_31_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_3_bdd0 : STD_LOGIC; 
  signal MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_0_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_1_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_2_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_3_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_4_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_5_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_6_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_7_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_0_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_1_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_2_Q : STD_LOGIC; 
  signal MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_3_Q : STD_LOGIC; 
  signal MIPSProcInst_decode_funcstall_opstall_MUX_166_o : STD_LOGIC; 
  signal MIPSProcInst_decode_funcRegWrite_opRegWrite_MUX_165_o : STD_LOGIC; 
  signal MIPSProcInst_decode_funcMemWrite_opMemWrite_MUX_164_o : STD_LOGIC; 
  signal MIPSProcInst_decode_funcJump_opJump_MUX_162_o : STD_LOGIC; 
  signal MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_0_Q : STD_LOGIC; 
  signal MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_1_Q : STD_LOGIC; 
  signal MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_2_Q : STD_LOGIC; 
  signal MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_3_Q : STD_LOGIC; 
  signal MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_4_Q : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_func_RegWrite_1932 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_ControlSrc_1938 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_stall_1939 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_RegWrite_1940 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_MemWrite_1941 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_Jump_1942 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_Mram_GND_20_o_X_20_o_Mux_15_o : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_0_Q : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_1_Q : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_2_Q : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_3_Q : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_4_Q : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_15_Q_1951 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_15_Q_1952 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi15_1953 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_14_Q_1954 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_14_Q_1955 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi14_1956 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_13_Q_1957 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_13_Q_1958 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi13_1959 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_12_Q_1960 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_12_Q_1961 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi12_1962 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_11_Q_1963 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_11_Q_1964 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi11_1965 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_10_Q_1966 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_10_Q_1967 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi10_1968 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_9_Q_1969 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_9_Q_1970 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi9_1971 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_8_Q_1972 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_8_Q_1973 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi8_1974 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_7_Q_1975 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_7_Q_1976 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi7_1977 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_6_Q_1978 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_6_Q_1979 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi6_1980 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_5_Q_1981 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_5_Q_1982 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi5_1983 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_4_Q_1984 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_4_Q_1985 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi4_1986 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_3_Q_1987 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_3_Q_1988 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi3_1989 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_2_Q_1990 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_2_Q_1991 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi2_1992 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_1_Q_1993 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_1_Q_1994 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi1_1995 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_0_Q_1996 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_0_Q_1997 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi_1998 : STD_LOGIC; 
  signal MIPSProcInst_ALU_n0069_inv : STD_LOGIC; 
  signal MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_0_Q : STD_LOGIC; 
  signal MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_1_Q : STD_LOGIC; 
  signal MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_2_Q : STD_LOGIC; 
  signal MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_3_Q : STD_LOGIC; 
  signal MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_4_Q : STD_LOGIC; 
  signal MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_5_Q : STD_LOGIC; 
  signal MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_6_Q : STD_LOGIC; 
  signal MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_7_Q : STD_LOGIC; 
  signal HostCommInst_N3 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_15_Q_2033 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_14_Q_2035 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_13_Q_2037 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_12_Q_2039 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_11_Q_2041 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_10_Q_2043 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_8_Q_2047 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_7_Q_2049 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_5_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_4_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_3_Q_2057 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_2_Q_2059 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_1_Q_2061 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv : STD_LOGIC; 
  signal HostCommInst_GND_30_o_regAddress_15_equal_3_o_mmx_out : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_ce16_2095 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_newTxData_2104 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntWrite_2115 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_N135 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_N70 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_N63 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_N59 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_N57 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_N52 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_N17 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_14_Q_2137 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_13_Q_2138 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_12_Q_2139 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_11_Q_2140 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_10_Q_2141 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_9_Q_2142 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_8_Q_2143 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_7_Q_2144 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_6_Q_2145 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_5_Q_2146 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_4_Q_2147 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_3_Q_2148 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_2_Q_2149 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_1_Q_2150 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_0_Q_2151 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_lut_0_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mcount_binByteCount7 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mcount_binByteCount6 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mcount_binByteCount5 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mcount_binByteCount4 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mcount_binByteCount3 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mcount_binByteCount2 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mcount_binByteCount1 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mcount_binByteCount : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_n0372_inv_2176 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_In : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_In : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_In_2179 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_In_2184 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_N3 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_n0411_inv : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_n0369_inv : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_binLastByte : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iReadReq_PWR_31_o_MUX_294_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_dataInHexRange : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_74_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_80_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_79_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_77_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_rxData_7_GND_64_o_equal_1_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_4_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_5_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_6_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_7_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_0_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_1_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_2_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_3_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_4_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_5_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_6_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_7_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_8_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_9_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_10_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_11_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_12_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_13_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_14_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_15_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_binWriteOp_PWR_31_o_MUX_277_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_binReadOp_PWR_31_o_MUX_275_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_0_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_1_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_2_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_3_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_4_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_5_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_6_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_7_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_2_newTxData_Mux_107_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_0_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_1_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_2_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_3_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_4_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_5_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_6_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_7_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_8_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_9_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_10_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_11_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_12_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_13_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_14_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_15_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_0_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_1_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_2_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_3_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_4_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_5_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_6_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_7_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_8_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_9_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_10_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_11_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_12_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_13_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_14_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_15_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_rxData_1_INV_120_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_178_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_198_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_141_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_2279 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iWriteReq_2297 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntRead_2298 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iReadReq_2299 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_addrAutoInc_2300 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_sendStatFlag_2301 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_binWriteOp_2302 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_binReadOp_2303 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_writeOp_2304 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_readOp_2305 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_readDoneS_2323 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_readDone_2324 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_sTxBusy_2325 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_N4 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_Mcount_count163 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_Mcount_count162 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_Mcount_count161 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_Mcount_count16 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_n0054_inv : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount3 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount2 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount1 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_n0052_inv : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_PWR_24_o_dataBuf_0_MUX_254_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_0_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_1_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_2_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_3_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_4_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_5_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_6_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_7_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_8_Q : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount3 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount2 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount1 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_n0061_inv : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_Mcount_count163 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_Mcount_count162 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_Mcount_count161 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_Mcount_count16 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o2 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o21_2404 : STD_LOGIC; 
  signal HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_1 : STD_LOGIC; 
  signal HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_11_2406 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_n0406_inv21 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_n0406_inv211_2409 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In2_2410 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In21_2411 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT2 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT21_2413 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_dataNibble_3_1_2415 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT1 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT11_2417 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT7 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT71_2419 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT3 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT4 : STD_LOGIC; 
  signal N19 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In1_2426 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In2_2427 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In3_2428 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In4_2429 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In1_2430 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In2_2431 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_dataInHexRange1_2432 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_dataInHexRange2_2433 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In1_2434 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In3_2435 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In4_2436 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In5_2437 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_MemWrite_glue_set_2451 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_RegWrite_glue_set_2452 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_Jump_glue_set_2453 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_stall_glue_set_2454 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_func_RegWrite_glue_set_2455 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_9_rt_2456 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_6_rt_2457 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_0_rt_2458 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_14_rt_2459 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_13_rt_2460 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_12_rt_2461 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_11_rt_2462 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_10_rt_2463 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_9_rt_2464 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_8_rt_2465 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_7_rt_2466 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_6_rt_2467 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_5_rt_2468 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_4_rt_2469 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_3_rt_2470 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_2_rt_2471 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_1_rt_2472 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_15_rt_2473 : STD_LOGIC; 
  signal HostCommInst_procResetSignal_rstpot_2474 : STD_LOGIC; 
  signal HostCommInst_procEnableSignal_rstpot_2475 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_newTxData_rstpot_2476 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntRead_rstpot_2477 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iReadReq_rstpot_2478 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_binWriteOp_rstpot_2479 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_binReadOp_rstpot_2480 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_rstpot_2481 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_ut_ur_rxBusy_rstpot_2482 : STD_LOGIC; 
  signal MIPSProcInst_control_tick_rstpot_2483 : STD_LOGIC; 
  signal MIPSProcInst_decode_decode_op_ALU_op_0_rstpot_2484 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntWrite_dpot_2485 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_intWrData_7_rstpot_2487 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_intWrData_6_rstpot_2488 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_intWrData_5_rstpot_2489 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_intWrData_4_rstpot_2490 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_intWrData_3_rstpot_2491 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_intWrData_2_rstpot_2492 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_intWrData_1_rstpot_2493 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_intWrData_0_rstpot_2494 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot_2515 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txData_0_dpot_2517 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txData_1_dpot_2518 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txData_2_dpot_2519 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txData_3_dpot_2520 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txData_4_dpot_2521 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txData_5_dpot_2522 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txData_6_dpot_2523 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_txData_7_dpot_2524 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iIntWrite_rstpot_2526 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_15_l1 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT1_lut_2529 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT1_cy_rt_2532 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0557_inv1_rstpot_2533 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_0_dpot_2534 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_1_dpot_2535 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_2_dpot_2536 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_3_dpot_2537 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_4_dpot_2538 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_5_dpot_2539 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_6_dpot_2540 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_7_dpot_2541 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_8_dpot_2542 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_9_dpot_2543 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_10_dpot_2544 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_11_dpot_2545 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_12_dpot_2546 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_13_dpot_2547 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_14_dpot_2548 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_15_dpot_2549 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_16_dpot_2550 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_17_dpot_2551 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_18_dpot_2552 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_19_dpot_2553 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_20_dpot_2554 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_21_dpot_2555 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_22_dpot_2556 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_23_dpot_2557 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_24_dpot_2558 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_25_dpot_2559 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_26_dpot_2560 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_27_dpot_2561 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_28_dpot_2562 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_29_dpot_2563 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_30_dpot_2564 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_31_31_dpot_2565 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0550_inv1_rstpot_2566 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0550_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_0_dpot_2568 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_1_dpot_2569 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_2_dpot_2570 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_3_dpot_2571 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_4_dpot_2572 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_5_dpot_2573 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_6_dpot_2574 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_7_dpot_2575 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_8_dpot_2576 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_9_dpot_2577 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_10_dpot_2578 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_11_dpot_2579 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_12_dpot_2580 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_13_dpot_2581 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_14_dpot_2582 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_15_dpot_2583 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_16_dpot_2584 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_17_dpot_2585 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_18_dpot_2586 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_19_dpot_2587 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_20_dpot_2588 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_21_dpot_2589 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_22_dpot_2590 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_23_dpot_2591 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_24_dpot_2592 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_25_dpot_2593 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_26_dpot_2594 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_27_dpot_2595 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_28_dpot_2596 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_29_dpot_2597 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_30_dpot_2598 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_30_31_dpot_2599 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0543_inv1_rstpot_2600 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0543_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_0_dpot_2602 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_1_dpot_2603 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_2_dpot_2604 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_3_dpot_2605 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_4_dpot_2606 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_5_dpot_2607 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_6_dpot_2608 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_7_dpot_2609 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_8_dpot_2610 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_9_dpot_2611 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_10_dpot_2612 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_11_dpot_2613 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_12_dpot_2614 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_13_dpot_2615 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_14_dpot_2616 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_15_dpot_2617 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_16_dpot_2618 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_17_dpot_2619 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_18_dpot_2620 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_19_dpot_2621 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_20_dpot_2622 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_21_dpot_2623 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_22_dpot_2624 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_23_dpot_2625 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_24_dpot_2626 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_25_dpot_2627 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_26_dpot_2628 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_27_dpot_2629 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_28_dpot_2630 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_29_dpot_2631 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_30_dpot_2632 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_29_31_dpot_2633 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0536_inv1_rstpot_2634 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0536_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_0_dpot_2636 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_1_dpot_2637 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_2_dpot_2638 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_3_dpot_2639 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_4_dpot_2640 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_5_dpot_2641 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_6_dpot_2642 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_7_dpot_2643 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_8_dpot_2644 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_9_dpot_2645 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_10_dpot_2646 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_11_dpot_2647 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_12_dpot_2648 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_13_dpot_2649 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_14_dpot_2650 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_15_dpot_2651 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_16_dpot_2652 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_17_dpot_2653 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_18_dpot_2654 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_19_dpot_2655 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_20_dpot_2656 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_21_dpot_2657 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_22_dpot_2658 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_23_dpot_2659 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_24_dpot_2660 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_25_dpot_2661 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_26_dpot_2662 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_27_dpot_2663 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_28_dpot_2664 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_29_dpot_2665 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_30_dpot_2666 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_28_31_dpot_2667 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0529_inv1_rstpot_2668 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0529_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_0_dpot_2670 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_1_dpot_2671 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_2_dpot_2672 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_3_dpot_2673 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_4_dpot_2674 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_5_dpot_2675 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_6_dpot_2676 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_7_dpot_2677 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_8_dpot_2678 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_9_dpot_2679 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_10_dpot_2680 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_11_dpot_2681 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_12_dpot_2682 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_13_dpot_2683 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_14_dpot_2684 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_15_dpot_2685 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_16_dpot_2686 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_17_dpot_2687 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_18_dpot_2688 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_19_dpot_2689 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_20_dpot_2690 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_21_dpot_2691 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_22_dpot_2692 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_23_dpot_2693 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_24_dpot_2694 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_25_dpot_2695 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_26_dpot_2696 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_27_dpot_2697 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_28_dpot_2698 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_29_dpot_2699 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_30_dpot_2700 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_27_31_dpot_2701 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0522_inv1_rstpot_2702 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0522_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_0_dpot_2704 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_1_dpot_2705 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_2_dpot_2706 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_3_dpot_2707 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_4_dpot_2708 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_5_dpot_2709 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_6_dpot_2710 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_7_dpot_2711 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_8_dpot_2712 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_9_dpot_2713 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_10_dpot_2714 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_11_dpot_2715 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_12_dpot_2716 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_13_dpot_2717 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_14_dpot_2718 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_15_dpot_2719 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_16_dpot_2720 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_17_dpot_2721 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_18_dpot_2722 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_19_dpot_2723 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_20_dpot_2724 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_21_dpot_2725 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_22_dpot_2726 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_23_dpot_2727 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_24_dpot_2728 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_25_dpot_2729 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_26_dpot_2730 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_27_dpot_2731 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_28_dpot_2732 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_29_dpot_2733 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_30_dpot_2734 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_26_31_dpot_2735 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0515_inv1_rstpot_2736 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0515_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_0_dpot_2738 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_1_dpot_2739 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_2_dpot_2740 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_3_dpot_2741 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_4_dpot_2742 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_5_dpot_2743 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_6_dpot_2744 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_7_dpot_2745 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_8_dpot_2746 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_9_dpot_2747 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_10_dpot_2748 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_11_dpot_2749 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_12_dpot_2750 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_13_dpot_2751 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_14_dpot_2752 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_15_dpot_2753 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_16_dpot_2754 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_17_dpot_2755 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_18_dpot_2756 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_19_dpot_2757 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_20_dpot_2758 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_21_dpot_2759 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_22_dpot_2760 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_23_dpot_2761 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_24_dpot_2762 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_25_dpot_2763 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_26_dpot_2764 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_27_dpot_2765 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_28_dpot_2766 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_29_dpot_2767 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_30_dpot_2768 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_25_31_dpot_2769 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0508_inv1_rstpot_2770 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0508_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_0_dpot_2772 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_1_dpot_2773 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_2_dpot_2774 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_3_dpot_2775 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_4_dpot_2776 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_5_dpot_2777 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_6_dpot_2778 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_7_dpot_2779 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_8_dpot_2780 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_9_dpot_2781 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_10_dpot_2782 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_11_dpot_2783 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_12_dpot_2784 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_13_dpot_2785 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_14_dpot_2786 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_15_dpot_2787 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_16_dpot_2788 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_17_dpot_2789 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_18_dpot_2790 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_19_dpot_2791 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_20_dpot_2792 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_21_dpot_2793 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_22_dpot_2794 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_23_dpot_2795 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_24_dpot_2796 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_25_dpot_2797 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_26_dpot_2798 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_27_dpot_2799 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_28_dpot_2800 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_29_dpot_2801 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_30_dpot_2802 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_24_31_dpot_2803 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0501_inv1_rstpot_2804 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0501_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_0_dpot_2806 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_1_dpot_2807 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_2_dpot_2808 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_3_dpot_2809 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_4_dpot_2810 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_5_dpot_2811 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_6_dpot_2812 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_7_dpot_2813 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_8_dpot_2814 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_9_dpot_2815 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_10_dpot_2816 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_11_dpot_2817 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_12_dpot_2818 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_13_dpot_2819 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_14_dpot_2820 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_15_dpot_2821 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_16_dpot_2822 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_17_dpot_2823 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_18_dpot_2824 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_19_dpot_2825 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_20_dpot_2826 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_21_dpot_2827 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_22_dpot_2828 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_23_dpot_2829 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_24_dpot_2830 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_25_dpot_2831 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_26_dpot_2832 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_27_dpot_2833 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_28_dpot_2834 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_29_dpot_2835 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_30_dpot_2836 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_23_31_dpot_2837 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0494_inv1_rstpot_2838 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0494_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_0_dpot_2840 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_1_dpot_2841 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_2_dpot_2842 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_3_dpot_2843 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_4_dpot_2844 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_5_dpot_2845 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_6_dpot_2846 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_7_dpot_2847 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_8_dpot_2848 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_9_dpot_2849 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_10_dpot_2850 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_11_dpot_2851 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_12_dpot_2852 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_13_dpot_2853 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_14_dpot_2854 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_15_dpot_2855 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_16_dpot_2856 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_17_dpot_2857 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_18_dpot_2858 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_19_dpot_2859 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_20_dpot_2860 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_21_dpot_2861 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_22_dpot_2862 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_23_dpot_2863 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_24_dpot_2864 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_25_dpot_2865 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_26_dpot_2866 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_27_dpot_2867 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_28_dpot_2868 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_29_dpot_2869 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_30_dpot_2870 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_22_31_dpot_2871 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0487_inv1_rstpot_2872 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0487_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_0_dpot_2874 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_1_dpot_2875 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_2_dpot_2876 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_3_dpot_2877 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_4_dpot_2878 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_5_dpot_2879 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_6_dpot_2880 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_7_dpot_2881 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_8_dpot_2882 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_9_dpot_2883 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_10_dpot_2884 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_11_dpot_2885 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_12_dpot_2886 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_13_dpot_2887 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_14_dpot_2888 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_15_dpot_2889 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_16_dpot_2890 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_17_dpot_2891 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_18_dpot_2892 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_19_dpot_2893 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_20_dpot_2894 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_21_dpot_2895 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_22_dpot_2896 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_23_dpot_2897 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_24_dpot_2898 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_25_dpot_2899 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_26_dpot_2900 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_27_dpot_2901 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_28_dpot_2902 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_29_dpot_2903 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_30_dpot_2904 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_21_31_dpot_2905 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0480_inv1_rstpot_2906 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0480_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_0_dpot_2908 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_1_dpot_2909 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_2_dpot_2910 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_3_dpot_2911 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_4_dpot_2912 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_5_dpot_2913 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_6_dpot_2914 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_7_dpot_2915 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_8_dpot_2916 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_9_dpot_2917 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_10_dpot_2918 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_11_dpot_2919 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_12_dpot_2920 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_13_dpot_2921 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_14_dpot_2922 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_15_dpot_2923 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_16_dpot_2924 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_17_dpot_2925 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_18_dpot_2926 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_19_dpot_2927 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_20_dpot_2928 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_21_dpot_2929 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_22_dpot_2930 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_23_dpot_2931 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_24_dpot_2932 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_25_dpot_2933 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_26_dpot_2934 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_27_dpot_2935 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_28_dpot_2936 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_29_dpot_2937 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_30_dpot_2938 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_20_31_dpot_2939 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0473_inv1_rstpot_2940 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0473_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_0_dpot_2942 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_1_dpot_2943 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_2_dpot_2944 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_3_dpot_2945 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_4_dpot_2946 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_5_dpot_2947 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_6_dpot_2948 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_7_dpot_2949 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_8_dpot_2950 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_9_dpot_2951 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_10_dpot_2952 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_11_dpot_2953 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_12_dpot_2954 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_13_dpot_2955 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_14_dpot_2956 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_15_dpot_2957 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_16_dpot_2958 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_17_dpot_2959 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_18_dpot_2960 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_19_dpot_2961 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_20_dpot_2962 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_21_dpot_2963 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_22_dpot_2964 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_23_dpot_2965 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_24_dpot_2966 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_25_dpot_2967 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_26_dpot_2968 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_27_dpot_2969 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_28_dpot_2970 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_29_dpot_2971 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_30_dpot_2972 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_19_31_dpot_2973 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0466_inv1_rstpot_2974 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0466_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_0_dpot_2976 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_1_dpot_2977 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_2_dpot_2978 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_3_dpot_2979 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_4_dpot_2980 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_5_dpot_2981 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_6_dpot_2982 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_7_dpot_2983 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_8_dpot_2984 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_9_dpot_2985 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_10_dpot_2986 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_11_dpot_2987 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_12_dpot_2988 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_13_dpot_2989 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_14_dpot_2990 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_15_dpot_2991 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_16_dpot_2992 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_17_dpot_2993 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_18_dpot_2994 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_19_dpot_2995 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_20_dpot_2996 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_21_dpot_2997 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_22_dpot_2998 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_23_dpot_2999 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_24_dpot_3000 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_25_dpot_3001 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_26_dpot_3002 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_27_dpot_3003 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_28_dpot_3004 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_29_dpot_3005 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_30_dpot_3006 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_18_31_dpot_3007 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0459_inv1_rstpot_3008 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0459_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_0_dpot_3010 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_1_dpot_3011 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_2_dpot_3012 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_3_dpot_3013 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_4_dpot_3014 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_5_dpot_3015 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_6_dpot_3016 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_7_dpot_3017 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_8_dpot_3018 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_9_dpot_3019 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_10_dpot_3020 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_11_dpot_3021 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_12_dpot_3022 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_13_dpot_3023 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_14_dpot_3024 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_15_dpot_3025 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_16_dpot_3026 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_17_dpot_3027 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_18_dpot_3028 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_19_dpot_3029 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_20_dpot_3030 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_21_dpot_3031 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_22_dpot_3032 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_23_dpot_3033 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_24_dpot_3034 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_25_dpot_3035 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_26_dpot_3036 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_27_dpot_3037 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_28_dpot_3038 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_29_dpot_3039 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_30_dpot_3040 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_17_31_dpot_3041 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0452_inv1_rstpot_3042 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0452_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_0_dpot_3044 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_1_dpot_3045 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_2_dpot_3046 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_3_dpot_3047 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_4_dpot_3048 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_5_dpot_3049 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_6_dpot_3050 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_7_dpot_3051 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_8_dpot_3052 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_9_dpot_3053 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_10_dpot_3054 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_11_dpot_3055 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_12_dpot_3056 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_13_dpot_3057 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_14_dpot_3058 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_15_dpot_3059 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_16_dpot_3060 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_17_dpot_3061 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_18_dpot_3062 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_19_dpot_3063 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_20_dpot_3064 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_21_dpot_3065 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_22_dpot_3066 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_23_dpot_3067 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_24_dpot_3068 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_25_dpot_3069 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_26_dpot_3070 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_27_dpot_3071 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_28_dpot_3072 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_29_dpot_3073 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_30_dpot_3074 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_16_31_dpot_3075 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0445_inv1_rstpot_3076 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0445_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_0_dpot_3078 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_1_dpot_3079 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_2_dpot_3080 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_3_dpot_3081 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_4_dpot_3082 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_5_dpot_3083 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_6_dpot_3084 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_7_dpot_3085 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_8_dpot_3086 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_9_dpot_3087 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_10_dpot_3088 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_11_dpot_3089 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_12_dpot_3090 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_13_dpot_3091 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_14_dpot_3092 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_15_dpot_3093 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_16_dpot_3094 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_17_dpot_3095 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_18_dpot_3096 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_19_dpot_3097 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_20_dpot_3098 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_21_dpot_3099 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_22_dpot_3100 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_23_dpot_3101 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_24_dpot_3102 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_25_dpot_3103 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_26_dpot_3104 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_27_dpot_3105 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_28_dpot_3106 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_29_dpot_3107 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_30_dpot_3108 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_15_31_dpot_3109 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0438_inv1_rstpot_3110 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0438_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_0_dpot_3112 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_1_dpot_3113 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_2_dpot_3114 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_3_dpot_3115 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_4_dpot_3116 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_5_dpot_3117 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_6_dpot_3118 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_7_dpot_3119 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_8_dpot_3120 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_9_dpot_3121 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_10_dpot_3122 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_11_dpot_3123 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_12_dpot_3124 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_13_dpot_3125 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_14_dpot_3126 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_15_dpot_3127 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_16_dpot_3128 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_17_dpot_3129 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_18_dpot_3130 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_19_dpot_3131 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_20_dpot_3132 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_21_dpot_3133 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_22_dpot_3134 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_23_dpot_3135 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_24_dpot_3136 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_25_dpot_3137 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_26_dpot_3138 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_27_dpot_3139 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_28_dpot_3140 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_29_dpot_3141 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_30_dpot_3142 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_14_31_dpot_3143 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0431_inv1_rstpot_3144 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0431_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_0_dpot_3146 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_1_dpot_3147 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_2_dpot_3148 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_3_dpot_3149 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_4_dpot_3150 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_5_dpot_3151 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_6_dpot_3152 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_7_dpot_3153 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_8_dpot_3154 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_9_dpot_3155 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_10_dpot_3156 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_11_dpot_3157 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_12_dpot_3158 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_13_dpot_3159 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_14_dpot_3160 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_15_dpot_3161 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_16_dpot_3162 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_17_dpot_3163 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_18_dpot_3164 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_19_dpot_3165 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_20_dpot_3166 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_21_dpot_3167 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_22_dpot_3168 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_23_dpot_3169 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_24_dpot_3170 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_25_dpot_3171 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_26_dpot_3172 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_27_dpot_3173 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_28_dpot_3174 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_29_dpot_3175 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_30_dpot_3176 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_13_31_dpot_3177 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0424_inv1_rstpot_3178 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0424_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_0_dpot_3180 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_1_dpot_3181 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_2_dpot_3182 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_3_dpot_3183 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_4_dpot_3184 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_5_dpot_3185 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_6_dpot_3186 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_7_dpot_3187 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_8_dpot_3188 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_9_dpot_3189 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_10_dpot_3190 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_11_dpot_3191 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_12_dpot_3192 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_13_dpot_3193 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_14_dpot_3194 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_15_dpot_3195 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_16_dpot_3196 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_17_dpot_3197 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_18_dpot_3198 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_19_dpot_3199 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_20_dpot_3200 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_21_dpot_3201 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_22_dpot_3202 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_23_dpot_3203 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_24_dpot_3204 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_25_dpot_3205 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_26_dpot_3206 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_27_dpot_3207 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_28_dpot_3208 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_29_dpot_3209 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_30_dpot_3210 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_12_31_dpot_3211 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0417_inv1_rstpot_3212 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0417_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_0_dpot_3214 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_1_dpot_3215 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_2_dpot_3216 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_3_dpot_3217 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_4_dpot_3218 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_5_dpot_3219 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_6_dpot_3220 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_7_dpot_3221 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_8_dpot_3222 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_9_dpot_3223 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_10_dpot_3224 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_11_dpot_3225 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_12_dpot_3226 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_13_dpot_3227 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_14_dpot_3228 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_15_dpot_3229 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_16_dpot_3230 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_17_dpot_3231 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_18_dpot_3232 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_19_dpot_3233 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_20_dpot_3234 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_21_dpot_3235 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_22_dpot_3236 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_23_dpot_3237 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_24_dpot_3238 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_25_dpot_3239 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_26_dpot_3240 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_27_dpot_3241 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_28_dpot_3242 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_29_dpot_3243 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_30_dpot_3244 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_11_31_dpot_3245 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0410_inv1_rstpot_3246 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0410_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_0_dpot_3248 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_1_dpot_3249 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_2_dpot_3250 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_3_dpot_3251 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_4_dpot_3252 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_5_dpot_3253 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_6_dpot_3254 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_7_dpot_3255 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_8_dpot_3256 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_9_dpot_3257 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_10_dpot_3258 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_11_dpot_3259 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_12_dpot_3260 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_13_dpot_3261 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_14_dpot_3262 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_15_dpot_3263 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_16_dpot_3264 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_17_dpot_3265 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_18_dpot_3266 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_19_dpot_3267 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_20_dpot_3268 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_21_dpot_3269 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_22_dpot_3270 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_23_dpot_3271 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_24_dpot_3272 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_25_dpot_3273 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_26_dpot_3274 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_27_dpot_3275 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_28_dpot_3276 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_29_dpot_3277 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_30_dpot_3278 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_10_31_dpot_3279 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0403_inv1_rstpot_3280 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0403_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_0_dpot_3282 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_1_dpot_3283 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_2_dpot_3284 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_3_dpot_3285 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_4_dpot_3286 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_5_dpot_3287 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_6_dpot_3288 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_7_dpot_3289 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_8_dpot_3290 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_9_dpot_3291 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_10_dpot_3292 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_11_dpot_3293 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_12_dpot_3294 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_13_dpot_3295 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_14_dpot_3296 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_15_dpot_3297 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_16_dpot_3298 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_17_dpot_3299 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_18_dpot_3300 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_19_dpot_3301 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_20_dpot_3302 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_21_dpot_3303 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_22_dpot_3304 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_23_dpot_3305 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_24_dpot_3306 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_25_dpot_3307 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_26_dpot_3308 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_27_dpot_3309 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_28_dpot_3310 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_29_dpot_3311 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_30_dpot_3312 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_9_31_dpot_3313 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0396_inv1_rstpot_3314 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0396_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_0_dpot_3316 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_1_dpot_3317 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_2_dpot_3318 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_3_dpot_3319 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_4_dpot_3320 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_5_dpot_3321 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_6_dpot_3322 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_7_dpot_3323 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_8_dpot_3324 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_9_dpot_3325 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_10_dpot_3326 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_11_dpot_3327 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_12_dpot_3328 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_13_dpot_3329 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_14_dpot_3330 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_15_dpot_3331 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_16_dpot_3332 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_17_dpot_3333 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_18_dpot_3334 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_19_dpot_3335 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_20_dpot_3336 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_21_dpot_3337 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_22_dpot_3338 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_23_dpot_3339 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_24_dpot_3340 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_25_dpot_3341 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_26_dpot_3342 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_27_dpot_3343 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_28_dpot_3344 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_29_dpot_3345 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_30_dpot_3346 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_8_31_dpot_3347 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0389_inv1_rstpot_3348 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0389_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_0_dpot_3350 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_1_dpot_3351 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_2_dpot_3352 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_3_dpot_3353 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_4_dpot_3354 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_5_dpot_3355 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_6_dpot_3356 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_7_dpot_3357 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_8_dpot_3358 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_9_dpot_3359 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_10_dpot_3360 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_11_dpot_3361 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_12_dpot_3362 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_13_dpot_3363 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_14_dpot_3364 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_15_dpot_3365 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_16_dpot_3366 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_17_dpot_3367 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_18_dpot_3368 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_19_dpot_3369 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_20_dpot_3370 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_21_dpot_3371 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_22_dpot_3372 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_23_dpot_3373 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_24_dpot_3374 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_25_dpot_3375 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_26_dpot_3376 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_27_dpot_3377 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_28_dpot_3378 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_29_dpot_3379 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_30_dpot_3380 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_7_31_dpot_3381 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0382_inv1_rstpot_3382 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0382_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_0_dpot_3384 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_1_dpot_3385 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_2_dpot_3386 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_3_dpot_3387 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_4_dpot_3388 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_5_dpot_3389 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_6_dpot_3390 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_7_dpot_3391 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_8_dpot_3392 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_9_dpot_3393 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_10_dpot_3394 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_11_dpot_3395 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_12_dpot_3396 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_13_dpot_3397 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_14_dpot_3398 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_15_dpot_3399 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_16_dpot_3400 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_17_dpot_3401 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_18_dpot_3402 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_19_dpot_3403 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_20_dpot_3404 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_21_dpot_3405 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_22_dpot_3406 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_23_dpot_3407 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_24_dpot_3408 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_25_dpot_3409 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_26_dpot_3410 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_27_dpot_3411 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_28_dpot_3412 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_29_dpot_3413 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_30_dpot_3414 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_6_31_dpot_3415 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0375_inv1_rstpot_3416 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0375_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_0_dpot_3418 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_1_dpot_3419 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_2_dpot_3420 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_3_dpot_3421 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_4_dpot_3422 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_5_dpot_3423 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_6_dpot_3424 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_7_dpot_3425 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_8_dpot_3426 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_9_dpot_3427 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_10_dpot_3428 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_11_dpot_3429 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_12_dpot_3430 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_13_dpot_3431 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_14_dpot_3432 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_15_dpot_3433 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_16_dpot_3434 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_17_dpot_3435 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_18_dpot_3436 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_19_dpot_3437 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_20_dpot_3438 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_21_dpot_3439 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_22_dpot_3440 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_23_dpot_3441 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_24_dpot_3442 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_25_dpot_3443 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_26_dpot_3444 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_27_dpot_3445 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_28_dpot_3446 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_29_dpot_3447 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_30_dpot_3448 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_5_31_dpot_3449 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0368_inv1_rstpot_3450 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0368_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_0_dpot_3452 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_1_dpot_3453 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_2_dpot_3454 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_3_dpot_3455 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_4_dpot_3456 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_5_dpot_3457 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_6_dpot_3458 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_7_dpot_3459 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_8_dpot_3460 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_9_dpot_3461 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_10_dpot_3462 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_11_dpot_3463 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_12_dpot_3464 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_13_dpot_3465 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_14_dpot_3466 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_15_dpot_3467 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_16_dpot_3468 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_17_dpot_3469 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_18_dpot_3470 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_19_dpot_3471 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_20_dpot_3472 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_21_dpot_3473 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_22_dpot_3474 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_23_dpot_3475 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_24_dpot_3476 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_25_dpot_3477 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_26_dpot_3478 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_27_dpot_3479 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_28_dpot_3480 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_29_dpot_3481 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_30_dpot_3482 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_4_31_dpot_3483 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0361_inv1_rstpot_3484 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0361_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_0_dpot_3486 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_1_dpot_3487 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_2_dpot_3488 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_3_dpot_3489 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_4_dpot_3490 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_5_dpot_3491 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_6_dpot_3492 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_7_dpot_3493 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_8_dpot_3494 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_9_dpot_3495 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_10_dpot_3496 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_11_dpot_3497 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_12_dpot_3498 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_13_dpot_3499 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_14_dpot_3500 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_15_dpot_3501 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_16_dpot_3502 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_17_dpot_3503 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_18_dpot_3504 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_19_dpot_3505 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_20_dpot_3506 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_21_dpot_3507 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_22_dpot_3508 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_23_dpot_3509 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_24_dpot_3510 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_25_dpot_3511 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_26_dpot_3512 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_27_dpot_3513 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_28_dpot_3514 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_29_dpot_3515 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_30_dpot_3516 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_3_31_dpot_3517 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0354_inv1_rstpot_3518 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0354_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_0_dpot_3520 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_1_dpot_3521 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_2_dpot_3522 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_3_dpot_3523 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_4_dpot_3524 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_5_dpot_3525 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_6_dpot_3526 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_7_dpot_3527 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_8_dpot_3528 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_9_dpot_3529 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_10_dpot_3530 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_11_dpot_3531 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_12_dpot_3532 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_13_dpot_3533 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_14_dpot_3534 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_15_dpot_3535 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_16_dpot_3536 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_17_dpot_3537 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_18_dpot_3538 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_19_dpot_3539 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_20_dpot_3540 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_21_dpot_3541 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_22_dpot_3542 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_23_dpot_3543 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_24_dpot_3544 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_25_dpot_3545 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_26_dpot_3546 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_27_dpot_3547 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_28_dpot_3548 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_29_dpot_3549 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_30_dpot_3550 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_2_31_dpot_3551 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0347_inv1_rstpot_3552 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0347_inv1_cepot : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_0_dpot_3554 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_1_dpot_3555 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_2_dpot_3556 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_3_dpot_3557 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_4_dpot_3558 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_5_dpot_3559 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_6_dpot_3560 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_7_dpot_3561 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_8_dpot_3562 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_9_dpot_3563 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_10_dpot_3564 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_11_dpot_3565 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_12_dpot_3566 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_13_dpot_3567 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_14_dpot_3568 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_15_dpot_3569 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_16_dpot_3570 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_17_dpot_3571 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_18_dpot_3572 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_19_dpot_3573 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_20_dpot_3574 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_21_dpot_3575 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_22_dpot_3576 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_23_dpot_3577 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_24_dpot_3578 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_25_dpot_3579 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_26_dpot_3580 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_27_dpot_3581 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_28_dpot_3582 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_29_dpot_3583 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_30_dpot_3584 : STD_LOGIC; 
  signal MIPSProcInst_registers_registers_1_31_dpot_3585 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_1_3586 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_1_3587 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_1_3588 : STD_LOGIC; 
  signal HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_170_o11_3589 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0557_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0550_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0543_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0536_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0529_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0522_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0515_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0508_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0501_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0494_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0487_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0480_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0473_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0466_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0459_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0452_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0445_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0438_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0431_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0424_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0417_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0410_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0403_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0396_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0389_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0382_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0375_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0368_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0361_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0354_inv1_rstpot1 : STD_LOGIC; 
  signal MIPSProcInst_registers_n0347_inv1_rstpot1 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N95 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N97 : STD_LOGIC; 
  signal NLW_InstrMem_douta_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_InstrMem_douta_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_InstrMem_douta_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_InstrMem_douta_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_InstrMem_douta_6_UNCONNECTED : STD_LOGIC; 
  signal MIPSProcInst_imem_address : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MIPSProcInst_ALU_result : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MIPSProcInst_registers_data2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_intWrData : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_iIntAddress : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal hcIMemReadData : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal procDMemReadData : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal hcDMemReadData : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MIPSProcInst_decode_ALU_op : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal MIPSProcInst_program_counter_address_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MIPSProcInst_registers_data1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_31 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_30 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_29 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_28 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_27 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_26 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_25 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_24 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_23 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_22 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_21 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_20 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_19 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_18 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_17 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_16 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_15 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_14 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_13 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_12 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_11 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_10 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_9 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_8 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_7 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_6 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_5 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_4 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_3 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_registers_registers_1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPSProcInst_program_counter_next_addr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MIPSProcInst_decode_decode_func_ALU_op : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal MIPSProcInst_decode_decode_op_ALU_op : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal MIPSProcInst_decode_decode_op_GND_20_o_GND_20_o_mux_13_OUT : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal MIPSProcInst_ALU_Maddsub_n0029_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MIPSProcInst_ALU_Maddsub_n0029_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal MIPSProcInst_ALU_n0029 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_ut_bg_counter : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal HostCommInst_Result : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_txData : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_ut_ur_rxData : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal HostCommInst_regReadData : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_txChar : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal HostCommInst_UARTHandlerInst_up_dataNibble : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_txNibble : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_binByteCount : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_dataParam : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_addrParam : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_up_readDataS : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_ut_ut_dataBuf : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_ut_ut_count16 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_ut_ut_bitCount : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_ut_ur_dataBuf : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_ut_ur_bitCount : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_ut_ur_count16 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal HostCommInst_UARTHandlerInst_ut_ur_inSync : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  XST_VCC : VCC
    port map (
      P => leds_1_OBUF_150
    );
  XST_GND : GND
    port map (
      G => leds_0_OBUF_151
    );
  MIPSProcInst_control_state_FSM_FFd2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_control_state_FSM_FFd2_In,
      Q => MIPSProcInst_control_state_FSM_FFd2_155
    );
  MIPSProcInst_control_state_FSM_FFd1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_control_state_FSM_FFd1_In,
      Q => MIPSProcInst_control_state_FSM_FFd1_154
    );
  MIPSProcInst_control_read_instruction : FD
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_control_state_FSM_FFd2_In,
      Q => MIPSProcInst_control_read_instruction_171
    );
  MIPSProcInst_imem_address_0 : LD
    port map (
      D => MIPSProcInst_program_counter_address_out(0),
      G => MIPSProcInst_control_read_instruction_171,
      Q => MIPSProcInst_imem_address(0)
    );
  MIPSProcInst_imem_address_1 : LD
    port map (
      D => MIPSProcInst_program_counter_address_out(1),
      G => MIPSProcInst_control_read_instruction_171,
      Q => MIPSProcInst_imem_address(1)
    );
  MIPSProcInst_imem_address_7 : LD
    port map (
      D => MIPSProcInst_program_counter_address_out(7),
      G => MIPSProcInst_control_read_instruction_171,
      Q => MIPSProcInst_imem_address(7)
    );
  MIPSProcInst_imem_address_3 : LD
    port map (
      D => MIPSProcInst_program_counter_address_out(3),
      G => MIPSProcInst_control_read_instruction_171,
      Q => MIPSProcInst_imem_address(3)
    );
  MIPSProcInst_imem_address_4 : LD
    port map (
      D => MIPSProcInst_program_counter_address_out(4),
      G => MIPSProcInst_control_read_instruction_171,
      Q => MIPSProcInst_imem_address(4)
    );
  MIPSProcInst_imem_address_2 : LD
    port map (
      D => MIPSProcInst_program_counter_address_out(2),
      G => MIPSProcInst_control_read_instruction_171,
      Q => MIPSProcInst_imem_address(2)
    );
  MIPSProcInst_imem_address_6 : LD
    port map (
      D => MIPSProcInst_program_counter_address_out(6),
      G => MIPSProcInst_control_read_instruction_171,
      Q => MIPSProcInst_imem_address(6)
    );
  MIPSProcInst_imem_address_5 : LD
    port map (
      D => MIPSProcInst_program_counter_address_out(5),
      G => MIPSProcInst_control_read_instruction_171,
      Q => MIPSProcInst_imem_address(5)
    );
  MIPSProcInst_registers_mux63_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(9),
      I1 => MIPSProcInst_registers_registers_17(9),
      I2 => MIPSProcInst_registers_registers_19(9),
      I3 => MIPSProcInst_registers_registers_18(9),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux63_7_205
    );
  MIPSProcInst_registers_mux63_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(9),
      I1 => MIPSProcInst_registers_registers_21(9),
      I2 => MIPSProcInst_registers_registers_23(9),
      I3 => MIPSProcInst_registers_registers_22(9),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux63_8_206
    );
  MIPSProcInst_registers_mux63_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(9),
      I1 => MIPSProcInst_registers_registers_25(9),
      I2 => MIPSProcInst_registers_registers_27(9),
      I3 => MIPSProcInst_registers_registers_26(9),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux63_81_207
    );
  MIPSProcInst_registers_mux63_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(9),
      I1 => MIPSProcInst_registers_registers_29(9),
      I2 => MIPSProcInst_registers_registers_31(9),
      I3 => MIPSProcInst_registers_registers_30(9),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux63_9_208
    );
  MIPSProcInst_registers_mux63_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux63_81_207,
      I3 => MIPSProcInst_registers_mux63_9_208,
      I4 => MIPSProcInst_registers_mux63_8_206,
      I5 => MIPSProcInst_registers_mux63_7_205,
      O => MIPSProcInst_registers_mux63_3_209
    );
  MIPSProcInst_registers_mux63_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(9),
      I1 => MIPSProcInst_registers_registers_5(9),
      I2 => MIPSProcInst_registers_registers_7(9),
      I3 => MIPSProcInst_registers_registers_6(9),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux63_91_211
    );
  MIPSProcInst_registers_mux63_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(9),
      I1 => MIPSProcInst_registers_registers_9(9),
      I2 => MIPSProcInst_registers_registers_11(9),
      I3 => MIPSProcInst_registers_registers_10(9),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux63_92_212
    );
  MIPSProcInst_registers_mux63_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(9),
      I1 => MIPSProcInst_registers_registers_13(9),
      I2 => MIPSProcInst_registers_registers_15(9),
      I3 => MIPSProcInst_registers_registers_14(9),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux63_10_213
    );
  MIPSProcInst_registers_mux63_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux63_92_212,
      I3 => MIPSProcInst_registers_mux63_10_213,
      I4 => MIPSProcInst_registers_mux63_91_211,
      I5 => MIPSProcInst_registers_mux63_82_210,
      O => MIPSProcInst_registers_mux63_4_214
    );
  MIPSProcInst_registers_mux62_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(8),
      I1 => MIPSProcInst_registers_registers_17(8),
      I2 => MIPSProcInst_registers_registers_19(8),
      I3 => MIPSProcInst_registers_registers_18(8),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux62_7_215
    );
  MIPSProcInst_registers_mux62_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(8),
      I1 => MIPSProcInst_registers_registers_21(8),
      I2 => MIPSProcInst_registers_registers_23(8),
      I3 => MIPSProcInst_registers_registers_22(8),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux62_8_216
    );
  MIPSProcInst_registers_mux62_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(8),
      I1 => MIPSProcInst_registers_registers_25(8),
      I2 => MIPSProcInst_registers_registers_27(8),
      I3 => MIPSProcInst_registers_registers_26(8),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux62_81_217
    );
  MIPSProcInst_registers_mux62_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(8),
      I1 => MIPSProcInst_registers_registers_29(8),
      I2 => MIPSProcInst_registers_registers_31(8),
      I3 => MIPSProcInst_registers_registers_30(8),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux62_9_218
    );
  MIPSProcInst_registers_mux62_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux62_81_217,
      I3 => MIPSProcInst_registers_mux62_9_218,
      I4 => MIPSProcInst_registers_mux62_8_216,
      I5 => MIPSProcInst_registers_mux62_7_215,
      O => MIPSProcInst_registers_mux62_3_219
    );
  MIPSProcInst_registers_mux62_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(8),
      I1 => MIPSProcInst_registers_registers_5(8),
      I2 => MIPSProcInst_registers_registers_7(8),
      I3 => MIPSProcInst_registers_registers_6(8),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux62_91_221
    );
  MIPSProcInst_registers_mux62_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(8),
      I1 => MIPSProcInst_registers_registers_9(8),
      I2 => MIPSProcInst_registers_registers_11(8),
      I3 => MIPSProcInst_registers_registers_10(8),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux62_92_222
    );
  MIPSProcInst_registers_mux62_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(8),
      I1 => MIPSProcInst_registers_registers_13(8),
      I2 => MIPSProcInst_registers_registers_15(8),
      I3 => MIPSProcInst_registers_registers_14(8),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux62_10_223
    );
  MIPSProcInst_registers_mux62_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux62_92_222,
      I3 => MIPSProcInst_registers_mux62_10_223,
      I4 => MIPSProcInst_registers_mux62_91_221,
      I5 => MIPSProcInst_registers_mux62_82_220,
      O => MIPSProcInst_registers_mux62_4_224
    );
  MIPSProcInst_registers_mux61_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(7),
      I1 => MIPSProcInst_registers_registers_17(7),
      I2 => MIPSProcInst_registers_registers_19(7),
      I3 => MIPSProcInst_registers_registers_18(7),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux61_7_225
    );
  MIPSProcInst_registers_mux61_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(7),
      I1 => MIPSProcInst_registers_registers_21(7),
      I2 => MIPSProcInst_registers_registers_23(7),
      I3 => MIPSProcInst_registers_registers_22(7),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux61_8_226
    );
  MIPSProcInst_registers_mux61_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(7),
      I1 => MIPSProcInst_registers_registers_25(7),
      I2 => MIPSProcInst_registers_registers_27(7),
      I3 => MIPSProcInst_registers_registers_26(7),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux61_81_227
    );
  MIPSProcInst_registers_mux61_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(7),
      I1 => MIPSProcInst_registers_registers_29(7),
      I2 => MIPSProcInst_registers_registers_31(7),
      I3 => MIPSProcInst_registers_registers_30(7),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux61_9_228
    );
  MIPSProcInst_registers_mux61_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux61_81_227,
      I3 => MIPSProcInst_registers_mux61_9_228,
      I4 => MIPSProcInst_registers_mux61_8_226,
      I5 => MIPSProcInst_registers_mux61_7_225,
      O => MIPSProcInst_registers_mux61_3_229
    );
  MIPSProcInst_registers_mux61_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(7),
      I1 => MIPSProcInst_registers_registers_5(7),
      I2 => MIPSProcInst_registers_registers_7(7),
      I3 => MIPSProcInst_registers_registers_6(7),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux61_91_231
    );
  MIPSProcInst_registers_mux61_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(7),
      I1 => MIPSProcInst_registers_registers_9(7),
      I2 => MIPSProcInst_registers_registers_11(7),
      I3 => MIPSProcInst_registers_registers_10(7),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux61_92_232
    );
  MIPSProcInst_registers_mux61_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(7),
      I1 => MIPSProcInst_registers_registers_13(7),
      I2 => MIPSProcInst_registers_registers_15(7),
      I3 => MIPSProcInst_registers_registers_14(7),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux61_10_233
    );
  MIPSProcInst_registers_mux61_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux61_92_232,
      I3 => MIPSProcInst_registers_mux61_10_233,
      I4 => MIPSProcInst_registers_mux61_91_231,
      I5 => MIPSProcInst_registers_mux61_82_230,
      O => MIPSProcInst_registers_mux61_4_234
    );
  MIPSProcInst_registers_mux60_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(6),
      I1 => MIPSProcInst_registers_registers_17(6),
      I2 => MIPSProcInst_registers_registers_19(6),
      I3 => MIPSProcInst_registers_registers_18(6),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux60_7_235
    );
  MIPSProcInst_registers_mux60_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(6),
      I1 => MIPSProcInst_registers_registers_21(6),
      I2 => MIPSProcInst_registers_registers_23(6),
      I3 => MIPSProcInst_registers_registers_22(6),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux60_8_236
    );
  MIPSProcInst_registers_mux60_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(6),
      I1 => MIPSProcInst_registers_registers_25(6),
      I2 => MIPSProcInst_registers_registers_27(6),
      I3 => MIPSProcInst_registers_registers_26(6),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux60_81_237
    );
  MIPSProcInst_registers_mux60_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(6),
      I1 => MIPSProcInst_registers_registers_29(6),
      I2 => MIPSProcInst_registers_registers_31(6),
      I3 => MIPSProcInst_registers_registers_30(6),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux60_9_238
    );
  MIPSProcInst_registers_mux60_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux60_81_237,
      I3 => MIPSProcInst_registers_mux60_9_238,
      I4 => MIPSProcInst_registers_mux60_8_236,
      I5 => MIPSProcInst_registers_mux60_7_235,
      O => MIPSProcInst_registers_mux60_3_239
    );
  MIPSProcInst_registers_mux60_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(6),
      I1 => MIPSProcInst_registers_registers_5(6),
      I2 => MIPSProcInst_registers_registers_7(6),
      I3 => MIPSProcInst_registers_registers_6(6),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux60_91_241
    );
  MIPSProcInst_registers_mux60_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(6),
      I1 => MIPSProcInst_registers_registers_9(6),
      I2 => MIPSProcInst_registers_registers_11(6),
      I3 => MIPSProcInst_registers_registers_10(6),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux60_92_242
    );
  MIPSProcInst_registers_mux60_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(6),
      I1 => MIPSProcInst_registers_registers_13(6),
      I2 => MIPSProcInst_registers_registers_15(6),
      I3 => MIPSProcInst_registers_registers_14(6),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux60_10_243
    );
  MIPSProcInst_registers_mux60_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux60_92_242,
      I3 => MIPSProcInst_registers_mux60_10_243,
      I4 => MIPSProcInst_registers_mux60_91_241,
      I5 => MIPSProcInst_registers_mux60_82_240,
      O => MIPSProcInst_registers_mux60_4_244
    );
  MIPSProcInst_registers_mux59_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(5),
      I1 => MIPSProcInst_registers_registers_17(5),
      I2 => MIPSProcInst_registers_registers_19(5),
      I3 => MIPSProcInst_registers_registers_18(5),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux59_7_245
    );
  MIPSProcInst_registers_mux59_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(5),
      I1 => MIPSProcInst_registers_registers_21(5),
      I2 => MIPSProcInst_registers_registers_23(5),
      I3 => MIPSProcInst_registers_registers_22(5),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux59_8_246
    );
  MIPSProcInst_registers_mux59_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(5),
      I1 => MIPSProcInst_registers_registers_25(5),
      I2 => MIPSProcInst_registers_registers_27(5),
      I3 => MIPSProcInst_registers_registers_26(5),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux59_81_247
    );
  MIPSProcInst_registers_mux59_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(5),
      I1 => MIPSProcInst_registers_registers_29(5),
      I2 => MIPSProcInst_registers_registers_31(5),
      I3 => MIPSProcInst_registers_registers_30(5),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux59_9_248
    );
  MIPSProcInst_registers_mux59_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux59_81_247,
      I3 => MIPSProcInst_registers_mux59_9_248,
      I4 => MIPSProcInst_registers_mux59_8_246,
      I5 => MIPSProcInst_registers_mux59_7_245,
      O => MIPSProcInst_registers_mux59_3_249
    );
  MIPSProcInst_registers_mux59_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(5),
      I1 => MIPSProcInst_registers_registers_5(5),
      I2 => MIPSProcInst_registers_registers_7(5),
      I3 => MIPSProcInst_registers_registers_6(5),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux59_91_251
    );
  MIPSProcInst_registers_mux59_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(5),
      I1 => MIPSProcInst_registers_registers_9(5),
      I2 => MIPSProcInst_registers_registers_11(5),
      I3 => MIPSProcInst_registers_registers_10(5),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux59_92_252
    );
  MIPSProcInst_registers_mux59_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(5),
      I1 => MIPSProcInst_registers_registers_13(5),
      I2 => MIPSProcInst_registers_registers_15(5),
      I3 => MIPSProcInst_registers_registers_14(5),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux59_10_253
    );
  MIPSProcInst_registers_mux59_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux59_92_252,
      I3 => MIPSProcInst_registers_mux59_10_253,
      I4 => MIPSProcInst_registers_mux59_91_251,
      I5 => MIPSProcInst_registers_mux59_82_250,
      O => MIPSProcInst_registers_mux59_4_254
    );
  MIPSProcInst_registers_mux58_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(4),
      I1 => MIPSProcInst_registers_registers_17(4),
      I2 => MIPSProcInst_registers_registers_19(4),
      I3 => MIPSProcInst_registers_registers_18(4),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux58_7_255
    );
  MIPSProcInst_registers_mux58_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(4),
      I1 => MIPSProcInst_registers_registers_21(4),
      I2 => MIPSProcInst_registers_registers_23(4),
      I3 => MIPSProcInst_registers_registers_22(4),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux58_8_256
    );
  MIPSProcInst_registers_mux58_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(4),
      I1 => MIPSProcInst_registers_registers_25(4),
      I2 => MIPSProcInst_registers_registers_27(4),
      I3 => MIPSProcInst_registers_registers_26(4),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux58_81_257
    );
  MIPSProcInst_registers_mux58_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(4),
      I1 => MIPSProcInst_registers_registers_29(4),
      I2 => MIPSProcInst_registers_registers_31(4),
      I3 => MIPSProcInst_registers_registers_30(4),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux58_9_258
    );
  MIPSProcInst_registers_mux58_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux58_81_257,
      I3 => MIPSProcInst_registers_mux58_9_258,
      I4 => MIPSProcInst_registers_mux58_8_256,
      I5 => MIPSProcInst_registers_mux58_7_255,
      O => MIPSProcInst_registers_mux58_3_259
    );
  MIPSProcInst_registers_mux58_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(4),
      I1 => MIPSProcInst_registers_registers_5(4),
      I2 => MIPSProcInst_registers_registers_7(4),
      I3 => MIPSProcInst_registers_registers_6(4),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux58_91_261
    );
  MIPSProcInst_registers_mux58_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(4),
      I1 => MIPSProcInst_registers_registers_9(4),
      I2 => MIPSProcInst_registers_registers_11(4),
      I3 => MIPSProcInst_registers_registers_10(4),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux58_92_262
    );
  MIPSProcInst_registers_mux58_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(4),
      I1 => MIPSProcInst_registers_registers_13(4),
      I2 => MIPSProcInst_registers_registers_15(4),
      I3 => MIPSProcInst_registers_registers_14(4),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux58_10_263
    );
  MIPSProcInst_registers_mux58_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux58_92_262,
      I3 => MIPSProcInst_registers_mux58_10_263,
      I4 => MIPSProcInst_registers_mux58_91_261,
      I5 => MIPSProcInst_registers_mux58_82_260,
      O => MIPSProcInst_registers_mux58_4_264
    );
  MIPSProcInst_registers_mux57_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(3),
      I1 => MIPSProcInst_registers_registers_17(3),
      I2 => MIPSProcInst_registers_registers_19(3),
      I3 => MIPSProcInst_registers_registers_18(3),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux57_7_265
    );
  MIPSProcInst_registers_mux57_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(3),
      I1 => MIPSProcInst_registers_registers_21(3),
      I2 => MIPSProcInst_registers_registers_23(3),
      I3 => MIPSProcInst_registers_registers_22(3),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux57_8_266
    );
  MIPSProcInst_registers_mux57_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(3),
      I1 => MIPSProcInst_registers_registers_25(3),
      I2 => MIPSProcInst_registers_registers_27(3),
      I3 => MIPSProcInst_registers_registers_26(3),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux57_81_267
    );
  MIPSProcInst_registers_mux57_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(3),
      I1 => MIPSProcInst_registers_registers_29(3),
      I2 => MIPSProcInst_registers_registers_31(3),
      I3 => MIPSProcInst_registers_registers_30(3),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux57_9_268
    );
  MIPSProcInst_registers_mux57_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux57_81_267,
      I3 => MIPSProcInst_registers_mux57_9_268,
      I4 => MIPSProcInst_registers_mux57_8_266,
      I5 => MIPSProcInst_registers_mux57_7_265,
      O => MIPSProcInst_registers_mux57_3_269
    );
  MIPSProcInst_registers_mux57_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(3),
      I1 => MIPSProcInst_registers_registers_5(3),
      I2 => MIPSProcInst_registers_registers_7(3),
      I3 => MIPSProcInst_registers_registers_6(3),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux57_91_271
    );
  MIPSProcInst_registers_mux57_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(3),
      I1 => MIPSProcInst_registers_registers_9(3),
      I2 => MIPSProcInst_registers_registers_11(3),
      I3 => MIPSProcInst_registers_registers_10(3),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux57_92_272
    );
  MIPSProcInst_registers_mux57_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(3),
      I1 => MIPSProcInst_registers_registers_13(3),
      I2 => MIPSProcInst_registers_registers_15(3),
      I3 => MIPSProcInst_registers_registers_14(3),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux57_10_273
    );
  MIPSProcInst_registers_mux57_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux57_92_272,
      I3 => MIPSProcInst_registers_mux57_10_273,
      I4 => MIPSProcInst_registers_mux57_91_271,
      I5 => MIPSProcInst_registers_mux57_82_270,
      O => MIPSProcInst_registers_mux57_4_274
    );
  MIPSProcInst_registers_mux56_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(31),
      I1 => MIPSProcInst_registers_registers_17(31),
      I2 => MIPSProcInst_registers_registers_19(31),
      I3 => MIPSProcInst_registers_registers_18(31),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux56_7_275
    );
  MIPSProcInst_registers_mux56_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(31),
      I1 => MIPSProcInst_registers_registers_21(31),
      I2 => MIPSProcInst_registers_registers_23(31),
      I3 => MIPSProcInst_registers_registers_22(31),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux56_8_276
    );
  MIPSProcInst_registers_mux56_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(31),
      I1 => MIPSProcInst_registers_registers_25(31),
      I2 => MIPSProcInst_registers_registers_27(31),
      I3 => MIPSProcInst_registers_registers_26(31),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux56_81_277
    );
  MIPSProcInst_registers_mux56_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(31),
      I1 => MIPSProcInst_registers_registers_29(31),
      I2 => MIPSProcInst_registers_registers_31(31),
      I3 => MIPSProcInst_registers_registers_30(31),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux56_9_278
    );
  MIPSProcInst_registers_mux56_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux56_81_277,
      I3 => MIPSProcInst_registers_mux56_9_278,
      I4 => MIPSProcInst_registers_mux56_8_276,
      I5 => MIPSProcInst_registers_mux56_7_275,
      O => MIPSProcInst_registers_mux56_3_279
    );
  MIPSProcInst_registers_mux56_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(31),
      I1 => MIPSProcInst_registers_registers_5(31),
      I2 => MIPSProcInst_registers_registers_7(31),
      I3 => MIPSProcInst_registers_registers_6(31),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux56_91_281
    );
  MIPSProcInst_registers_mux56_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(31),
      I1 => MIPSProcInst_registers_registers_9(31),
      I2 => MIPSProcInst_registers_registers_11(31),
      I3 => MIPSProcInst_registers_registers_10(31),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux56_92_282
    );
  MIPSProcInst_registers_mux56_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(31),
      I1 => MIPSProcInst_registers_registers_13(31),
      I2 => MIPSProcInst_registers_registers_15(31),
      I3 => MIPSProcInst_registers_registers_14(31),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux56_10_283
    );
  MIPSProcInst_registers_mux56_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux56_92_282,
      I3 => MIPSProcInst_registers_mux56_10_283,
      I4 => MIPSProcInst_registers_mux56_91_281,
      I5 => MIPSProcInst_registers_mux56_82_280,
      O => MIPSProcInst_registers_mux56_4_284
    );
  MIPSProcInst_registers_mux55_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(30),
      I1 => MIPSProcInst_registers_registers_17(30),
      I2 => MIPSProcInst_registers_registers_19(30),
      I3 => MIPSProcInst_registers_registers_18(30),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux55_7_285
    );
  MIPSProcInst_registers_mux55_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(30),
      I1 => MIPSProcInst_registers_registers_21(30),
      I2 => MIPSProcInst_registers_registers_23(30),
      I3 => MIPSProcInst_registers_registers_22(30),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux55_8_286
    );
  MIPSProcInst_registers_mux55_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(30),
      I1 => MIPSProcInst_registers_registers_25(30),
      I2 => MIPSProcInst_registers_registers_27(30),
      I3 => MIPSProcInst_registers_registers_26(30),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux55_81_287
    );
  MIPSProcInst_registers_mux55_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(30),
      I1 => MIPSProcInst_registers_registers_29(30),
      I2 => MIPSProcInst_registers_registers_31(30),
      I3 => MIPSProcInst_registers_registers_30(30),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux55_9_288
    );
  MIPSProcInst_registers_mux55_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux55_81_287,
      I3 => MIPSProcInst_registers_mux55_9_288,
      I4 => MIPSProcInst_registers_mux55_8_286,
      I5 => MIPSProcInst_registers_mux55_7_285,
      O => MIPSProcInst_registers_mux55_3_289
    );
  MIPSProcInst_registers_mux55_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(30),
      I1 => MIPSProcInst_registers_registers_5(30),
      I2 => MIPSProcInst_registers_registers_7(30),
      I3 => MIPSProcInst_registers_registers_6(30),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux55_91_291
    );
  MIPSProcInst_registers_mux55_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(30),
      I1 => MIPSProcInst_registers_registers_9(30),
      I2 => MIPSProcInst_registers_registers_11(30),
      I3 => MIPSProcInst_registers_registers_10(30),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux55_92_292
    );
  MIPSProcInst_registers_mux55_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(30),
      I1 => MIPSProcInst_registers_registers_13(30),
      I2 => MIPSProcInst_registers_registers_15(30),
      I3 => MIPSProcInst_registers_registers_14(30),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux55_10_293
    );
  MIPSProcInst_registers_mux55_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux55_92_292,
      I3 => MIPSProcInst_registers_mux55_10_293,
      I4 => MIPSProcInst_registers_mux55_91_291,
      I5 => MIPSProcInst_registers_mux55_82_290,
      O => MIPSProcInst_registers_mux55_4_294
    );
  MIPSProcInst_registers_mux54_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(2),
      I1 => MIPSProcInst_registers_registers_17(2),
      I2 => MIPSProcInst_registers_registers_19(2),
      I3 => MIPSProcInst_registers_registers_18(2),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux54_7_295
    );
  MIPSProcInst_registers_mux54_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(2),
      I1 => MIPSProcInst_registers_registers_21(2),
      I2 => MIPSProcInst_registers_registers_23(2),
      I3 => MIPSProcInst_registers_registers_22(2),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux54_8_296
    );
  MIPSProcInst_registers_mux54_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(2),
      I1 => MIPSProcInst_registers_registers_25(2),
      I2 => MIPSProcInst_registers_registers_27(2),
      I3 => MIPSProcInst_registers_registers_26(2),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux54_81_297
    );
  MIPSProcInst_registers_mux54_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(2),
      I1 => MIPSProcInst_registers_registers_29(2),
      I2 => MIPSProcInst_registers_registers_31(2),
      I3 => MIPSProcInst_registers_registers_30(2),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux54_9_298
    );
  MIPSProcInst_registers_mux54_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux54_81_297,
      I3 => MIPSProcInst_registers_mux54_9_298,
      I4 => MIPSProcInst_registers_mux54_8_296,
      I5 => MIPSProcInst_registers_mux54_7_295,
      O => MIPSProcInst_registers_mux54_3_299
    );
  MIPSProcInst_registers_mux54_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(2),
      I1 => MIPSProcInst_registers_registers_5(2),
      I2 => MIPSProcInst_registers_registers_7(2),
      I3 => MIPSProcInst_registers_registers_6(2),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux54_91_301
    );
  MIPSProcInst_registers_mux54_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(2),
      I1 => MIPSProcInst_registers_registers_9(2),
      I2 => MIPSProcInst_registers_registers_11(2),
      I3 => MIPSProcInst_registers_registers_10(2),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux54_92_302
    );
  MIPSProcInst_registers_mux54_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(2),
      I1 => MIPSProcInst_registers_registers_13(2),
      I2 => MIPSProcInst_registers_registers_15(2),
      I3 => MIPSProcInst_registers_registers_14(2),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux54_10_303
    );
  MIPSProcInst_registers_mux54_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux54_92_302,
      I3 => MIPSProcInst_registers_mux54_10_303,
      I4 => MIPSProcInst_registers_mux54_91_301,
      I5 => MIPSProcInst_registers_mux54_82_300,
      O => MIPSProcInst_registers_mux54_4_304
    );
  MIPSProcInst_registers_mux53_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(29),
      I1 => MIPSProcInst_registers_registers_17(29),
      I2 => MIPSProcInst_registers_registers_19(29),
      I3 => MIPSProcInst_registers_registers_18(29),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux53_7_305
    );
  MIPSProcInst_registers_mux53_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(29),
      I1 => MIPSProcInst_registers_registers_21(29),
      I2 => MIPSProcInst_registers_registers_23(29),
      I3 => MIPSProcInst_registers_registers_22(29),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux53_8_306
    );
  MIPSProcInst_registers_mux53_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(29),
      I1 => MIPSProcInst_registers_registers_25(29),
      I2 => MIPSProcInst_registers_registers_27(29),
      I3 => MIPSProcInst_registers_registers_26(29),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux53_81_307
    );
  MIPSProcInst_registers_mux53_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(29),
      I1 => MIPSProcInst_registers_registers_29(29),
      I2 => MIPSProcInst_registers_registers_31(29),
      I3 => MIPSProcInst_registers_registers_30(29),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux53_9_308
    );
  MIPSProcInst_registers_mux53_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux53_81_307,
      I3 => MIPSProcInst_registers_mux53_9_308,
      I4 => MIPSProcInst_registers_mux53_8_306,
      I5 => MIPSProcInst_registers_mux53_7_305,
      O => MIPSProcInst_registers_mux53_3_309
    );
  MIPSProcInst_registers_mux53_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(29),
      I1 => MIPSProcInst_registers_registers_5(29),
      I2 => MIPSProcInst_registers_registers_7(29),
      I3 => MIPSProcInst_registers_registers_6(29),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux53_91_311
    );
  MIPSProcInst_registers_mux53_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(29),
      I1 => MIPSProcInst_registers_registers_9(29),
      I2 => MIPSProcInst_registers_registers_11(29),
      I3 => MIPSProcInst_registers_registers_10(29),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux53_92_312
    );
  MIPSProcInst_registers_mux53_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(29),
      I1 => MIPSProcInst_registers_registers_13(29),
      I2 => MIPSProcInst_registers_registers_15(29),
      I3 => MIPSProcInst_registers_registers_14(29),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux53_10_313
    );
  MIPSProcInst_registers_mux53_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux53_92_312,
      I3 => MIPSProcInst_registers_mux53_10_313,
      I4 => MIPSProcInst_registers_mux53_91_311,
      I5 => MIPSProcInst_registers_mux53_82_310,
      O => MIPSProcInst_registers_mux53_4_314
    );
  MIPSProcInst_registers_mux52_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(28),
      I1 => MIPSProcInst_registers_registers_17(28),
      I2 => MIPSProcInst_registers_registers_19(28),
      I3 => MIPSProcInst_registers_registers_18(28),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux52_7_315
    );
  MIPSProcInst_registers_mux52_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(28),
      I1 => MIPSProcInst_registers_registers_21(28),
      I2 => MIPSProcInst_registers_registers_23(28),
      I3 => MIPSProcInst_registers_registers_22(28),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux52_8_316
    );
  MIPSProcInst_registers_mux52_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(28),
      I1 => MIPSProcInst_registers_registers_25(28),
      I2 => MIPSProcInst_registers_registers_27(28),
      I3 => MIPSProcInst_registers_registers_26(28),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux52_81_317
    );
  MIPSProcInst_registers_mux52_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(28),
      I1 => MIPSProcInst_registers_registers_29(28),
      I2 => MIPSProcInst_registers_registers_31(28),
      I3 => MIPSProcInst_registers_registers_30(28),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux52_9_318
    );
  MIPSProcInst_registers_mux52_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux52_81_317,
      I3 => MIPSProcInst_registers_mux52_9_318,
      I4 => MIPSProcInst_registers_mux52_8_316,
      I5 => MIPSProcInst_registers_mux52_7_315,
      O => MIPSProcInst_registers_mux52_3_319
    );
  MIPSProcInst_registers_mux52_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(28),
      I1 => MIPSProcInst_registers_registers_5(28),
      I2 => MIPSProcInst_registers_registers_7(28),
      I3 => MIPSProcInst_registers_registers_6(28),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux52_91_321
    );
  MIPSProcInst_registers_mux52_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(28),
      I1 => MIPSProcInst_registers_registers_9(28),
      I2 => MIPSProcInst_registers_registers_11(28),
      I3 => MIPSProcInst_registers_registers_10(28),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux52_92_322
    );
  MIPSProcInst_registers_mux52_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(28),
      I1 => MIPSProcInst_registers_registers_13(28),
      I2 => MIPSProcInst_registers_registers_15(28),
      I3 => MIPSProcInst_registers_registers_14(28),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux52_10_323
    );
  MIPSProcInst_registers_mux52_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux52_92_322,
      I3 => MIPSProcInst_registers_mux52_10_323,
      I4 => MIPSProcInst_registers_mux52_91_321,
      I5 => MIPSProcInst_registers_mux52_82_320,
      O => MIPSProcInst_registers_mux52_4_324
    );
  MIPSProcInst_registers_mux51_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(27),
      I1 => MIPSProcInst_registers_registers_17(27),
      I2 => MIPSProcInst_registers_registers_19(27),
      I3 => MIPSProcInst_registers_registers_18(27),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux51_7_325
    );
  MIPSProcInst_registers_mux51_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(27),
      I1 => MIPSProcInst_registers_registers_21(27),
      I2 => MIPSProcInst_registers_registers_23(27),
      I3 => MIPSProcInst_registers_registers_22(27),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux51_8_326
    );
  MIPSProcInst_registers_mux51_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(27),
      I1 => MIPSProcInst_registers_registers_25(27),
      I2 => MIPSProcInst_registers_registers_27(27),
      I3 => MIPSProcInst_registers_registers_26(27),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux51_81_327
    );
  MIPSProcInst_registers_mux51_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(27),
      I1 => MIPSProcInst_registers_registers_29(27),
      I2 => MIPSProcInst_registers_registers_31(27),
      I3 => MIPSProcInst_registers_registers_30(27),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux51_9_328
    );
  MIPSProcInst_registers_mux51_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux51_81_327,
      I3 => MIPSProcInst_registers_mux51_9_328,
      I4 => MIPSProcInst_registers_mux51_8_326,
      I5 => MIPSProcInst_registers_mux51_7_325,
      O => MIPSProcInst_registers_mux51_3_329
    );
  MIPSProcInst_registers_mux51_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(27),
      I1 => MIPSProcInst_registers_registers_5(27),
      I2 => MIPSProcInst_registers_registers_7(27),
      I3 => MIPSProcInst_registers_registers_6(27),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux51_91_331
    );
  MIPSProcInst_registers_mux51_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(27),
      I1 => MIPSProcInst_registers_registers_9(27),
      I2 => MIPSProcInst_registers_registers_11(27),
      I3 => MIPSProcInst_registers_registers_10(27),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux51_92_332
    );
  MIPSProcInst_registers_mux51_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(27),
      I1 => MIPSProcInst_registers_registers_13(27),
      I2 => MIPSProcInst_registers_registers_15(27),
      I3 => MIPSProcInst_registers_registers_14(27),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux51_10_333
    );
  MIPSProcInst_registers_mux51_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux51_92_332,
      I3 => MIPSProcInst_registers_mux51_10_333,
      I4 => MIPSProcInst_registers_mux51_91_331,
      I5 => MIPSProcInst_registers_mux51_82_330,
      O => MIPSProcInst_registers_mux51_4_334
    );
  MIPSProcInst_registers_mux50_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(26),
      I1 => MIPSProcInst_registers_registers_17(26),
      I2 => MIPSProcInst_registers_registers_19(26),
      I3 => MIPSProcInst_registers_registers_18(26),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux50_7_335
    );
  MIPSProcInst_registers_mux50_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(26),
      I1 => MIPSProcInst_registers_registers_21(26),
      I2 => MIPSProcInst_registers_registers_23(26),
      I3 => MIPSProcInst_registers_registers_22(26),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux50_8_336
    );
  MIPSProcInst_registers_mux50_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(26),
      I1 => MIPSProcInst_registers_registers_25(26),
      I2 => MIPSProcInst_registers_registers_27(26),
      I3 => MIPSProcInst_registers_registers_26(26),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux50_81_337
    );
  MIPSProcInst_registers_mux50_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(26),
      I1 => MIPSProcInst_registers_registers_29(26),
      I2 => MIPSProcInst_registers_registers_31(26),
      I3 => MIPSProcInst_registers_registers_30(26),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux50_9_338
    );
  MIPSProcInst_registers_mux50_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux50_81_337,
      I3 => MIPSProcInst_registers_mux50_9_338,
      I4 => MIPSProcInst_registers_mux50_8_336,
      I5 => MIPSProcInst_registers_mux50_7_335,
      O => MIPSProcInst_registers_mux50_3_339
    );
  MIPSProcInst_registers_mux50_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(26),
      I1 => MIPSProcInst_registers_registers_5(26),
      I2 => MIPSProcInst_registers_registers_7(26),
      I3 => MIPSProcInst_registers_registers_6(26),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux50_91_341
    );
  MIPSProcInst_registers_mux50_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(26),
      I1 => MIPSProcInst_registers_registers_9(26),
      I2 => MIPSProcInst_registers_registers_11(26),
      I3 => MIPSProcInst_registers_registers_10(26),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux50_92_342
    );
  MIPSProcInst_registers_mux50_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(26),
      I1 => MIPSProcInst_registers_registers_13(26),
      I2 => MIPSProcInst_registers_registers_15(26),
      I3 => MIPSProcInst_registers_registers_14(26),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux50_10_343
    );
  MIPSProcInst_registers_mux50_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux50_92_342,
      I3 => MIPSProcInst_registers_mux50_10_343,
      I4 => MIPSProcInst_registers_mux50_91_341,
      I5 => MIPSProcInst_registers_mux50_82_340,
      O => MIPSProcInst_registers_mux50_4_344
    );
  MIPSProcInst_registers_mux49_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(25),
      I1 => MIPSProcInst_registers_registers_17(25),
      I2 => MIPSProcInst_registers_registers_19(25),
      I3 => MIPSProcInst_registers_registers_18(25),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux49_7_345
    );
  MIPSProcInst_registers_mux49_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(25),
      I1 => MIPSProcInst_registers_registers_21(25),
      I2 => MIPSProcInst_registers_registers_23(25),
      I3 => MIPSProcInst_registers_registers_22(25),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux49_8_346
    );
  MIPSProcInst_registers_mux49_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(25),
      I1 => MIPSProcInst_registers_registers_25(25),
      I2 => MIPSProcInst_registers_registers_27(25),
      I3 => MIPSProcInst_registers_registers_26(25),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux49_81_347
    );
  MIPSProcInst_registers_mux49_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(25),
      I1 => MIPSProcInst_registers_registers_29(25),
      I2 => MIPSProcInst_registers_registers_31(25),
      I3 => MIPSProcInst_registers_registers_30(25),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux49_9_348
    );
  MIPSProcInst_registers_mux49_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux49_81_347,
      I3 => MIPSProcInst_registers_mux49_9_348,
      I4 => MIPSProcInst_registers_mux49_8_346,
      I5 => MIPSProcInst_registers_mux49_7_345,
      O => MIPSProcInst_registers_mux49_3_349
    );
  MIPSProcInst_registers_mux49_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(25),
      I1 => MIPSProcInst_registers_registers_5(25),
      I2 => MIPSProcInst_registers_registers_7(25),
      I3 => MIPSProcInst_registers_registers_6(25),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux49_91_351
    );
  MIPSProcInst_registers_mux49_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(25),
      I1 => MIPSProcInst_registers_registers_9(25),
      I2 => MIPSProcInst_registers_registers_11(25),
      I3 => MIPSProcInst_registers_registers_10(25),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux49_92_352
    );
  MIPSProcInst_registers_mux49_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(25),
      I1 => MIPSProcInst_registers_registers_13(25),
      I2 => MIPSProcInst_registers_registers_15(25),
      I3 => MIPSProcInst_registers_registers_14(25),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux49_10_353
    );
  MIPSProcInst_registers_mux49_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux49_92_352,
      I3 => MIPSProcInst_registers_mux49_10_353,
      I4 => MIPSProcInst_registers_mux49_91_351,
      I5 => MIPSProcInst_registers_mux49_82_350,
      O => MIPSProcInst_registers_mux49_4_354
    );
  MIPSProcInst_registers_mux48_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(24),
      I1 => MIPSProcInst_registers_registers_17(24),
      I2 => MIPSProcInst_registers_registers_19(24),
      I3 => MIPSProcInst_registers_registers_18(24),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux48_7_355
    );
  MIPSProcInst_registers_mux48_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(24),
      I1 => MIPSProcInst_registers_registers_21(24),
      I2 => MIPSProcInst_registers_registers_23(24),
      I3 => MIPSProcInst_registers_registers_22(24),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux48_8_356
    );
  MIPSProcInst_registers_mux48_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(24),
      I1 => MIPSProcInst_registers_registers_25(24),
      I2 => MIPSProcInst_registers_registers_27(24),
      I3 => MIPSProcInst_registers_registers_26(24),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux48_81_357
    );
  MIPSProcInst_registers_mux48_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(24),
      I1 => MIPSProcInst_registers_registers_29(24),
      I2 => MIPSProcInst_registers_registers_31(24),
      I3 => MIPSProcInst_registers_registers_30(24),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux48_9_358
    );
  MIPSProcInst_registers_mux48_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux48_81_357,
      I3 => MIPSProcInst_registers_mux48_9_358,
      I4 => MIPSProcInst_registers_mux48_8_356,
      I5 => MIPSProcInst_registers_mux48_7_355,
      O => MIPSProcInst_registers_mux48_3_359
    );
  MIPSProcInst_registers_mux48_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(24),
      I1 => MIPSProcInst_registers_registers_5(24),
      I2 => MIPSProcInst_registers_registers_7(24),
      I3 => MIPSProcInst_registers_registers_6(24),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux48_91_361
    );
  MIPSProcInst_registers_mux48_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(24),
      I1 => MIPSProcInst_registers_registers_9(24),
      I2 => MIPSProcInst_registers_registers_11(24),
      I3 => MIPSProcInst_registers_registers_10(24),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux48_92_362
    );
  MIPSProcInst_registers_mux48_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(24),
      I1 => MIPSProcInst_registers_registers_13(24),
      I2 => MIPSProcInst_registers_registers_15(24),
      I3 => MIPSProcInst_registers_registers_14(24),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux48_10_363
    );
  MIPSProcInst_registers_mux48_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux48_92_362,
      I3 => MIPSProcInst_registers_mux48_10_363,
      I4 => MIPSProcInst_registers_mux48_91_361,
      I5 => MIPSProcInst_registers_mux48_82_360,
      O => MIPSProcInst_registers_mux48_4_364
    );
  MIPSProcInst_registers_mux47_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(23),
      I1 => MIPSProcInst_registers_registers_17(23),
      I2 => MIPSProcInst_registers_registers_19(23),
      I3 => MIPSProcInst_registers_registers_18(23),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux47_7_365
    );
  MIPSProcInst_registers_mux47_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(23),
      I1 => MIPSProcInst_registers_registers_21(23),
      I2 => MIPSProcInst_registers_registers_23(23),
      I3 => MIPSProcInst_registers_registers_22(23),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux47_8_366
    );
  MIPSProcInst_registers_mux47_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(23),
      I1 => MIPSProcInst_registers_registers_25(23),
      I2 => MIPSProcInst_registers_registers_27(23),
      I3 => MIPSProcInst_registers_registers_26(23),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux47_81_367
    );
  MIPSProcInst_registers_mux47_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(23),
      I1 => MIPSProcInst_registers_registers_29(23),
      I2 => MIPSProcInst_registers_registers_31(23),
      I3 => MIPSProcInst_registers_registers_30(23),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux47_9_368
    );
  MIPSProcInst_registers_mux47_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux47_81_367,
      I3 => MIPSProcInst_registers_mux47_9_368,
      I4 => MIPSProcInst_registers_mux47_8_366,
      I5 => MIPSProcInst_registers_mux47_7_365,
      O => MIPSProcInst_registers_mux47_3_369
    );
  MIPSProcInst_registers_mux47_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(23),
      I1 => MIPSProcInst_registers_registers_5(23),
      I2 => MIPSProcInst_registers_registers_7(23),
      I3 => MIPSProcInst_registers_registers_6(23),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux47_91_371
    );
  MIPSProcInst_registers_mux47_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(23),
      I1 => MIPSProcInst_registers_registers_9(23),
      I2 => MIPSProcInst_registers_registers_11(23),
      I3 => MIPSProcInst_registers_registers_10(23),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux47_92_372
    );
  MIPSProcInst_registers_mux47_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(23),
      I1 => MIPSProcInst_registers_registers_13(23),
      I2 => MIPSProcInst_registers_registers_15(23),
      I3 => MIPSProcInst_registers_registers_14(23),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux47_10_373
    );
  MIPSProcInst_registers_mux47_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux47_92_372,
      I3 => MIPSProcInst_registers_mux47_10_373,
      I4 => MIPSProcInst_registers_mux47_91_371,
      I5 => MIPSProcInst_registers_mux47_82_370,
      O => MIPSProcInst_registers_mux47_4_374
    );
  MIPSProcInst_registers_mux46_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(22),
      I1 => MIPSProcInst_registers_registers_17(22),
      I2 => MIPSProcInst_registers_registers_19(22),
      I3 => MIPSProcInst_registers_registers_18(22),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux46_7_375
    );
  MIPSProcInst_registers_mux46_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(22),
      I1 => MIPSProcInst_registers_registers_21(22),
      I2 => MIPSProcInst_registers_registers_23(22),
      I3 => MIPSProcInst_registers_registers_22(22),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux46_8_376
    );
  MIPSProcInst_registers_mux46_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(22),
      I1 => MIPSProcInst_registers_registers_25(22),
      I2 => MIPSProcInst_registers_registers_27(22),
      I3 => MIPSProcInst_registers_registers_26(22),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux46_81_377
    );
  MIPSProcInst_registers_mux46_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(22),
      I1 => MIPSProcInst_registers_registers_29(22),
      I2 => MIPSProcInst_registers_registers_31(22),
      I3 => MIPSProcInst_registers_registers_30(22),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux46_9_378
    );
  MIPSProcInst_registers_mux46_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux46_81_377,
      I3 => MIPSProcInst_registers_mux46_9_378,
      I4 => MIPSProcInst_registers_mux46_8_376,
      I5 => MIPSProcInst_registers_mux46_7_375,
      O => MIPSProcInst_registers_mux46_3_379
    );
  MIPSProcInst_registers_mux46_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(22),
      I1 => MIPSProcInst_registers_registers_5(22),
      I2 => MIPSProcInst_registers_registers_7(22),
      I3 => MIPSProcInst_registers_registers_6(22),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux46_91_381
    );
  MIPSProcInst_registers_mux46_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(22),
      I1 => MIPSProcInst_registers_registers_9(22),
      I2 => MIPSProcInst_registers_registers_11(22),
      I3 => MIPSProcInst_registers_registers_10(22),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux46_92_382
    );
  MIPSProcInst_registers_mux46_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(22),
      I1 => MIPSProcInst_registers_registers_13(22),
      I2 => MIPSProcInst_registers_registers_15(22),
      I3 => MIPSProcInst_registers_registers_14(22),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux46_10_383
    );
  MIPSProcInst_registers_mux46_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux46_92_382,
      I3 => MIPSProcInst_registers_mux46_10_383,
      I4 => MIPSProcInst_registers_mux46_91_381,
      I5 => MIPSProcInst_registers_mux46_82_380,
      O => MIPSProcInst_registers_mux46_4_384
    );
  MIPSProcInst_registers_mux45_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(21),
      I1 => MIPSProcInst_registers_registers_17(21),
      I2 => MIPSProcInst_registers_registers_19(21),
      I3 => MIPSProcInst_registers_registers_18(21),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux45_7_385
    );
  MIPSProcInst_registers_mux45_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(21),
      I1 => MIPSProcInst_registers_registers_21(21),
      I2 => MIPSProcInst_registers_registers_23(21),
      I3 => MIPSProcInst_registers_registers_22(21),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux45_8_386
    );
  MIPSProcInst_registers_mux45_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(21),
      I1 => MIPSProcInst_registers_registers_25(21),
      I2 => MIPSProcInst_registers_registers_27(21),
      I3 => MIPSProcInst_registers_registers_26(21),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux45_81_387
    );
  MIPSProcInst_registers_mux45_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(21),
      I1 => MIPSProcInst_registers_registers_29(21),
      I2 => MIPSProcInst_registers_registers_31(21),
      I3 => MIPSProcInst_registers_registers_30(21),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux45_9_388
    );
  MIPSProcInst_registers_mux45_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux45_81_387,
      I3 => MIPSProcInst_registers_mux45_9_388,
      I4 => MIPSProcInst_registers_mux45_8_386,
      I5 => MIPSProcInst_registers_mux45_7_385,
      O => MIPSProcInst_registers_mux45_3_389
    );
  MIPSProcInst_registers_mux45_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(21),
      I1 => MIPSProcInst_registers_registers_5(21),
      I2 => MIPSProcInst_registers_registers_7(21),
      I3 => MIPSProcInst_registers_registers_6(21),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux45_91_391
    );
  MIPSProcInst_registers_mux45_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(21),
      I1 => MIPSProcInst_registers_registers_9(21),
      I2 => MIPSProcInst_registers_registers_11(21),
      I3 => MIPSProcInst_registers_registers_10(21),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux45_92_392
    );
  MIPSProcInst_registers_mux45_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(21),
      I1 => MIPSProcInst_registers_registers_13(21),
      I2 => MIPSProcInst_registers_registers_15(21),
      I3 => MIPSProcInst_registers_registers_14(21),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux45_10_393
    );
  MIPSProcInst_registers_mux45_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux45_92_392,
      I3 => MIPSProcInst_registers_mux45_10_393,
      I4 => MIPSProcInst_registers_mux45_91_391,
      I5 => MIPSProcInst_registers_mux45_82_390,
      O => MIPSProcInst_registers_mux45_4_394
    );
  MIPSProcInst_registers_mux44_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(20),
      I1 => MIPSProcInst_registers_registers_17(20),
      I2 => MIPSProcInst_registers_registers_19(20),
      I3 => MIPSProcInst_registers_registers_18(20),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux44_7_395
    );
  MIPSProcInst_registers_mux44_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(20),
      I1 => MIPSProcInst_registers_registers_21(20),
      I2 => MIPSProcInst_registers_registers_23(20),
      I3 => MIPSProcInst_registers_registers_22(20),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux44_8_396
    );
  MIPSProcInst_registers_mux44_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(20),
      I1 => MIPSProcInst_registers_registers_25(20),
      I2 => MIPSProcInst_registers_registers_27(20),
      I3 => MIPSProcInst_registers_registers_26(20),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux44_81_397
    );
  MIPSProcInst_registers_mux44_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(20),
      I1 => MIPSProcInst_registers_registers_29(20),
      I2 => MIPSProcInst_registers_registers_31(20),
      I3 => MIPSProcInst_registers_registers_30(20),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux44_9_398
    );
  MIPSProcInst_registers_mux44_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux44_81_397,
      I3 => MIPSProcInst_registers_mux44_9_398,
      I4 => MIPSProcInst_registers_mux44_8_396,
      I5 => MIPSProcInst_registers_mux44_7_395,
      O => MIPSProcInst_registers_mux44_3_399
    );
  MIPSProcInst_registers_mux44_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(20),
      I1 => MIPSProcInst_registers_registers_5(20),
      I2 => MIPSProcInst_registers_registers_7(20),
      I3 => MIPSProcInst_registers_registers_6(20),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux44_91_401
    );
  MIPSProcInst_registers_mux44_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(20),
      I1 => MIPSProcInst_registers_registers_9(20),
      I2 => MIPSProcInst_registers_registers_11(20),
      I3 => MIPSProcInst_registers_registers_10(20),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux44_92_402
    );
  MIPSProcInst_registers_mux44_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(20),
      I1 => MIPSProcInst_registers_registers_13(20),
      I2 => MIPSProcInst_registers_registers_15(20),
      I3 => MIPSProcInst_registers_registers_14(20),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux44_10_403
    );
  MIPSProcInst_registers_mux44_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux44_92_402,
      I3 => MIPSProcInst_registers_mux44_10_403,
      I4 => MIPSProcInst_registers_mux44_91_401,
      I5 => MIPSProcInst_registers_mux44_82_400,
      O => MIPSProcInst_registers_mux44_4_404
    );
  MIPSProcInst_registers_mux43_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(1),
      I1 => MIPSProcInst_registers_registers_17(1),
      I2 => MIPSProcInst_registers_registers_19(1),
      I3 => MIPSProcInst_registers_registers_18(1),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux43_7_405
    );
  MIPSProcInst_registers_mux43_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(1),
      I1 => MIPSProcInst_registers_registers_21(1),
      I2 => MIPSProcInst_registers_registers_23(1),
      I3 => MIPSProcInst_registers_registers_22(1),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux43_8_406
    );
  MIPSProcInst_registers_mux43_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(1),
      I1 => MIPSProcInst_registers_registers_25(1),
      I2 => MIPSProcInst_registers_registers_27(1),
      I3 => MIPSProcInst_registers_registers_26(1),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux43_81_407
    );
  MIPSProcInst_registers_mux43_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(1),
      I1 => MIPSProcInst_registers_registers_29(1),
      I2 => MIPSProcInst_registers_registers_31(1),
      I3 => MIPSProcInst_registers_registers_30(1),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux43_9_408
    );
  MIPSProcInst_registers_mux43_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux43_81_407,
      I3 => MIPSProcInst_registers_mux43_9_408,
      I4 => MIPSProcInst_registers_mux43_8_406,
      I5 => MIPSProcInst_registers_mux43_7_405,
      O => MIPSProcInst_registers_mux43_3_409
    );
  MIPSProcInst_registers_mux43_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(1),
      I1 => MIPSProcInst_registers_registers_5(1),
      I2 => MIPSProcInst_registers_registers_7(1),
      I3 => MIPSProcInst_registers_registers_6(1),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux43_91_411
    );
  MIPSProcInst_registers_mux43_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(1),
      I1 => MIPSProcInst_registers_registers_9(1),
      I2 => MIPSProcInst_registers_registers_11(1),
      I3 => MIPSProcInst_registers_registers_10(1),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux43_92_412
    );
  MIPSProcInst_registers_mux43_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(1),
      I1 => MIPSProcInst_registers_registers_13(1),
      I2 => MIPSProcInst_registers_registers_15(1),
      I3 => MIPSProcInst_registers_registers_14(1),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux43_10_413
    );
  MIPSProcInst_registers_mux43_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux43_92_412,
      I3 => MIPSProcInst_registers_mux43_10_413,
      I4 => MIPSProcInst_registers_mux43_91_411,
      I5 => MIPSProcInst_registers_mux43_82_410,
      O => MIPSProcInst_registers_mux43_4_414
    );
  MIPSProcInst_registers_mux42_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(19),
      I1 => MIPSProcInst_registers_registers_17(19),
      I2 => MIPSProcInst_registers_registers_19(19),
      I3 => MIPSProcInst_registers_registers_18(19),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux42_7_415
    );
  MIPSProcInst_registers_mux42_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(19),
      I1 => MIPSProcInst_registers_registers_21(19),
      I2 => MIPSProcInst_registers_registers_23(19),
      I3 => MIPSProcInst_registers_registers_22(19),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux42_8_416
    );
  MIPSProcInst_registers_mux42_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(19),
      I1 => MIPSProcInst_registers_registers_25(19),
      I2 => MIPSProcInst_registers_registers_27(19),
      I3 => MIPSProcInst_registers_registers_26(19),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux42_81_417
    );
  MIPSProcInst_registers_mux42_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(19),
      I1 => MIPSProcInst_registers_registers_29(19),
      I2 => MIPSProcInst_registers_registers_31(19),
      I3 => MIPSProcInst_registers_registers_30(19),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux42_9_418
    );
  MIPSProcInst_registers_mux42_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux42_81_417,
      I3 => MIPSProcInst_registers_mux42_9_418,
      I4 => MIPSProcInst_registers_mux42_8_416,
      I5 => MIPSProcInst_registers_mux42_7_415,
      O => MIPSProcInst_registers_mux42_3_419
    );
  MIPSProcInst_registers_mux42_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(19),
      I1 => MIPSProcInst_registers_registers_5(19),
      I2 => MIPSProcInst_registers_registers_7(19),
      I3 => MIPSProcInst_registers_registers_6(19),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux42_91_421
    );
  MIPSProcInst_registers_mux42_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(19),
      I1 => MIPSProcInst_registers_registers_9(19),
      I2 => MIPSProcInst_registers_registers_11(19),
      I3 => MIPSProcInst_registers_registers_10(19),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux42_92_422
    );
  MIPSProcInst_registers_mux42_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(19),
      I1 => MIPSProcInst_registers_registers_13(19),
      I2 => MIPSProcInst_registers_registers_15(19),
      I3 => MIPSProcInst_registers_registers_14(19),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux42_10_423
    );
  MIPSProcInst_registers_mux42_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux42_92_422,
      I3 => MIPSProcInst_registers_mux42_10_423,
      I4 => MIPSProcInst_registers_mux42_91_421,
      I5 => MIPSProcInst_registers_mux42_82_420,
      O => MIPSProcInst_registers_mux42_4_424
    );
  MIPSProcInst_registers_mux41_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(18),
      I1 => MIPSProcInst_registers_registers_17(18),
      I2 => MIPSProcInst_registers_registers_19(18),
      I3 => MIPSProcInst_registers_registers_18(18),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux41_7_425
    );
  MIPSProcInst_registers_mux41_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(18),
      I1 => MIPSProcInst_registers_registers_21(18),
      I2 => MIPSProcInst_registers_registers_23(18),
      I3 => MIPSProcInst_registers_registers_22(18),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux41_8_426
    );
  MIPSProcInst_registers_mux41_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(18),
      I1 => MIPSProcInst_registers_registers_25(18),
      I2 => MIPSProcInst_registers_registers_27(18),
      I3 => MIPSProcInst_registers_registers_26(18),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux41_81_427
    );
  MIPSProcInst_registers_mux41_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(18),
      I1 => MIPSProcInst_registers_registers_29(18),
      I2 => MIPSProcInst_registers_registers_31(18),
      I3 => MIPSProcInst_registers_registers_30(18),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux41_9_428
    );
  MIPSProcInst_registers_mux41_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux41_81_427,
      I3 => MIPSProcInst_registers_mux41_9_428,
      I4 => MIPSProcInst_registers_mux41_8_426,
      I5 => MIPSProcInst_registers_mux41_7_425,
      O => MIPSProcInst_registers_mux41_3_429
    );
  MIPSProcInst_registers_mux41_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(18),
      I1 => MIPSProcInst_registers_registers_5(18),
      I2 => MIPSProcInst_registers_registers_7(18),
      I3 => MIPSProcInst_registers_registers_6(18),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux41_91_431
    );
  MIPSProcInst_registers_mux41_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(18),
      I1 => MIPSProcInst_registers_registers_9(18),
      I2 => MIPSProcInst_registers_registers_11(18),
      I3 => MIPSProcInst_registers_registers_10(18),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux41_92_432
    );
  MIPSProcInst_registers_mux41_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(18),
      I1 => MIPSProcInst_registers_registers_13(18),
      I2 => MIPSProcInst_registers_registers_15(18),
      I3 => MIPSProcInst_registers_registers_14(18),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux41_10_433
    );
  MIPSProcInst_registers_mux41_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux41_92_432,
      I3 => MIPSProcInst_registers_mux41_10_433,
      I4 => MIPSProcInst_registers_mux41_91_431,
      I5 => MIPSProcInst_registers_mux41_82_430,
      O => MIPSProcInst_registers_mux41_4_434
    );
  MIPSProcInst_registers_mux40_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(17),
      I1 => MIPSProcInst_registers_registers_17(17),
      I2 => MIPSProcInst_registers_registers_19(17),
      I3 => MIPSProcInst_registers_registers_18(17),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux40_7_435
    );
  MIPSProcInst_registers_mux40_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(17),
      I1 => MIPSProcInst_registers_registers_21(17),
      I2 => MIPSProcInst_registers_registers_23(17),
      I3 => MIPSProcInst_registers_registers_22(17),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux40_8_436
    );
  MIPSProcInst_registers_mux40_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(17),
      I1 => MIPSProcInst_registers_registers_25(17),
      I2 => MIPSProcInst_registers_registers_27(17),
      I3 => MIPSProcInst_registers_registers_26(17),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux40_81_437
    );
  MIPSProcInst_registers_mux40_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(17),
      I1 => MIPSProcInst_registers_registers_29(17),
      I2 => MIPSProcInst_registers_registers_31(17),
      I3 => MIPSProcInst_registers_registers_30(17),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux40_9_438
    );
  MIPSProcInst_registers_mux40_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux40_81_437,
      I3 => MIPSProcInst_registers_mux40_9_438,
      I4 => MIPSProcInst_registers_mux40_8_436,
      I5 => MIPSProcInst_registers_mux40_7_435,
      O => MIPSProcInst_registers_mux40_3_439
    );
  MIPSProcInst_registers_mux40_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(17),
      I1 => MIPSProcInst_registers_registers_5(17),
      I2 => MIPSProcInst_registers_registers_7(17),
      I3 => MIPSProcInst_registers_registers_6(17),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux40_91_441
    );
  MIPSProcInst_registers_mux40_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(17),
      I1 => MIPSProcInst_registers_registers_9(17),
      I2 => MIPSProcInst_registers_registers_11(17),
      I3 => MIPSProcInst_registers_registers_10(17),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux40_92_442
    );
  MIPSProcInst_registers_mux40_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(17),
      I1 => MIPSProcInst_registers_registers_13(17),
      I2 => MIPSProcInst_registers_registers_15(17),
      I3 => MIPSProcInst_registers_registers_14(17),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux40_10_443
    );
  MIPSProcInst_registers_mux40_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux40_92_442,
      I3 => MIPSProcInst_registers_mux40_10_443,
      I4 => MIPSProcInst_registers_mux40_91_441,
      I5 => MIPSProcInst_registers_mux40_82_440,
      O => MIPSProcInst_registers_mux40_4_444
    );
  MIPSProcInst_registers_mux39_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(16),
      I1 => MIPSProcInst_registers_registers_17(16),
      I2 => MIPSProcInst_registers_registers_19(16),
      I3 => MIPSProcInst_registers_registers_18(16),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux39_7_445
    );
  MIPSProcInst_registers_mux39_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(16),
      I1 => MIPSProcInst_registers_registers_21(16),
      I2 => MIPSProcInst_registers_registers_23(16),
      I3 => MIPSProcInst_registers_registers_22(16),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux39_8_446
    );
  MIPSProcInst_registers_mux39_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(16),
      I1 => MIPSProcInst_registers_registers_25(16),
      I2 => MIPSProcInst_registers_registers_27(16),
      I3 => MIPSProcInst_registers_registers_26(16),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux39_81_447
    );
  MIPSProcInst_registers_mux39_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(16),
      I1 => MIPSProcInst_registers_registers_29(16),
      I2 => MIPSProcInst_registers_registers_31(16),
      I3 => MIPSProcInst_registers_registers_30(16),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux39_9_448
    );
  MIPSProcInst_registers_mux39_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux39_81_447,
      I3 => MIPSProcInst_registers_mux39_9_448,
      I4 => MIPSProcInst_registers_mux39_8_446,
      I5 => MIPSProcInst_registers_mux39_7_445,
      O => MIPSProcInst_registers_mux39_3_449
    );
  MIPSProcInst_registers_mux39_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(16),
      I1 => MIPSProcInst_registers_registers_5(16),
      I2 => MIPSProcInst_registers_registers_7(16),
      I3 => MIPSProcInst_registers_registers_6(16),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux39_91_451
    );
  MIPSProcInst_registers_mux39_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(16),
      I1 => MIPSProcInst_registers_registers_9(16),
      I2 => MIPSProcInst_registers_registers_11(16),
      I3 => MIPSProcInst_registers_registers_10(16),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux39_92_452
    );
  MIPSProcInst_registers_mux39_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(16),
      I1 => MIPSProcInst_registers_registers_13(16),
      I2 => MIPSProcInst_registers_registers_15(16),
      I3 => MIPSProcInst_registers_registers_14(16),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux39_10_453
    );
  MIPSProcInst_registers_mux39_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux39_92_452,
      I3 => MIPSProcInst_registers_mux39_10_453,
      I4 => MIPSProcInst_registers_mux39_91_451,
      I5 => MIPSProcInst_registers_mux39_82_450,
      O => MIPSProcInst_registers_mux39_4_454
    );
  MIPSProcInst_registers_mux38_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(15),
      I1 => MIPSProcInst_registers_registers_17(15),
      I2 => MIPSProcInst_registers_registers_19(15),
      I3 => MIPSProcInst_registers_registers_18(15),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux38_7_455
    );
  MIPSProcInst_registers_mux38_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(15),
      I1 => MIPSProcInst_registers_registers_21(15),
      I2 => MIPSProcInst_registers_registers_23(15),
      I3 => MIPSProcInst_registers_registers_22(15),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux38_8_456
    );
  MIPSProcInst_registers_mux38_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(15),
      I1 => MIPSProcInst_registers_registers_25(15),
      I2 => MIPSProcInst_registers_registers_27(15),
      I3 => MIPSProcInst_registers_registers_26(15),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux38_81_457
    );
  MIPSProcInst_registers_mux38_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(15),
      I1 => MIPSProcInst_registers_registers_29(15),
      I2 => MIPSProcInst_registers_registers_31(15),
      I3 => MIPSProcInst_registers_registers_30(15),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux38_9_458
    );
  MIPSProcInst_registers_mux38_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux38_81_457,
      I3 => MIPSProcInst_registers_mux38_9_458,
      I4 => MIPSProcInst_registers_mux38_8_456,
      I5 => MIPSProcInst_registers_mux38_7_455,
      O => MIPSProcInst_registers_mux38_3_459
    );
  MIPSProcInst_registers_mux38_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(15),
      I1 => MIPSProcInst_registers_registers_5(15),
      I2 => MIPSProcInst_registers_registers_7(15),
      I3 => MIPSProcInst_registers_registers_6(15),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux38_91_461
    );
  MIPSProcInst_registers_mux38_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(15),
      I1 => MIPSProcInst_registers_registers_9(15),
      I2 => MIPSProcInst_registers_registers_11(15),
      I3 => MIPSProcInst_registers_registers_10(15),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux38_92_462
    );
  MIPSProcInst_registers_mux38_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(15),
      I1 => MIPSProcInst_registers_registers_13(15),
      I2 => MIPSProcInst_registers_registers_15(15),
      I3 => MIPSProcInst_registers_registers_14(15),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux38_10_463
    );
  MIPSProcInst_registers_mux38_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux38_92_462,
      I3 => MIPSProcInst_registers_mux38_10_463,
      I4 => MIPSProcInst_registers_mux38_91_461,
      I5 => MIPSProcInst_registers_mux38_82_460,
      O => MIPSProcInst_registers_mux38_4_464
    );
  MIPSProcInst_registers_mux37_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(14),
      I1 => MIPSProcInst_registers_registers_17(14),
      I2 => MIPSProcInst_registers_registers_19(14),
      I3 => MIPSProcInst_registers_registers_18(14),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux37_7_465
    );
  MIPSProcInst_registers_mux37_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(14),
      I1 => MIPSProcInst_registers_registers_21(14),
      I2 => MIPSProcInst_registers_registers_23(14),
      I3 => MIPSProcInst_registers_registers_22(14),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux37_8_466
    );
  MIPSProcInst_registers_mux37_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(14),
      I1 => MIPSProcInst_registers_registers_25(14),
      I2 => MIPSProcInst_registers_registers_27(14),
      I3 => MIPSProcInst_registers_registers_26(14),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux37_81_467
    );
  MIPSProcInst_registers_mux37_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(14),
      I1 => MIPSProcInst_registers_registers_29(14),
      I2 => MIPSProcInst_registers_registers_31(14),
      I3 => MIPSProcInst_registers_registers_30(14),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux37_9_468
    );
  MIPSProcInst_registers_mux37_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux37_81_467,
      I3 => MIPSProcInst_registers_mux37_9_468,
      I4 => MIPSProcInst_registers_mux37_8_466,
      I5 => MIPSProcInst_registers_mux37_7_465,
      O => MIPSProcInst_registers_mux37_3_469
    );
  MIPSProcInst_registers_mux37_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(14),
      I1 => MIPSProcInst_registers_registers_5(14),
      I2 => MIPSProcInst_registers_registers_7(14),
      I3 => MIPSProcInst_registers_registers_6(14),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux37_91_471
    );
  MIPSProcInst_registers_mux37_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(14),
      I1 => MIPSProcInst_registers_registers_9(14),
      I2 => MIPSProcInst_registers_registers_11(14),
      I3 => MIPSProcInst_registers_registers_10(14),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux37_92_472
    );
  MIPSProcInst_registers_mux37_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(14),
      I1 => MIPSProcInst_registers_registers_13(14),
      I2 => MIPSProcInst_registers_registers_15(14),
      I3 => MIPSProcInst_registers_registers_14(14),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux37_10_473
    );
  MIPSProcInst_registers_mux37_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux37_92_472,
      I3 => MIPSProcInst_registers_mux37_10_473,
      I4 => MIPSProcInst_registers_mux37_91_471,
      I5 => MIPSProcInst_registers_mux37_82_470,
      O => MIPSProcInst_registers_mux37_4_474
    );
  MIPSProcInst_registers_mux36_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(13),
      I1 => MIPSProcInst_registers_registers_17(13),
      I2 => MIPSProcInst_registers_registers_19(13),
      I3 => MIPSProcInst_registers_registers_18(13),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux36_7_475
    );
  MIPSProcInst_registers_mux36_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(13),
      I1 => MIPSProcInst_registers_registers_21(13),
      I2 => MIPSProcInst_registers_registers_23(13),
      I3 => MIPSProcInst_registers_registers_22(13),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux36_8_476
    );
  MIPSProcInst_registers_mux36_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(13),
      I1 => MIPSProcInst_registers_registers_25(13),
      I2 => MIPSProcInst_registers_registers_27(13),
      I3 => MIPSProcInst_registers_registers_26(13),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux36_81_477
    );
  MIPSProcInst_registers_mux36_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(13),
      I1 => MIPSProcInst_registers_registers_29(13),
      I2 => MIPSProcInst_registers_registers_31(13),
      I3 => MIPSProcInst_registers_registers_30(13),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux36_9_478
    );
  MIPSProcInst_registers_mux36_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux36_81_477,
      I3 => MIPSProcInst_registers_mux36_9_478,
      I4 => MIPSProcInst_registers_mux36_8_476,
      I5 => MIPSProcInst_registers_mux36_7_475,
      O => MIPSProcInst_registers_mux36_3_479
    );
  MIPSProcInst_registers_mux36_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(13),
      I1 => MIPSProcInst_registers_registers_5(13),
      I2 => MIPSProcInst_registers_registers_7(13),
      I3 => MIPSProcInst_registers_registers_6(13),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux36_91_481
    );
  MIPSProcInst_registers_mux36_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(13),
      I1 => MIPSProcInst_registers_registers_9(13),
      I2 => MIPSProcInst_registers_registers_11(13),
      I3 => MIPSProcInst_registers_registers_10(13),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux36_92_482
    );
  MIPSProcInst_registers_mux36_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(13),
      I1 => MIPSProcInst_registers_registers_13(13),
      I2 => MIPSProcInst_registers_registers_15(13),
      I3 => MIPSProcInst_registers_registers_14(13),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux36_10_483
    );
  MIPSProcInst_registers_mux36_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux36_92_482,
      I3 => MIPSProcInst_registers_mux36_10_483,
      I4 => MIPSProcInst_registers_mux36_91_481,
      I5 => MIPSProcInst_registers_mux36_82_480,
      O => MIPSProcInst_registers_mux36_4_484
    );
  MIPSProcInst_registers_mux35_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(12),
      I1 => MIPSProcInst_registers_registers_17(12),
      I2 => MIPSProcInst_registers_registers_19(12),
      I3 => MIPSProcInst_registers_registers_18(12),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux35_7_485
    );
  MIPSProcInst_registers_mux35_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(12),
      I1 => MIPSProcInst_registers_registers_21(12),
      I2 => MIPSProcInst_registers_registers_23(12),
      I3 => MIPSProcInst_registers_registers_22(12),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux35_8_486
    );
  MIPSProcInst_registers_mux35_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(12),
      I1 => MIPSProcInst_registers_registers_25(12),
      I2 => MIPSProcInst_registers_registers_27(12),
      I3 => MIPSProcInst_registers_registers_26(12),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux35_81_487
    );
  MIPSProcInst_registers_mux35_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(12),
      I1 => MIPSProcInst_registers_registers_29(12),
      I2 => MIPSProcInst_registers_registers_31(12),
      I3 => MIPSProcInst_registers_registers_30(12),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux35_9_488
    );
  MIPSProcInst_registers_mux35_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux35_81_487,
      I3 => MIPSProcInst_registers_mux35_9_488,
      I4 => MIPSProcInst_registers_mux35_8_486,
      I5 => MIPSProcInst_registers_mux35_7_485,
      O => MIPSProcInst_registers_mux35_3_489
    );
  MIPSProcInst_registers_mux35_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(12),
      I1 => MIPSProcInst_registers_registers_5(12),
      I2 => MIPSProcInst_registers_registers_7(12),
      I3 => MIPSProcInst_registers_registers_6(12),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux35_91_491
    );
  MIPSProcInst_registers_mux35_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(12),
      I1 => MIPSProcInst_registers_registers_9(12),
      I2 => MIPSProcInst_registers_registers_11(12),
      I3 => MIPSProcInst_registers_registers_10(12),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux35_92_492
    );
  MIPSProcInst_registers_mux35_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(12),
      I1 => MIPSProcInst_registers_registers_13(12),
      I2 => MIPSProcInst_registers_registers_15(12),
      I3 => MIPSProcInst_registers_registers_14(12),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux35_10_493
    );
  MIPSProcInst_registers_mux35_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux35_92_492,
      I3 => MIPSProcInst_registers_mux35_10_493,
      I4 => MIPSProcInst_registers_mux35_91_491,
      I5 => MIPSProcInst_registers_mux35_82_490,
      O => MIPSProcInst_registers_mux35_4_494
    );
  MIPSProcInst_registers_mux34_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(11),
      I1 => MIPSProcInst_registers_registers_17(11),
      I2 => MIPSProcInst_registers_registers_19(11),
      I3 => MIPSProcInst_registers_registers_18(11),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux34_7_495
    );
  MIPSProcInst_registers_mux34_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(11),
      I1 => MIPSProcInst_registers_registers_21(11),
      I2 => MIPSProcInst_registers_registers_23(11),
      I3 => MIPSProcInst_registers_registers_22(11),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux34_8_496
    );
  MIPSProcInst_registers_mux34_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(11),
      I1 => MIPSProcInst_registers_registers_25(11),
      I2 => MIPSProcInst_registers_registers_27(11),
      I3 => MIPSProcInst_registers_registers_26(11),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux34_81_497
    );
  MIPSProcInst_registers_mux34_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(11),
      I1 => MIPSProcInst_registers_registers_29(11),
      I2 => MIPSProcInst_registers_registers_31(11),
      I3 => MIPSProcInst_registers_registers_30(11),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux34_9_498
    );
  MIPSProcInst_registers_mux34_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux34_81_497,
      I3 => MIPSProcInst_registers_mux34_9_498,
      I4 => MIPSProcInst_registers_mux34_8_496,
      I5 => MIPSProcInst_registers_mux34_7_495,
      O => MIPSProcInst_registers_mux34_3_499
    );
  MIPSProcInst_registers_mux34_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(11),
      I1 => MIPSProcInst_registers_registers_5(11),
      I2 => MIPSProcInst_registers_registers_7(11),
      I3 => MIPSProcInst_registers_registers_6(11),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux34_91_501
    );
  MIPSProcInst_registers_mux34_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(11),
      I1 => MIPSProcInst_registers_registers_9(11),
      I2 => MIPSProcInst_registers_registers_11(11),
      I3 => MIPSProcInst_registers_registers_10(11),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux34_92_502
    );
  MIPSProcInst_registers_mux34_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(11),
      I1 => MIPSProcInst_registers_registers_13(11),
      I2 => MIPSProcInst_registers_registers_15(11),
      I3 => MIPSProcInst_registers_registers_14(11),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux34_10_503
    );
  MIPSProcInst_registers_mux34_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux34_92_502,
      I3 => MIPSProcInst_registers_mux34_10_503,
      I4 => MIPSProcInst_registers_mux34_91_501,
      I5 => MIPSProcInst_registers_mux34_82_500,
      O => MIPSProcInst_registers_mux34_4_504
    );
  MIPSProcInst_registers_mux33_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(10),
      I1 => MIPSProcInst_registers_registers_17(10),
      I2 => MIPSProcInst_registers_registers_19(10),
      I3 => MIPSProcInst_registers_registers_18(10),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux33_7_505
    );
  MIPSProcInst_registers_mux33_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(10),
      I1 => MIPSProcInst_registers_registers_21(10),
      I2 => MIPSProcInst_registers_registers_23(10),
      I3 => MIPSProcInst_registers_registers_22(10),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux33_8_506
    );
  MIPSProcInst_registers_mux33_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(10),
      I1 => MIPSProcInst_registers_registers_25(10),
      I2 => MIPSProcInst_registers_registers_27(10),
      I3 => MIPSProcInst_registers_registers_26(10),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux33_81_507
    );
  MIPSProcInst_registers_mux33_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(10),
      I1 => MIPSProcInst_registers_registers_29(10),
      I2 => MIPSProcInst_registers_registers_31(10),
      I3 => MIPSProcInst_registers_registers_30(10),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux33_9_508
    );
  MIPSProcInst_registers_mux33_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux33_81_507,
      I3 => MIPSProcInst_registers_mux33_9_508,
      I4 => MIPSProcInst_registers_mux33_8_506,
      I5 => MIPSProcInst_registers_mux33_7_505,
      O => MIPSProcInst_registers_mux33_3_509
    );
  MIPSProcInst_registers_mux33_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(10),
      I1 => MIPSProcInst_registers_registers_5(10),
      I2 => MIPSProcInst_registers_registers_7(10),
      I3 => MIPSProcInst_registers_registers_6(10),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux33_91_511
    );
  MIPSProcInst_registers_mux33_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(10),
      I1 => MIPSProcInst_registers_registers_9(10),
      I2 => MIPSProcInst_registers_registers_11(10),
      I3 => MIPSProcInst_registers_registers_10(10),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux33_92_512
    );
  MIPSProcInst_registers_mux33_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(10),
      I1 => MIPSProcInst_registers_registers_13(10),
      I2 => MIPSProcInst_registers_registers_15(10),
      I3 => MIPSProcInst_registers_registers_14(10),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux33_10_513
    );
  MIPSProcInst_registers_mux33_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux33_92_512,
      I3 => MIPSProcInst_registers_mux33_10_513,
      I4 => MIPSProcInst_registers_mux33_91_511,
      I5 => MIPSProcInst_registers_mux33_82_510,
      O => MIPSProcInst_registers_mux33_4_514
    );
  MIPSProcInst_registers_mux32_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(0),
      I1 => MIPSProcInst_registers_registers_17(0),
      I2 => MIPSProcInst_registers_registers_19(0),
      I3 => MIPSProcInst_registers_registers_18(0),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux32_7_515
    );
  MIPSProcInst_registers_mux32_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(0),
      I1 => MIPSProcInst_registers_registers_21(0),
      I2 => MIPSProcInst_registers_registers_23(0),
      I3 => MIPSProcInst_registers_registers_22(0),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux32_8_516
    );
  MIPSProcInst_registers_mux32_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(0),
      I1 => MIPSProcInst_registers_registers_25(0),
      I2 => MIPSProcInst_registers_registers_27(0),
      I3 => MIPSProcInst_registers_registers_26(0),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux32_81_517
    );
  MIPSProcInst_registers_mux32_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(0),
      I1 => MIPSProcInst_registers_registers_29(0),
      I2 => MIPSProcInst_registers_registers_31(0),
      I3 => MIPSProcInst_registers_registers_30(0),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux32_9_518
    );
  MIPSProcInst_registers_mux32_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux32_81_517,
      I3 => MIPSProcInst_registers_mux32_9_518,
      I4 => MIPSProcInst_registers_mux32_8_516,
      I5 => MIPSProcInst_registers_mux32_7_515,
      O => MIPSProcInst_registers_mux32_3_519
    );
  MIPSProcInst_registers_mux32_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(0),
      I1 => MIPSProcInst_registers_registers_5(0),
      I2 => MIPSProcInst_registers_registers_7(0),
      I3 => MIPSProcInst_registers_registers_6(0),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux32_91_521
    );
  MIPSProcInst_registers_mux32_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(0),
      I1 => MIPSProcInst_registers_registers_9(0),
      I2 => MIPSProcInst_registers_registers_11(0),
      I3 => MIPSProcInst_registers_registers_10(0),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux32_92_522
    );
  MIPSProcInst_registers_mux32_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(0),
      I1 => MIPSProcInst_registers_registers_13(0),
      I2 => MIPSProcInst_registers_registers_15(0),
      I3 => MIPSProcInst_registers_registers_14(0),
      I4 => procIMemReadData_16_Q,
      I5 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux32_10_523
    );
  MIPSProcInst_registers_mux32_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_19_Q,
      I1 => procIMemReadData_18_Q,
      I2 => MIPSProcInst_registers_mux32_92_522,
      I3 => MIPSProcInst_registers_mux32_10_523,
      I4 => MIPSProcInst_registers_mux32_91_521,
      I5 => MIPSProcInst_registers_mux32_82_520,
      O => MIPSProcInst_registers_mux32_4_524
    );
  MIPSProcInst_registers_mux31_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(9),
      I1 => MIPSProcInst_registers_registers_17(9),
      I2 => MIPSProcInst_registers_registers_19(9),
      I3 => MIPSProcInst_registers_registers_18(9),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux31_7_525
    );
  MIPSProcInst_registers_mux31_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(9),
      I1 => MIPSProcInst_registers_registers_21(9),
      I2 => MIPSProcInst_registers_registers_23(9),
      I3 => MIPSProcInst_registers_registers_22(9),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux31_8_526
    );
  MIPSProcInst_registers_mux31_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(9),
      I1 => MIPSProcInst_registers_registers_25(9),
      I2 => MIPSProcInst_registers_registers_27(9),
      I3 => MIPSProcInst_registers_registers_26(9),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux31_81_527
    );
  MIPSProcInst_registers_mux31_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(9),
      I1 => MIPSProcInst_registers_registers_29(9),
      I2 => MIPSProcInst_registers_registers_31(9),
      I3 => MIPSProcInst_registers_registers_30(9),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux31_9_528
    );
  MIPSProcInst_registers_mux31_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux31_81_527,
      I3 => MIPSProcInst_registers_mux31_9_528,
      I4 => MIPSProcInst_registers_mux31_8_526,
      I5 => MIPSProcInst_registers_mux31_7_525,
      O => MIPSProcInst_registers_mux31_3_529
    );
  MIPSProcInst_registers_mux31_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(9),
      I1 => MIPSProcInst_registers_registers_5(9),
      I2 => MIPSProcInst_registers_registers_7(9),
      I3 => MIPSProcInst_registers_registers_6(9),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux31_91_531
    );
  MIPSProcInst_registers_mux31_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(9),
      I1 => MIPSProcInst_registers_registers_9(9),
      I2 => MIPSProcInst_registers_registers_11(9),
      I3 => MIPSProcInst_registers_registers_10(9),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux31_92_532
    );
  MIPSProcInst_registers_mux31_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(9),
      I1 => MIPSProcInst_registers_registers_13(9),
      I2 => MIPSProcInst_registers_registers_15(9),
      I3 => MIPSProcInst_registers_registers_14(9),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux31_10_533
    );
  MIPSProcInst_registers_mux31_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux31_92_532,
      I3 => MIPSProcInst_registers_mux31_10_533,
      I4 => MIPSProcInst_registers_mux31_91_531,
      I5 => MIPSProcInst_registers_mux31_82_530,
      O => MIPSProcInst_registers_mux31_4_534
    );
  MIPSProcInst_registers_mux30_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(8),
      I1 => MIPSProcInst_registers_registers_17(8),
      I2 => MIPSProcInst_registers_registers_19(8),
      I3 => MIPSProcInst_registers_registers_18(8),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux30_7_535
    );
  MIPSProcInst_registers_mux30_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(8),
      I1 => MIPSProcInst_registers_registers_21(8),
      I2 => MIPSProcInst_registers_registers_23(8),
      I3 => MIPSProcInst_registers_registers_22(8),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux30_8_536
    );
  MIPSProcInst_registers_mux30_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(8),
      I1 => MIPSProcInst_registers_registers_25(8),
      I2 => MIPSProcInst_registers_registers_27(8),
      I3 => MIPSProcInst_registers_registers_26(8),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux30_81_537
    );
  MIPSProcInst_registers_mux30_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(8),
      I1 => MIPSProcInst_registers_registers_29(8),
      I2 => MIPSProcInst_registers_registers_31(8),
      I3 => MIPSProcInst_registers_registers_30(8),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux30_9_538
    );
  MIPSProcInst_registers_mux30_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux30_81_537,
      I3 => MIPSProcInst_registers_mux30_9_538,
      I4 => MIPSProcInst_registers_mux30_8_536,
      I5 => MIPSProcInst_registers_mux30_7_535,
      O => MIPSProcInst_registers_mux30_3_539
    );
  MIPSProcInst_registers_mux30_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(8),
      I1 => MIPSProcInst_registers_registers_5(8),
      I2 => MIPSProcInst_registers_registers_7(8),
      I3 => MIPSProcInst_registers_registers_6(8),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux30_91_541
    );
  MIPSProcInst_registers_mux30_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(8),
      I1 => MIPSProcInst_registers_registers_9(8),
      I2 => MIPSProcInst_registers_registers_11(8),
      I3 => MIPSProcInst_registers_registers_10(8),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux30_92_542
    );
  MIPSProcInst_registers_mux30_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(8),
      I1 => MIPSProcInst_registers_registers_13(8),
      I2 => MIPSProcInst_registers_registers_15(8),
      I3 => MIPSProcInst_registers_registers_14(8),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux30_10_543
    );
  MIPSProcInst_registers_mux30_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux30_92_542,
      I3 => MIPSProcInst_registers_mux30_10_543,
      I4 => MIPSProcInst_registers_mux30_91_541,
      I5 => MIPSProcInst_registers_mux30_82_540,
      O => MIPSProcInst_registers_mux30_4_544
    );
  MIPSProcInst_registers_mux29_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(7),
      I1 => MIPSProcInst_registers_registers_17(7),
      I2 => MIPSProcInst_registers_registers_19(7),
      I3 => MIPSProcInst_registers_registers_18(7),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux29_7_545
    );
  MIPSProcInst_registers_mux29_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(7),
      I1 => MIPSProcInst_registers_registers_21(7),
      I2 => MIPSProcInst_registers_registers_23(7),
      I3 => MIPSProcInst_registers_registers_22(7),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux29_8_546
    );
  MIPSProcInst_registers_mux29_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(7),
      I1 => MIPSProcInst_registers_registers_25(7),
      I2 => MIPSProcInst_registers_registers_27(7),
      I3 => MIPSProcInst_registers_registers_26(7),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux29_81_547
    );
  MIPSProcInst_registers_mux29_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(7),
      I1 => MIPSProcInst_registers_registers_29(7),
      I2 => MIPSProcInst_registers_registers_31(7),
      I3 => MIPSProcInst_registers_registers_30(7),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux29_9_548
    );
  MIPSProcInst_registers_mux29_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux29_81_547,
      I3 => MIPSProcInst_registers_mux29_9_548,
      I4 => MIPSProcInst_registers_mux29_8_546,
      I5 => MIPSProcInst_registers_mux29_7_545,
      O => MIPSProcInst_registers_mux29_3_549
    );
  MIPSProcInst_registers_mux29_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(7),
      I1 => MIPSProcInst_registers_registers_5(7),
      I2 => MIPSProcInst_registers_registers_7(7),
      I3 => MIPSProcInst_registers_registers_6(7),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux29_91_551
    );
  MIPSProcInst_registers_mux29_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(7),
      I1 => MIPSProcInst_registers_registers_9(7),
      I2 => MIPSProcInst_registers_registers_11(7),
      I3 => MIPSProcInst_registers_registers_10(7),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux29_92_552
    );
  MIPSProcInst_registers_mux29_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(7),
      I1 => MIPSProcInst_registers_registers_13(7),
      I2 => MIPSProcInst_registers_registers_15(7),
      I3 => MIPSProcInst_registers_registers_14(7),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux29_10_553
    );
  MIPSProcInst_registers_mux29_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux29_92_552,
      I3 => MIPSProcInst_registers_mux29_10_553,
      I4 => MIPSProcInst_registers_mux29_91_551,
      I5 => MIPSProcInst_registers_mux29_82_550,
      O => MIPSProcInst_registers_mux29_4_554
    );
  MIPSProcInst_registers_mux28_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(6),
      I1 => MIPSProcInst_registers_registers_17(6),
      I2 => MIPSProcInst_registers_registers_19(6),
      I3 => MIPSProcInst_registers_registers_18(6),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux28_7_555
    );
  MIPSProcInst_registers_mux28_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(6),
      I1 => MIPSProcInst_registers_registers_21(6),
      I2 => MIPSProcInst_registers_registers_23(6),
      I3 => MIPSProcInst_registers_registers_22(6),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux28_8_556
    );
  MIPSProcInst_registers_mux28_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(6),
      I1 => MIPSProcInst_registers_registers_25(6),
      I2 => MIPSProcInst_registers_registers_27(6),
      I3 => MIPSProcInst_registers_registers_26(6),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux28_81_557
    );
  MIPSProcInst_registers_mux28_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(6),
      I1 => MIPSProcInst_registers_registers_29(6),
      I2 => MIPSProcInst_registers_registers_31(6),
      I3 => MIPSProcInst_registers_registers_30(6),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux28_9_558
    );
  MIPSProcInst_registers_mux28_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux28_81_557,
      I3 => MIPSProcInst_registers_mux28_9_558,
      I4 => MIPSProcInst_registers_mux28_8_556,
      I5 => MIPSProcInst_registers_mux28_7_555,
      O => MIPSProcInst_registers_mux28_3_559
    );
  MIPSProcInst_registers_mux28_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(6),
      I1 => MIPSProcInst_registers_registers_5(6),
      I2 => MIPSProcInst_registers_registers_7(6),
      I3 => MIPSProcInst_registers_registers_6(6),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux28_91_561
    );
  MIPSProcInst_registers_mux28_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(6),
      I1 => MIPSProcInst_registers_registers_9(6),
      I2 => MIPSProcInst_registers_registers_11(6),
      I3 => MIPSProcInst_registers_registers_10(6),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux28_92_562
    );
  MIPSProcInst_registers_mux28_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(6),
      I1 => MIPSProcInst_registers_registers_13(6),
      I2 => MIPSProcInst_registers_registers_15(6),
      I3 => MIPSProcInst_registers_registers_14(6),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux28_10_563
    );
  MIPSProcInst_registers_mux28_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux28_92_562,
      I3 => MIPSProcInst_registers_mux28_10_563,
      I4 => MIPSProcInst_registers_mux28_91_561,
      I5 => MIPSProcInst_registers_mux28_82_560,
      O => MIPSProcInst_registers_mux28_4_564
    );
  MIPSProcInst_registers_mux27_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(5),
      I1 => MIPSProcInst_registers_registers_17(5),
      I2 => MIPSProcInst_registers_registers_19(5),
      I3 => MIPSProcInst_registers_registers_18(5),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux27_7_565
    );
  MIPSProcInst_registers_mux27_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(5),
      I1 => MIPSProcInst_registers_registers_21(5),
      I2 => MIPSProcInst_registers_registers_23(5),
      I3 => MIPSProcInst_registers_registers_22(5),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux27_8_566
    );
  MIPSProcInst_registers_mux27_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(5),
      I1 => MIPSProcInst_registers_registers_25(5),
      I2 => MIPSProcInst_registers_registers_27(5),
      I3 => MIPSProcInst_registers_registers_26(5),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux27_81_567
    );
  MIPSProcInst_registers_mux27_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(5),
      I1 => MIPSProcInst_registers_registers_29(5),
      I2 => MIPSProcInst_registers_registers_31(5),
      I3 => MIPSProcInst_registers_registers_30(5),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux27_9_568
    );
  MIPSProcInst_registers_mux27_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux27_81_567,
      I3 => MIPSProcInst_registers_mux27_9_568,
      I4 => MIPSProcInst_registers_mux27_8_566,
      I5 => MIPSProcInst_registers_mux27_7_565,
      O => MIPSProcInst_registers_mux27_3_569
    );
  MIPSProcInst_registers_mux27_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(5),
      I1 => MIPSProcInst_registers_registers_5(5),
      I2 => MIPSProcInst_registers_registers_7(5),
      I3 => MIPSProcInst_registers_registers_6(5),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux27_91_571
    );
  MIPSProcInst_registers_mux27_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(5),
      I1 => MIPSProcInst_registers_registers_9(5),
      I2 => MIPSProcInst_registers_registers_11(5),
      I3 => MIPSProcInst_registers_registers_10(5),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux27_92_572
    );
  MIPSProcInst_registers_mux27_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(5),
      I1 => MIPSProcInst_registers_registers_13(5),
      I2 => MIPSProcInst_registers_registers_15(5),
      I3 => MIPSProcInst_registers_registers_14(5),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux27_10_573
    );
  MIPSProcInst_registers_mux27_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux27_92_572,
      I3 => MIPSProcInst_registers_mux27_10_573,
      I4 => MIPSProcInst_registers_mux27_91_571,
      I5 => MIPSProcInst_registers_mux27_82_570,
      O => MIPSProcInst_registers_mux27_4_574
    );
  MIPSProcInst_registers_mux26_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(4),
      I1 => MIPSProcInst_registers_registers_17(4),
      I2 => MIPSProcInst_registers_registers_19(4),
      I3 => MIPSProcInst_registers_registers_18(4),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux26_7_575
    );
  MIPSProcInst_registers_mux26_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(4),
      I1 => MIPSProcInst_registers_registers_21(4),
      I2 => MIPSProcInst_registers_registers_23(4),
      I3 => MIPSProcInst_registers_registers_22(4),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux26_8_576
    );
  MIPSProcInst_registers_mux26_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(4),
      I1 => MIPSProcInst_registers_registers_25(4),
      I2 => MIPSProcInst_registers_registers_27(4),
      I3 => MIPSProcInst_registers_registers_26(4),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux26_81_577
    );
  MIPSProcInst_registers_mux26_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(4),
      I1 => MIPSProcInst_registers_registers_29(4),
      I2 => MIPSProcInst_registers_registers_31(4),
      I3 => MIPSProcInst_registers_registers_30(4),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux26_9_578
    );
  MIPSProcInst_registers_mux26_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux26_81_577,
      I3 => MIPSProcInst_registers_mux26_9_578,
      I4 => MIPSProcInst_registers_mux26_8_576,
      I5 => MIPSProcInst_registers_mux26_7_575,
      O => MIPSProcInst_registers_mux26_3_579
    );
  MIPSProcInst_registers_mux26_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(4),
      I1 => MIPSProcInst_registers_registers_5(4),
      I2 => MIPSProcInst_registers_registers_7(4),
      I3 => MIPSProcInst_registers_registers_6(4),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux26_91_581
    );
  MIPSProcInst_registers_mux26_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(4),
      I1 => MIPSProcInst_registers_registers_9(4),
      I2 => MIPSProcInst_registers_registers_11(4),
      I3 => MIPSProcInst_registers_registers_10(4),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux26_92_582
    );
  MIPSProcInst_registers_mux26_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(4),
      I1 => MIPSProcInst_registers_registers_13(4),
      I2 => MIPSProcInst_registers_registers_15(4),
      I3 => MIPSProcInst_registers_registers_14(4),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux26_10_583
    );
  MIPSProcInst_registers_mux26_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux26_92_582,
      I3 => MIPSProcInst_registers_mux26_10_583,
      I4 => MIPSProcInst_registers_mux26_91_581,
      I5 => MIPSProcInst_registers_mux26_82_580,
      O => MIPSProcInst_registers_mux26_4_584
    );
  MIPSProcInst_registers_mux25_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(3),
      I1 => MIPSProcInst_registers_registers_17(3),
      I2 => MIPSProcInst_registers_registers_19(3),
      I3 => MIPSProcInst_registers_registers_18(3),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux25_7_585
    );
  MIPSProcInst_registers_mux25_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(3),
      I1 => MIPSProcInst_registers_registers_21(3),
      I2 => MIPSProcInst_registers_registers_23(3),
      I3 => MIPSProcInst_registers_registers_22(3),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux25_8_586
    );
  MIPSProcInst_registers_mux25_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(3),
      I1 => MIPSProcInst_registers_registers_25(3),
      I2 => MIPSProcInst_registers_registers_27(3),
      I3 => MIPSProcInst_registers_registers_26(3),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux25_81_587
    );
  MIPSProcInst_registers_mux25_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(3),
      I1 => MIPSProcInst_registers_registers_29(3),
      I2 => MIPSProcInst_registers_registers_31(3),
      I3 => MIPSProcInst_registers_registers_30(3),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux25_9_588
    );
  MIPSProcInst_registers_mux25_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux25_81_587,
      I3 => MIPSProcInst_registers_mux25_9_588,
      I4 => MIPSProcInst_registers_mux25_8_586,
      I5 => MIPSProcInst_registers_mux25_7_585,
      O => MIPSProcInst_registers_mux25_3_589
    );
  MIPSProcInst_registers_mux25_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(3),
      I1 => MIPSProcInst_registers_registers_5(3),
      I2 => MIPSProcInst_registers_registers_7(3),
      I3 => MIPSProcInst_registers_registers_6(3),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux25_91_591
    );
  MIPSProcInst_registers_mux25_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(3),
      I1 => MIPSProcInst_registers_registers_9(3),
      I2 => MIPSProcInst_registers_registers_11(3),
      I3 => MIPSProcInst_registers_registers_10(3),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux25_92_592
    );
  MIPSProcInst_registers_mux25_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(3),
      I1 => MIPSProcInst_registers_registers_13(3),
      I2 => MIPSProcInst_registers_registers_15(3),
      I3 => MIPSProcInst_registers_registers_14(3),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux25_10_593
    );
  MIPSProcInst_registers_mux25_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux25_92_592,
      I3 => MIPSProcInst_registers_mux25_10_593,
      I4 => MIPSProcInst_registers_mux25_91_591,
      I5 => MIPSProcInst_registers_mux25_82_590,
      O => MIPSProcInst_registers_mux25_4_594
    );
  MIPSProcInst_registers_mux24_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(31),
      I1 => MIPSProcInst_registers_registers_17(31),
      I2 => MIPSProcInst_registers_registers_19(31),
      I3 => MIPSProcInst_registers_registers_18(31),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux24_7_595
    );
  MIPSProcInst_registers_mux24_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(31),
      I1 => MIPSProcInst_registers_registers_21(31),
      I2 => MIPSProcInst_registers_registers_23(31),
      I3 => MIPSProcInst_registers_registers_22(31),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux24_8_596
    );
  MIPSProcInst_registers_mux24_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(31),
      I1 => MIPSProcInst_registers_registers_25(31),
      I2 => MIPSProcInst_registers_registers_27(31),
      I3 => MIPSProcInst_registers_registers_26(31),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux24_81_597
    );
  MIPSProcInst_registers_mux24_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(31),
      I1 => MIPSProcInst_registers_registers_29(31),
      I2 => MIPSProcInst_registers_registers_31(31),
      I3 => MIPSProcInst_registers_registers_30(31),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux24_9_598
    );
  MIPSProcInst_registers_mux24_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux24_81_597,
      I3 => MIPSProcInst_registers_mux24_9_598,
      I4 => MIPSProcInst_registers_mux24_8_596,
      I5 => MIPSProcInst_registers_mux24_7_595,
      O => MIPSProcInst_registers_mux24_3_599
    );
  MIPSProcInst_registers_mux24_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(31),
      I1 => MIPSProcInst_registers_registers_5(31),
      I2 => MIPSProcInst_registers_registers_7(31),
      I3 => MIPSProcInst_registers_registers_6(31),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux24_91_601
    );
  MIPSProcInst_registers_mux24_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(31),
      I1 => MIPSProcInst_registers_registers_9(31),
      I2 => MIPSProcInst_registers_registers_11(31),
      I3 => MIPSProcInst_registers_registers_10(31),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux24_92_602
    );
  MIPSProcInst_registers_mux24_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(31),
      I1 => MIPSProcInst_registers_registers_13(31),
      I2 => MIPSProcInst_registers_registers_15(31),
      I3 => MIPSProcInst_registers_registers_14(31),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux24_10_603
    );
  MIPSProcInst_registers_mux24_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux24_92_602,
      I3 => MIPSProcInst_registers_mux24_10_603,
      I4 => MIPSProcInst_registers_mux24_91_601,
      I5 => MIPSProcInst_registers_mux24_82_600,
      O => MIPSProcInst_registers_mux24_4_604
    );
  MIPSProcInst_registers_mux23_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(30),
      I1 => MIPSProcInst_registers_registers_17(30),
      I2 => MIPSProcInst_registers_registers_19(30),
      I3 => MIPSProcInst_registers_registers_18(30),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux23_7_605
    );
  MIPSProcInst_registers_mux23_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(30),
      I1 => MIPSProcInst_registers_registers_21(30),
      I2 => MIPSProcInst_registers_registers_23(30),
      I3 => MIPSProcInst_registers_registers_22(30),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux23_8_606
    );
  MIPSProcInst_registers_mux23_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(30),
      I1 => MIPSProcInst_registers_registers_25(30),
      I2 => MIPSProcInst_registers_registers_27(30),
      I3 => MIPSProcInst_registers_registers_26(30),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux23_81_607
    );
  MIPSProcInst_registers_mux23_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(30),
      I1 => MIPSProcInst_registers_registers_29(30),
      I2 => MIPSProcInst_registers_registers_31(30),
      I3 => MIPSProcInst_registers_registers_30(30),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux23_9_608
    );
  MIPSProcInst_registers_mux23_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux23_81_607,
      I3 => MIPSProcInst_registers_mux23_9_608,
      I4 => MIPSProcInst_registers_mux23_8_606,
      I5 => MIPSProcInst_registers_mux23_7_605,
      O => MIPSProcInst_registers_mux23_3_609
    );
  MIPSProcInst_registers_mux23_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(30),
      I1 => MIPSProcInst_registers_registers_5(30),
      I2 => MIPSProcInst_registers_registers_7(30),
      I3 => MIPSProcInst_registers_registers_6(30),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux23_91_611
    );
  MIPSProcInst_registers_mux23_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(30),
      I1 => MIPSProcInst_registers_registers_9(30),
      I2 => MIPSProcInst_registers_registers_11(30),
      I3 => MIPSProcInst_registers_registers_10(30),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux23_92_612
    );
  MIPSProcInst_registers_mux23_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(30),
      I1 => MIPSProcInst_registers_registers_13(30),
      I2 => MIPSProcInst_registers_registers_15(30),
      I3 => MIPSProcInst_registers_registers_14(30),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux23_10_613
    );
  MIPSProcInst_registers_mux23_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux23_92_612,
      I3 => MIPSProcInst_registers_mux23_10_613,
      I4 => MIPSProcInst_registers_mux23_91_611,
      I5 => MIPSProcInst_registers_mux23_82_610,
      O => MIPSProcInst_registers_mux23_4_614
    );
  MIPSProcInst_registers_mux22_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(2),
      I1 => MIPSProcInst_registers_registers_17(2),
      I2 => MIPSProcInst_registers_registers_19(2),
      I3 => MIPSProcInst_registers_registers_18(2),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux22_7_615
    );
  MIPSProcInst_registers_mux22_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(2),
      I1 => MIPSProcInst_registers_registers_21(2),
      I2 => MIPSProcInst_registers_registers_23(2),
      I3 => MIPSProcInst_registers_registers_22(2),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux22_8_616
    );
  MIPSProcInst_registers_mux22_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(2),
      I1 => MIPSProcInst_registers_registers_25(2),
      I2 => MIPSProcInst_registers_registers_27(2),
      I3 => MIPSProcInst_registers_registers_26(2),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux22_81_617
    );
  MIPSProcInst_registers_mux22_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(2),
      I1 => MIPSProcInst_registers_registers_29(2),
      I2 => MIPSProcInst_registers_registers_31(2),
      I3 => MIPSProcInst_registers_registers_30(2),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux22_9_618
    );
  MIPSProcInst_registers_mux22_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux22_81_617,
      I3 => MIPSProcInst_registers_mux22_9_618,
      I4 => MIPSProcInst_registers_mux22_8_616,
      I5 => MIPSProcInst_registers_mux22_7_615,
      O => MIPSProcInst_registers_mux22_3_619
    );
  MIPSProcInst_registers_mux22_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(2),
      I1 => MIPSProcInst_registers_registers_5(2),
      I2 => MIPSProcInst_registers_registers_7(2),
      I3 => MIPSProcInst_registers_registers_6(2),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux22_91_621
    );
  MIPSProcInst_registers_mux22_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(2),
      I1 => MIPSProcInst_registers_registers_9(2),
      I2 => MIPSProcInst_registers_registers_11(2),
      I3 => MIPSProcInst_registers_registers_10(2),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux22_92_622
    );
  MIPSProcInst_registers_mux22_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(2),
      I1 => MIPSProcInst_registers_registers_13(2),
      I2 => MIPSProcInst_registers_registers_15(2),
      I3 => MIPSProcInst_registers_registers_14(2),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux22_10_623
    );
  MIPSProcInst_registers_mux22_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux22_92_622,
      I3 => MIPSProcInst_registers_mux22_10_623,
      I4 => MIPSProcInst_registers_mux22_91_621,
      I5 => MIPSProcInst_registers_mux22_82_620,
      O => MIPSProcInst_registers_mux22_4_624
    );
  MIPSProcInst_registers_mux21_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(29),
      I1 => MIPSProcInst_registers_registers_17(29),
      I2 => MIPSProcInst_registers_registers_19(29),
      I3 => MIPSProcInst_registers_registers_18(29),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux21_7_625
    );
  MIPSProcInst_registers_mux21_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(29),
      I1 => MIPSProcInst_registers_registers_21(29),
      I2 => MIPSProcInst_registers_registers_23(29),
      I3 => MIPSProcInst_registers_registers_22(29),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux21_8_626
    );
  MIPSProcInst_registers_mux21_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(29),
      I1 => MIPSProcInst_registers_registers_25(29),
      I2 => MIPSProcInst_registers_registers_27(29),
      I3 => MIPSProcInst_registers_registers_26(29),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux21_81_627
    );
  MIPSProcInst_registers_mux21_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(29),
      I1 => MIPSProcInst_registers_registers_29(29),
      I2 => MIPSProcInst_registers_registers_31(29),
      I3 => MIPSProcInst_registers_registers_30(29),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux21_9_628
    );
  MIPSProcInst_registers_mux21_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux21_81_627,
      I3 => MIPSProcInst_registers_mux21_9_628,
      I4 => MIPSProcInst_registers_mux21_8_626,
      I5 => MIPSProcInst_registers_mux21_7_625,
      O => MIPSProcInst_registers_mux21_3_629
    );
  MIPSProcInst_registers_mux21_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(29),
      I1 => MIPSProcInst_registers_registers_5(29),
      I2 => MIPSProcInst_registers_registers_7(29),
      I3 => MIPSProcInst_registers_registers_6(29),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux21_91_631
    );
  MIPSProcInst_registers_mux21_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(29),
      I1 => MIPSProcInst_registers_registers_9(29),
      I2 => MIPSProcInst_registers_registers_11(29),
      I3 => MIPSProcInst_registers_registers_10(29),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux21_92_632
    );
  MIPSProcInst_registers_mux21_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(29),
      I1 => MIPSProcInst_registers_registers_13(29),
      I2 => MIPSProcInst_registers_registers_15(29),
      I3 => MIPSProcInst_registers_registers_14(29),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux21_10_633
    );
  MIPSProcInst_registers_mux21_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux21_92_632,
      I3 => MIPSProcInst_registers_mux21_10_633,
      I4 => MIPSProcInst_registers_mux21_91_631,
      I5 => MIPSProcInst_registers_mux21_82_630,
      O => MIPSProcInst_registers_mux21_4_634
    );
  MIPSProcInst_registers_mux20_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(28),
      I1 => MIPSProcInst_registers_registers_17(28),
      I2 => MIPSProcInst_registers_registers_19(28),
      I3 => MIPSProcInst_registers_registers_18(28),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux20_7_635
    );
  MIPSProcInst_registers_mux20_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(28),
      I1 => MIPSProcInst_registers_registers_21(28),
      I2 => MIPSProcInst_registers_registers_23(28),
      I3 => MIPSProcInst_registers_registers_22(28),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux20_8_636
    );
  MIPSProcInst_registers_mux20_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(28),
      I1 => MIPSProcInst_registers_registers_25(28),
      I2 => MIPSProcInst_registers_registers_27(28),
      I3 => MIPSProcInst_registers_registers_26(28),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux20_81_637
    );
  MIPSProcInst_registers_mux20_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(28),
      I1 => MIPSProcInst_registers_registers_29(28),
      I2 => MIPSProcInst_registers_registers_31(28),
      I3 => MIPSProcInst_registers_registers_30(28),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux20_9_638
    );
  MIPSProcInst_registers_mux20_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux20_81_637,
      I3 => MIPSProcInst_registers_mux20_9_638,
      I4 => MIPSProcInst_registers_mux20_8_636,
      I5 => MIPSProcInst_registers_mux20_7_635,
      O => MIPSProcInst_registers_mux20_3_639
    );
  MIPSProcInst_registers_mux20_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(28),
      I1 => MIPSProcInst_registers_registers_5(28),
      I2 => MIPSProcInst_registers_registers_7(28),
      I3 => MIPSProcInst_registers_registers_6(28),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux20_91_641
    );
  MIPSProcInst_registers_mux20_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(28),
      I1 => MIPSProcInst_registers_registers_9(28),
      I2 => MIPSProcInst_registers_registers_11(28),
      I3 => MIPSProcInst_registers_registers_10(28),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux20_92_642
    );
  MIPSProcInst_registers_mux20_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(28),
      I1 => MIPSProcInst_registers_registers_13(28),
      I2 => MIPSProcInst_registers_registers_15(28),
      I3 => MIPSProcInst_registers_registers_14(28),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux20_10_643
    );
  MIPSProcInst_registers_mux20_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux20_92_642,
      I3 => MIPSProcInst_registers_mux20_10_643,
      I4 => MIPSProcInst_registers_mux20_91_641,
      I5 => MIPSProcInst_registers_mux20_82_640,
      O => MIPSProcInst_registers_mux20_4_644
    );
  MIPSProcInst_registers_mux19_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(27),
      I1 => MIPSProcInst_registers_registers_17(27),
      I2 => MIPSProcInst_registers_registers_19(27),
      I3 => MIPSProcInst_registers_registers_18(27),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux19_7_645
    );
  MIPSProcInst_registers_mux19_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(27),
      I1 => MIPSProcInst_registers_registers_21(27),
      I2 => MIPSProcInst_registers_registers_23(27),
      I3 => MIPSProcInst_registers_registers_22(27),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux19_8_646
    );
  MIPSProcInst_registers_mux19_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(27),
      I1 => MIPSProcInst_registers_registers_25(27),
      I2 => MIPSProcInst_registers_registers_27(27),
      I3 => MIPSProcInst_registers_registers_26(27),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux19_81_647
    );
  MIPSProcInst_registers_mux19_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(27),
      I1 => MIPSProcInst_registers_registers_29(27),
      I2 => MIPSProcInst_registers_registers_31(27),
      I3 => MIPSProcInst_registers_registers_30(27),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux19_9_648
    );
  MIPSProcInst_registers_mux19_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux19_81_647,
      I3 => MIPSProcInst_registers_mux19_9_648,
      I4 => MIPSProcInst_registers_mux19_8_646,
      I5 => MIPSProcInst_registers_mux19_7_645,
      O => MIPSProcInst_registers_mux19_3_649
    );
  MIPSProcInst_registers_mux19_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(27),
      I1 => MIPSProcInst_registers_registers_5(27),
      I2 => MIPSProcInst_registers_registers_7(27),
      I3 => MIPSProcInst_registers_registers_6(27),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux19_91_651
    );
  MIPSProcInst_registers_mux19_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(27),
      I1 => MIPSProcInst_registers_registers_9(27),
      I2 => MIPSProcInst_registers_registers_11(27),
      I3 => MIPSProcInst_registers_registers_10(27),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux19_92_652
    );
  MIPSProcInst_registers_mux19_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(27),
      I1 => MIPSProcInst_registers_registers_13(27),
      I2 => MIPSProcInst_registers_registers_15(27),
      I3 => MIPSProcInst_registers_registers_14(27),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux19_10_653
    );
  MIPSProcInst_registers_mux19_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux19_92_652,
      I3 => MIPSProcInst_registers_mux19_10_653,
      I4 => MIPSProcInst_registers_mux19_91_651,
      I5 => MIPSProcInst_registers_mux19_82_650,
      O => MIPSProcInst_registers_mux19_4_654
    );
  MIPSProcInst_registers_mux18_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(26),
      I1 => MIPSProcInst_registers_registers_17(26),
      I2 => MIPSProcInst_registers_registers_19(26),
      I3 => MIPSProcInst_registers_registers_18(26),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux18_7_655
    );
  MIPSProcInst_registers_mux18_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(26),
      I1 => MIPSProcInst_registers_registers_21(26),
      I2 => MIPSProcInst_registers_registers_23(26),
      I3 => MIPSProcInst_registers_registers_22(26),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux18_8_656
    );
  MIPSProcInst_registers_mux18_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(26),
      I1 => MIPSProcInst_registers_registers_25(26),
      I2 => MIPSProcInst_registers_registers_27(26),
      I3 => MIPSProcInst_registers_registers_26(26),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux18_81_657
    );
  MIPSProcInst_registers_mux18_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(26),
      I1 => MIPSProcInst_registers_registers_29(26),
      I2 => MIPSProcInst_registers_registers_31(26),
      I3 => MIPSProcInst_registers_registers_30(26),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux18_9_658
    );
  MIPSProcInst_registers_mux18_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux18_81_657,
      I3 => MIPSProcInst_registers_mux18_9_658,
      I4 => MIPSProcInst_registers_mux18_8_656,
      I5 => MIPSProcInst_registers_mux18_7_655,
      O => MIPSProcInst_registers_mux18_3_659
    );
  MIPSProcInst_registers_mux18_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(26),
      I1 => MIPSProcInst_registers_registers_5(26),
      I2 => MIPSProcInst_registers_registers_7(26),
      I3 => MIPSProcInst_registers_registers_6(26),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux18_91_661
    );
  MIPSProcInst_registers_mux18_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(26),
      I1 => MIPSProcInst_registers_registers_9(26),
      I2 => MIPSProcInst_registers_registers_11(26),
      I3 => MIPSProcInst_registers_registers_10(26),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux18_92_662
    );
  MIPSProcInst_registers_mux18_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(26),
      I1 => MIPSProcInst_registers_registers_13(26),
      I2 => MIPSProcInst_registers_registers_15(26),
      I3 => MIPSProcInst_registers_registers_14(26),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux18_10_663
    );
  MIPSProcInst_registers_mux18_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux18_92_662,
      I3 => MIPSProcInst_registers_mux18_10_663,
      I4 => MIPSProcInst_registers_mux18_91_661,
      I5 => MIPSProcInst_registers_mux18_82_660,
      O => MIPSProcInst_registers_mux18_4_664
    );
  MIPSProcInst_registers_mux17_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(25),
      I1 => MIPSProcInst_registers_registers_17(25),
      I2 => MIPSProcInst_registers_registers_19(25),
      I3 => MIPSProcInst_registers_registers_18(25),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux17_7_665
    );
  MIPSProcInst_registers_mux17_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(25),
      I1 => MIPSProcInst_registers_registers_21(25),
      I2 => MIPSProcInst_registers_registers_23(25),
      I3 => MIPSProcInst_registers_registers_22(25),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux17_8_666
    );
  MIPSProcInst_registers_mux17_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(25),
      I1 => MIPSProcInst_registers_registers_25(25),
      I2 => MIPSProcInst_registers_registers_27(25),
      I3 => MIPSProcInst_registers_registers_26(25),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux17_81_667
    );
  MIPSProcInst_registers_mux17_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(25),
      I1 => MIPSProcInst_registers_registers_29(25),
      I2 => MIPSProcInst_registers_registers_31(25),
      I3 => MIPSProcInst_registers_registers_30(25),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux17_9_668
    );
  MIPSProcInst_registers_mux17_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux17_81_667,
      I3 => MIPSProcInst_registers_mux17_9_668,
      I4 => MIPSProcInst_registers_mux17_8_666,
      I5 => MIPSProcInst_registers_mux17_7_665,
      O => MIPSProcInst_registers_mux17_3_669
    );
  MIPSProcInst_registers_mux17_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(25),
      I1 => MIPSProcInst_registers_registers_5(25),
      I2 => MIPSProcInst_registers_registers_7(25),
      I3 => MIPSProcInst_registers_registers_6(25),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux17_91_671
    );
  MIPSProcInst_registers_mux17_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(25),
      I1 => MIPSProcInst_registers_registers_9(25),
      I2 => MIPSProcInst_registers_registers_11(25),
      I3 => MIPSProcInst_registers_registers_10(25),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux17_92_672
    );
  MIPSProcInst_registers_mux17_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(25),
      I1 => MIPSProcInst_registers_registers_13(25),
      I2 => MIPSProcInst_registers_registers_15(25),
      I3 => MIPSProcInst_registers_registers_14(25),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux17_10_673
    );
  MIPSProcInst_registers_mux17_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux17_92_672,
      I3 => MIPSProcInst_registers_mux17_10_673,
      I4 => MIPSProcInst_registers_mux17_91_671,
      I5 => MIPSProcInst_registers_mux17_82_670,
      O => MIPSProcInst_registers_mux17_4_674
    );
  MIPSProcInst_registers_mux16_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(24),
      I1 => MIPSProcInst_registers_registers_17(24),
      I2 => MIPSProcInst_registers_registers_19(24),
      I3 => MIPSProcInst_registers_registers_18(24),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux16_7_675
    );
  MIPSProcInst_registers_mux16_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(24),
      I1 => MIPSProcInst_registers_registers_21(24),
      I2 => MIPSProcInst_registers_registers_23(24),
      I3 => MIPSProcInst_registers_registers_22(24),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux16_8_676
    );
  MIPSProcInst_registers_mux16_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(24),
      I1 => MIPSProcInst_registers_registers_25(24),
      I2 => MIPSProcInst_registers_registers_27(24),
      I3 => MIPSProcInst_registers_registers_26(24),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux16_81_677
    );
  MIPSProcInst_registers_mux16_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(24),
      I1 => MIPSProcInst_registers_registers_29(24),
      I2 => MIPSProcInst_registers_registers_31(24),
      I3 => MIPSProcInst_registers_registers_30(24),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux16_9_678
    );
  MIPSProcInst_registers_mux16_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux16_81_677,
      I3 => MIPSProcInst_registers_mux16_9_678,
      I4 => MIPSProcInst_registers_mux16_8_676,
      I5 => MIPSProcInst_registers_mux16_7_675,
      O => MIPSProcInst_registers_mux16_3_679
    );
  MIPSProcInst_registers_mux16_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(24),
      I1 => MIPSProcInst_registers_registers_5(24),
      I2 => MIPSProcInst_registers_registers_7(24),
      I3 => MIPSProcInst_registers_registers_6(24),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux16_91_681
    );
  MIPSProcInst_registers_mux16_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(24),
      I1 => MIPSProcInst_registers_registers_9(24),
      I2 => MIPSProcInst_registers_registers_11(24),
      I3 => MIPSProcInst_registers_registers_10(24),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux16_92_682
    );
  MIPSProcInst_registers_mux16_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(24),
      I1 => MIPSProcInst_registers_registers_13(24),
      I2 => MIPSProcInst_registers_registers_15(24),
      I3 => MIPSProcInst_registers_registers_14(24),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux16_10_683
    );
  MIPSProcInst_registers_mux16_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux16_92_682,
      I3 => MIPSProcInst_registers_mux16_10_683,
      I4 => MIPSProcInst_registers_mux16_91_681,
      I5 => MIPSProcInst_registers_mux16_82_680,
      O => MIPSProcInst_registers_mux16_4_684
    );
  MIPSProcInst_registers_mux15_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(23),
      I1 => MIPSProcInst_registers_registers_17(23),
      I2 => MIPSProcInst_registers_registers_19(23),
      I3 => MIPSProcInst_registers_registers_18(23),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux15_7_685
    );
  MIPSProcInst_registers_mux15_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(23),
      I1 => MIPSProcInst_registers_registers_21(23),
      I2 => MIPSProcInst_registers_registers_23(23),
      I3 => MIPSProcInst_registers_registers_22(23),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux15_8_686
    );
  MIPSProcInst_registers_mux15_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(23),
      I1 => MIPSProcInst_registers_registers_25(23),
      I2 => MIPSProcInst_registers_registers_27(23),
      I3 => MIPSProcInst_registers_registers_26(23),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux15_81_687
    );
  MIPSProcInst_registers_mux15_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(23),
      I1 => MIPSProcInst_registers_registers_29(23),
      I2 => MIPSProcInst_registers_registers_31(23),
      I3 => MIPSProcInst_registers_registers_30(23),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux15_9_688
    );
  MIPSProcInst_registers_mux15_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux15_81_687,
      I3 => MIPSProcInst_registers_mux15_9_688,
      I4 => MIPSProcInst_registers_mux15_8_686,
      I5 => MIPSProcInst_registers_mux15_7_685,
      O => MIPSProcInst_registers_mux15_3_689
    );
  MIPSProcInst_registers_mux15_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(23),
      I1 => MIPSProcInst_registers_registers_5(23),
      I2 => MIPSProcInst_registers_registers_7(23),
      I3 => MIPSProcInst_registers_registers_6(23),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux15_91_691
    );
  MIPSProcInst_registers_mux15_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(23),
      I1 => MIPSProcInst_registers_registers_9(23),
      I2 => MIPSProcInst_registers_registers_11(23),
      I3 => MIPSProcInst_registers_registers_10(23),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux15_92_692
    );
  MIPSProcInst_registers_mux15_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(23),
      I1 => MIPSProcInst_registers_registers_13(23),
      I2 => MIPSProcInst_registers_registers_15(23),
      I3 => MIPSProcInst_registers_registers_14(23),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux15_10_693
    );
  MIPSProcInst_registers_mux15_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux15_92_692,
      I3 => MIPSProcInst_registers_mux15_10_693,
      I4 => MIPSProcInst_registers_mux15_91_691,
      I5 => MIPSProcInst_registers_mux15_82_690,
      O => MIPSProcInst_registers_mux15_4_694
    );
  MIPSProcInst_registers_mux14_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(22),
      I1 => MIPSProcInst_registers_registers_17(22),
      I2 => MIPSProcInst_registers_registers_19(22),
      I3 => MIPSProcInst_registers_registers_18(22),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux14_7_695
    );
  MIPSProcInst_registers_mux14_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(22),
      I1 => MIPSProcInst_registers_registers_21(22),
      I2 => MIPSProcInst_registers_registers_23(22),
      I3 => MIPSProcInst_registers_registers_22(22),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux14_8_696
    );
  MIPSProcInst_registers_mux14_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(22),
      I1 => MIPSProcInst_registers_registers_25(22),
      I2 => MIPSProcInst_registers_registers_27(22),
      I3 => MIPSProcInst_registers_registers_26(22),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux14_81_697
    );
  MIPSProcInst_registers_mux14_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(22),
      I1 => MIPSProcInst_registers_registers_29(22),
      I2 => MIPSProcInst_registers_registers_31(22),
      I3 => MIPSProcInst_registers_registers_30(22),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux14_9_698
    );
  MIPSProcInst_registers_mux14_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux14_81_697,
      I3 => MIPSProcInst_registers_mux14_9_698,
      I4 => MIPSProcInst_registers_mux14_8_696,
      I5 => MIPSProcInst_registers_mux14_7_695,
      O => MIPSProcInst_registers_mux14_3_699
    );
  MIPSProcInst_registers_mux14_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(22),
      I1 => MIPSProcInst_registers_registers_5(22),
      I2 => MIPSProcInst_registers_registers_7(22),
      I3 => MIPSProcInst_registers_registers_6(22),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux14_91_701
    );
  MIPSProcInst_registers_mux14_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(22),
      I1 => MIPSProcInst_registers_registers_9(22),
      I2 => MIPSProcInst_registers_registers_11(22),
      I3 => MIPSProcInst_registers_registers_10(22),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux14_92_702
    );
  MIPSProcInst_registers_mux14_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(22),
      I1 => MIPSProcInst_registers_registers_13(22),
      I2 => MIPSProcInst_registers_registers_15(22),
      I3 => MIPSProcInst_registers_registers_14(22),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux14_10_703
    );
  MIPSProcInst_registers_mux14_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux14_92_702,
      I3 => MIPSProcInst_registers_mux14_10_703,
      I4 => MIPSProcInst_registers_mux14_91_701,
      I5 => MIPSProcInst_registers_mux14_82_700,
      O => MIPSProcInst_registers_mux14_4_704
    );
  MIPSProcInst_registers_mux13_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(21),
      I1 => MIPSProcInst_registers_registers_17(21),
      I2 => MIPSProcInst_registers_registers_19(21),
      I3 => MIPSProcInst_registers_registers_18(21),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux13_7_705
    );
  MIPSProcInst_registers_mux13_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(21),
      I1 => MIPSProcInst_registers_registers_21(21),
      I2 => MIPSProcInst_registers_registers_23(21),
      I3 => MIPSProcInst_registers_registers_22(21),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux13_8_706
    );
  MIPSProcInst_registers_mux13_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(21),
      I1 => MIPSProcInst_registers_registers_25(21),
      I2 => MIPSProcInst_registers_registers_27(21),
      I3 => MIPSProcInst_registers_registers_26(21),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux13_81_707
    );
  MIPSProcInst_registers_mux13_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(21),
      I1 => MIPSProcInst_registers_registers_29(21),
      I2 => MIPSProcInst_registers_registers_31(21),
      I3 => MIPSProcInst_registers_registers_30(21),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux13_9_708
    );
  MIPSProcInst_registers_mux13_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux13_81_707,
      I3 => MIPSProcInst_registers_mux13_9_708,
      I4 => MIPSProcInst_registers_mux13_8_706,
      I5 => MIPSProcInst_registers_mux13_7_705,
      O => MIPSProcInst_registers_mux13_3_709
    );
  MIPSProcInst_registers_mux13_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(21),
      I1 => MIPSProcInst_registers_registers_5(21),
      I2 => MIPSProcInst_registers_registers_7(21),
      I3 => MIPSProcInst_registers_registers_6(21),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux13_91_711
    );
  MIPSProcInst_registers_mux13_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(21),
      I1 => MIPSProcInst_registers_registers_9(21),
      I2 => MIPSProcInst_registers_registers_11(21),
      I3 => MIPSProcInst_registers_registers_10(21),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux13_92_712
    );
  MIPSProcInst_registers_mux13_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(21),
      I1 => MIPSProcInst_registers_registers_13(21),
      I2 => MIPSProcInst_registers_registers_15(21),
      I3 => MIPSProcInst_registers_registers_14(21),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux13_10_713
    );
  MIPSProcInst_registers_mux13_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux13_92_712,
      I3 => MIPSProcInst_registers_mux13_10_713,
      I4 => MIPSProcInst_registers_mux13_91_711,
      I5 => MIPSProcInst_registers_mux13_82_710,
      O => MIPSProcInst_registers_mux13_4_714
    );
  MIPSProcInst_registers_mux12_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(20),
      I1 => MIPSProcInst_registers_registers_17(20),
      I2 => MIPSProcInst_registers_registers_19(20),
      I3 => MIPSProcInst_registers_registers_18(20),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux12_7_715
    );
  MIPSProcInst_registers_mux12_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(20),
      I1 => MIPSProcInst_registers_registers_21(20),
      I2 => MIPSProcInst_registers_registers_23(20),
      I3 => MIPSProcInst_registers_registers_22(20),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux12_8_716
    );
  MIPSProcInst_registers_mux12_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(20),
      I1 => MIPSProcInst_registers_registers_25(20),
      I2 => MIPSProcInst_registers_registers_27(20),
      I3 => MIPSProcInst_registers_registers_26(20),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux12_81_717
    );
  MIPSProcInst_registers_mux12_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(20),
      I1 => MIPSProcInst_registers_registers_29(20),
      I2 => MIPSProcInst_registers_registers_31(20),
      I3 => MIPSProcInst_registers_registers_30(20),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux12_9_718
    );
  MIPSProcInst_registers_mux12_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux12_81_717,
      I3 => MIPSProcInst_registers_mux12_9_718,
      I4 => MIPSProcInst_registers_mux12_8_716,
      I5 => MIPSProcInst_registers_mux12_7_715,
      O => MIPSProcInst_registers_mux12_3_719
    );
  MIPSProcInst_registers_mux12_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(20),
      I1 => MIPSProcInst_registers_registers_5(20),
      I2 => MIPSProcInst_registers_registers_7(20),
      I3 => MIPSProcInst_registers_registers_6(20),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux12_91_721
    );
  MIPSProcInst_registers_mux12_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(20),
      I1 => MIPSProcInst_registers_registers_9(20),
      I2 => MIPSProcInst_registers_registers_11(20),
      I3 => MIPSProcInst_registers_registers_10(20),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux12_92_722
    );
  MIPSProcInst_registers_mux12_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(20),
      I1 => MIPSProcInst_registers_registers_13(20),
      I2 => MIPSProcInst_registers_registers_15(20),
      I3 => MIPSProcInst_registers_registers_14(20),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux12_10_723
    );
  MIPSProcInst_registers_mux12_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux12_92_722,
      I3 => MIPSProcInst_registers_mux12_10_723,
      I4 => MIPSProcInst_registers_mux12_91_721,
      I5 => MIPSProcInst_registers_mux12_82_720,
      O => MIPSProcInst_registers_mux12_4_724
    );
  MIPSProcInst_registers_mux11_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(1),
      I1 => MIPSProcInst_registers_registers_17(1),
      I2 => MIPSProcInst_registers_registers_19(1),
      I3 => MIPSProcInst_registers_registers_18(1),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux11_7_725
    );
  MIPSProcInst_registers_mux11_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(1),
      I1 => MIPSProcInst_registers_registers_21(1),
      I2 => MIPSProcInst_registers_registers_23(1),
      I3 => MIPSProcInst_registers_registers_22(1),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux11_8_726
    );
  MIPSProcInst_registers_mux11_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(1),
      I1 => MIPSProcInst_registers_registers_25(1),
      I2 => MIPSProcInst_registers_registers_27(1),
      I3 => MIPSProcInst_registers_registers_26(1),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux11_81_727
    );
  MIPSProcInst_registers_mux11_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(1),
      I1 => MIPSProcInst_registers_registers_29(1),
      I2 => MIPSProcInst_registers_registers_31(1),
      I3 => MIPSProcInst_registers_registers_30(1),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux11_9_728
    );
  MIPSProcInst_registers_mux11_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux11_81_727,
      I3 => MIPSProcInst_registers_mux11_9_728,
      I4 => MIPSProcInst_registers_mux11_8_726,
      I5 => MIPSProcInst_registers_mux11_7_725,
      O => MIPSProcInst_registers_mux11_3_729
    );
  MIPSProcInst_registers_mux11_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(1),
      I1 => MIPSProcInst_registers_registers_5(1),
      I2 => MIPSProcInst_registers_registers_7(1),
      I3 => MIPSProcInst_registers_registers_6(1),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux11_91_731
    );
  MIPSProcInst_registers_mux11_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(1),
      I1 => MIPSProcInst_registers_registers_9(1),
      I2 => MIPSProcInst_registers_registers_11(1),
      I3 => MIPSProcInst_registers_registers_10(1),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux11_92_732
    );
  MIPSProcInst_registers_mux11_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(1),
      I1 => MIPSProcInst_registers_registers_13(1),
      I2 => MIPSProcInst_registers_registers_15(1),
      I3 => MIPSProcInst_registers_registers_14(1),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux11_10_733
    );
  MIPSProcInst_registers_mux11_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux11_92_732,
      I3 => MIPSProcInst_registers_mux11_10_733,
      I4 => MIPSProcInst_registers_mux11_91_731,
      I5 => MIPSProcInst_registers_mux11_82_730,
      O => MIPSProcInst_registers_mux11_4_734
    );
  MIPSProcInst_registers_mux10_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(19),
      I1 => MIPSProcInst_registers_registers_17(19),
      I2 => MIPSProcInst_registers_registers_19(19),
      I3 => MIPSProcInst_registers_registers_18(19),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux10_7_735
    );
  MIPSProcInst_registers_mux10_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(19),
      I1 => MIPSProcInst_registers_registers_21(19),
      I2 => MIPSProcInst_registers_registers_23(19),
      I3 => MIPSProcInst_registers_registers_22(19),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux10_8_736
    );
  MIPSProcInst_registers_mux10_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(19),
      I1 => MIPSProcInst_registers_registers_25(19),
      I2 => MIPSProcInst_registers_registers_27(19),
      I3 => MIPSProcInst_registers_registers_26(19),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux10_81_737
    );
  MIPSProcInst_registers_mux10_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(19),
      I1 => MIPSProcInst_registers_registers_29(19),
      I2 => MIPSProcInst_registers_registers_31(19),
      I3 => MIPSProcInst_registers_registers_30(19),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux10_9_738
    );
  MIPSProcInst_registers_mux10_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux10_81_737,
      I3 => MIPSProcInst_registers_mux10_9_738,
      I4 => MIPSProcInst_registers_mux10_8_736,
      I5 => MIPSProcInst_registers_mux10_7_735,
      O => MIPSProcInst_registers_mux10_3_739
    );
  MIPSProcInst_registers_mux10_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(19),
      I1 => MIPSProcInst_registers_registers_5(19),
      I2 => MIPSProcInst_registers_registers_7(19),
      I3 => MIPSProcInst_registers_registers_6(19),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux10_91_741
    );
  MIPSProcInst_registers_mux10_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(19),
      I1 => MIPSProcInst_registers_registers_9(19),
      I2 => MIPSProcInst_registers_registers_11(19),
      I3 => MIPSProcInst_registers_registers_10(19),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux10_92_742
    );
  MIPSProcInst_registers_mux10_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(19),
      I1 => MIPSProcInst_registers_registers_13(19),
      I2 => MIPSProcInst_registers_registers_15(19),
      I3 => MIPSProcInst_registers_registers_14(19),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux10_10_743
    );
  MIPSProcInst_registers_mux10_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux10_92_742,
      I3 => MIPSProcInst_registers_mux10_10_743,
      I4 => MIPSProcInst_registers_mux10_91_741,
      I5 => MIPSProcInst_registers_mux10_82_740,
      O => MIPSProcInst_registers_mux10_4_744
    );
  MIPSProcInst_registers_mux9_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(18),
      I1 => MIPSProcInst_registers_registers_17(18),
      I2 => MIPSProcInst_registers_registers_19(18),
      I3 => MIPSProcInst_registers_registers_18(18),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux9_7_745
    );
  MIPSProcInst_registers_mux9_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(18),
      I1 => MIPSProcInst_registers_registers_21(18),
      I2 => MIPSProcInst_registers_registers_23(18),
      I3 => MIPSProcInst_registers_registers_22(18),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux9_8_746
    );
  MIPSProcInst_registers_mux9_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(18),
      I1 => MIPSProcInst_registers_registers_25(18),
      I2 => MIPSProcInst_registers_registers_27(18),
      I3 => MIPSProcInst_registers_registers_26(18),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux9_81_747
    );
  MIPSProcInst_registers_mux9_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(18),
      I1 => MIPSProcInst_registers_registers_29(18),
      I2 => MIPSProcInst_registers_registers_31(18),
      I3 => MIPSProcInst_registers_registers_30(18),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux9_9_748
    );
  MIPSProcInst_registers_mux9_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux9_81_747,
      I3 => MIPSProcInst_registers_mux9_9_748,
      I4 => MIPSProcInst_registers_mux9_8_746,
      I5 => MIPSProcInst_registers_mux9_7_745,
      O => MIPSProcInst_registers_mux9_3_749
    );
  MIPSProcInst_registers_mux9_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(18),
      I1 => MIPSProcInst_registers_registers_5(18),
      I2 => MIPSProcInst_registers_registers_7(18),
      I3 => MIPSProcInst_registers_registers_6(18),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux9_91_751
    );
  MIPSProcInst_registers_mux9_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(18),
      I1 => MIPSProcInst_registers_registers_9(18),
      I2 => MIPSProcInst_registers_registers_11(18),
      I3 => MIPSProcInst_registers_registers_10(18),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux9_92_752
    );
  MIPSProcInst_registers_mux9_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(18),
      I1 => MIPSProcInst_registers_registers_13(18),
      I2 => MIPSProcInst_registers_registers_15(18),
      I3 => MIPSProcInst_registers_registers_14(18),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux9_10_753
    );
  MIPSProcInst_registers_mux9_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux9_92_752,
      I3 => MIPSProcInst_registers_mux9_10_753,
      I4 => MIPSProcInst_registers_mux9_91_751,
      I5 => MIPSProcInst_registers_mux9_82_750,
      O => MIPSProcInst_registers_mux9_4_754
    );
  MIPSProcInst_registers_mux8_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(17),
      I1 => MIPSProcInst_registers_registers_17(17),
      I2 => MIPSProcInst_registers_registers_19(17),
      I3 => MIPSProcInst_registers_registers_18(17),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux8_7_755
    );
  MIPSProcInst_registers_mux8_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(17),
      I1 => MIPSProcInst_registers_registers_21(17),
      I2 => MIPSProcInst_registers_registers_23(17),
      I3 => MIPSProcInst_registers_registers_22(17),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux8_8_756
    );
  MIPSProcInst_registers_mux8_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(17),
      I1 => MIPSProcInst_registers_registers_25(17),
      I2 => MIPSProcInst_registers_registers_27(17),
      I3 => MIPSProcInst_registers_registers_26(17),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux8_81_757
    );
  MIPSProcInst_registers_mux8_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(17),
      I1 => MIPSProcInst_registers_registers_29(17),
      I2 => MIPSProcInst_registers_registers_31(17),
      I3 => MIPSProcInst_registers_registers_30(17),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux8_9_758
    );
  MIPSProcInst_registers_mux8_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux8_81_757,
      I3 => MIPSProcInst_registers_mux8_9_758,
      I4 => MIPSProcInst_registers_mux8_8_756,
      I5 => MIPSProcInst_registers_mux8_7_755,
      O => MIPSProcInst_registers_mux8_3_759
    );
  MIPSProcInst_registers_mux8_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(17),
      I1 => MIPSProcInst_registers_registers_5(17),
      I2 => MIPSProcInst_registers_registers_7(17),
      I3 => MIPSProcInst_registers_registers_6(17),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux8_91_761
    );
  MIPSProcInst_registers_mux8_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(17),
      I1 => MIPSProcInst_registers_registers_9(17),
      I2 => MIPSProcInst_registers_registers_11(17),
      I3 => MIPSProcInst_registers_registers_10(17),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux8_92_762
    );
  MIPSProcInst_registers_mux8_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(17),
      I1 => MIPSProcInst_registers_registers_13(17),
      I2 => MIPSProcInst_registers_registers_15(17),
      I3 => MIPSProcInst_registers_registers_14(17),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux8_10_763
    );
  MIPSProcInst_registers_mux8_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux8_92_762,
      I3 => MIPSProcInst_registers_mux8_10_763,
      I4 => MIPSProcInst_registers_mux8_91_761,
      I5 => MIPSProcInst_registers_mux8_82_760,
      O => MIPSProcInst_registers_mux8_4_764
    );
  MIPSProcInst_registers_mux7_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(16),
      I1 => MIPSProcInst_registers_registers_17(16),
      I2 => MIPSProcInst_registers_registers_19(16),
      I3 => MIPSProcInst_registers_registers_18(16),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux7_7_765
    );
  MIPSProcInst_registers_mux7_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(16),
      I1 => MIPSProcInst_registers_registers_21(16),
      I2 => MIPSProcInst_registers_registers_23(16),
      I3 => MIPSProcInst_registers_registers_22(16),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux7_8_766
    );
  MIPSProcInst_registers_mux7_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(16),
      I1 => MIPSProcInst_registers_registers_25(16),
      I2 => MIPSProcInst_registers_registers_27(16),
      I3 => MIPSProcInst_registers_registers_26(16),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux7_81_767
    );
  MIPSProcInst_registers_mux7_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(16),
      I1 => MIPSProcInst_registers_registers_29(16),
      I2 => MIPSProcInst_registers_registers_31(16),
      I3 => MIPSProcInst_registers_registers_30(16),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux7_9_768
    );
  MIPSProcInst_registers_mux7_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux7_81_767,
      I3 => MIPSProcInst_registers_mux7_9_768,
      I4 => MIPSProcInst_registers_mux7_8_766,
      I5 => MIPSProcInst_registers_mux7_7_765,
      O => MIPSProcInst_registers_mux7_3_769
    );
  MIPSProcInst_registers_mux7_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(16),
      I1 => MIPSProcInst_registers_registers_5(16),
      I2 => MIPSProcInst_registers_registers_7(16),
      I3 => MIPSProcInst_registers_registers_6(16),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux7_91_771
    );
  MIPSProcInst_registers_mux7_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(16),
      I1 => MIPSProcInst_registers_registers_9(16),
      I2 => MIPSProcInst_registers_registers_11(16),
      I3 => MIPSProcInst_registers_registers_10(16),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux7_92_772
    );
  MIPSProcInst_registers_mux7_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(16),
      I1 => MIPSProcInst_registers_registers_13(16),
      I2 => MIPSProcInst_registers_registers_15(16),
      I3 => MIPSProcInst_registers_registers_14(16),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux7_10_773
    );
  MIPSProcInst_registers_mux7_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux7_92_772,
      I3 => MIPSProcInst_registers_mux7_10_773,
      I4 => MIPSProcInst_registers_mux7_91_771,
      I5 => MIPSProcInst_registers_mux7_82_770,
      O => MIPSProcInst_registers_mux7_4_774
    );
  MIPSProcInst_registers_mux6_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(15),
      I1 => MIPSProcInst_registers_registers_17(15),
      I2 => MIPSProcInst_registers_registers_19(15),
      I3 => MIPSProcInst_registers_registers_18(15),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux6_7_775
    );
  MIPSProcInst_registers_mux6_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(15),
      I1 => MIPSProcInst_registers_registers_21(15),
      I2 => MIPSProcInst_registers_registers_23(15),
      I3 => MIPSProcInst_registers_registers_22(15),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux6_8_776
    );
  MIPSProcInst_registers_mux6_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(15),
      I1 => MIPSProcInst_registers_registers_25(15),
      I2 => MIPSProcInst_registers_registers_27(15),
      I3 => MIPSProcInst_registers_registers_26(15),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux6_81_777
    );
  MIPSProcInst_registers_mux6_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(15),
      I1 => MIPSProcInst_registers_registers_29(15),
      I2 => MIPSProcInst_registers_registers_31(15),
      I3 => MIPSProcInst_registers_registers_30(15),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux6_9_778
    );
  MIPSProcInst_registers_mux6_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux6_81_777,
      I3 => MIPSProcInst_registers_mux6_9_778,
      I4 => MIPSProcInst_registers_mux6_8_776,
      I5 => MIPSProcInst_registers_mux6_7_775,
      O => MIPSProcInst_registers_mux6_3_779
    );
  MIPSProcInst_registers_mux6_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(15),
      I1 => MIPSProcInst_registers_registers_5(15),
      I2 => MIPSProcInst_registers_registers_7(15),
      I3 => MIPSProcInst_registers_registers_6(15),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux6_91_781
    );
  MIPSProcInst_registers_mux6_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(15),
      I1 => MIPSProcInst_registers_registers_9(15),
      I2 => MIPSProcInst_registers_registers_11(15),
      I3 => MIPSProcInst_registers_registers_10(15),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux6_92_782
    );
  MIPSProcInst_registers_mux6_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(15),
      I1 => MIPSProcInst_registers_registers_13(15),
      I2 => MIPSProcInst_registers_registers_15(15),
      I3 => MIPSProcInst_registers_registers_14(15),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux6_10_783
    );
  MIPSProcInst_registers_mux6_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux6_92_782,
      I3 => MIPSProcInst_registers_mux6_10_783,
      I4 => MIPSProcInst_registers_mux6_91_781,
      I5 => MIPSProcInst_registers_mux6_82_780,
      O => MIPSProcInst_registers_mux6_4_784
    );
  MIPSProcInst_registers_mux5_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(14),
      I1 => MIPSProcInst_registers_registers_17(14),
      I2 => MIPSProcInst_registers_registers_19(14),
      I3 => MIPSProcInst_registers_registers_18(14),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux5_7_785
    );
  MIPSProcInst_registers_mux5_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(14),
      I1 => MIPSProcInst_registers_registers_21(14),
      I2 => MIPSProcInst_registers_registers_23(14),
      I3 => MIPSProcInst_registers_registers_22(14),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux5_8_786
    );
  MIPSProcInst_registers_mux5_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(14),
      I1 => MIPSProcInst_registers_registers_25(14),
      I2 => MIPSProcInst_registers_registers_27(14),
      I3 => MIPSProcInst_registers_registers_26(14),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux5_81_787
    );
  MIPSProcInst_registers_mux5_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(14),
      I1 => MIPSProcInst_registers_registers_29(14),
      I2 => MIPSProcInst_registers_registers_31(14),
      I3 => MIPSProcInst_registers_registers_30(14),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux5_9_788
    );
  MIPSProcInst_registers_mux5_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux5_81_787,
      I3 => MIPSProcInst_registers_mux5_9_788,
      I4 => MIPSProcInst_registers_mux5_8_786,
      I5 => MIPSProcInst_registers_mux5_7_785,
      O => MIPSProcInst_registers_mux5_3_789
    );
  MIPSProcInst_registers_mux5_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(14),
      I1 => MIPSProcInst_registers_registers_5(14),
      I2 => MIPSProcInst_registers_registers_7(14),
      I3 => MIPSProcInst_registers_registers_6(14),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux5_91_791
    );
  MIPSProcInst_registers_mux5_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(14),
      I1 => MIPSProcInst_registers_registers_9(14),
      I2 => MIPSProcInst_registers_registers_11(14),
      I3 => MIPSProcInst_registers_registers_10(14),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux5_92_792
    );
  MIPSProcInst_registers_mux5_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(14),
      I1 => MIPSProcInst_registers_registers_13(14),
      I2 => MIPSProcInst_registers_registers_15(14),
      I3 => MIPSProcInst_registers_registers_14(14),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux5_10_793
    );
  MIPSProcInst_registers_mux5_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux5_92_792,
      I3 => MIPSProcInst_registers_mux5_10_793,
      I4 => MIPSProcInst_registers_mux5_91_791,
      I5 => MIPSProcInst_registers_mux5_82_790,
      O => MIPSProcInst_registers_mux5_4_794
    );
  MIPSProcInst_registers_mux4_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(13),
      I1 => MIPSProcInst_registers_registers_17(13),
      I2 => MIPSProcInst_registers_registers_19(13),
      I3 => MIPSProcInst_registers_registers_18(13),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux4_7_795
    );
  MIPSProcInst_registers_mux4_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(13),
      I1 => MIPSProcInst_registers_registers_21(13),
      I2 => MIPSProcInst_registers_registers_23(13),
      I3 => MIPSProcInst_registers_registers_22(13),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux4_8_796
    );
  MIPSProcInst_registers_mux4_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(13),
      I1 => MIPSProcInst_registers_registers_25(13),
      I2 => MIPSProcInst_registers_registers_27(13),
      I3 => MIPSProcInst_registers_registers_26(13),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux4_81_797
    );
  MIPSProcInst_registers_mux4_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(13),
      I1 => MIPSProcInst_registers_registers_29(13),
      I2 => MIPSProcInst_registers_registers_31(13),
      I3 => MIPSProcInst_registers_registers_30(13),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux4_9_798
    );
  MIPSProcInst_registers_mux4_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux4_81_797,
      I3 => MIPSProcInst_registers_mux4_9_798,
      I4 => MIPSProcInst_registers_mux4_8_796,
      I5 => MIPSProcInst_registers_mux4_7_795,
      O => MIPSProcInst_registers_mux4_3_799
    );
  MIPSProcInst_registers_mux4_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(13),
      I1 => MIPSProcInst_registers_registers_5(13),
      I2 => MIPSProcInst_registers_registers_7(13),
      I3 => MIPSProcInst_registers_registers_6(13),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux4_91_801
    );
  MIPSProcInst_registers_mux4_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(13),
      I1 => MIPSProcInst_registers_registers_9(13),
      I2 => MIPSProcInst_registers_registers_11(13),
      I3 => MIPSProcInst_registers_registers_10(13),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux4_92_802
    );
  MIPSProcInst_registers_mux4_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(13),
      I1 => MIPSProcInst_registers_registers_13(13),
      I2 => MIPSProcInst_registers_registers_15(13),
      I3 => MIPSProcInst_registers_registers_14(13),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux4_10_803
    );
  MIPSProcInst_registers_mux4_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux4_92_802,
      I3 => MIPSProcInst_registers_mux4_10_803,
      I4 => MIPSProcInst_registers_mux4_91_801,
      I5 => MIPSProcInst_registers_mux4_82_800,
      O => MIPSProcInst_registers_mux4_4_804
    );
  MIPSProcInst_registers_mux3_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(12),
      I1 => MIPSProcInst_registers_registers_17(12),
      I2 => MIPSProcInst_registers_registers_19(12),
      I3 => MIPSProcInst_registers_registers_18(12),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux3_7_805
    );
  MIPSProcInst_registers_mux3_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(12),
      I1 => MIPSProcInst_registers_registers_21(12),
      I2 => MIPSProcInst_registers_registers_23(12),
      I3 => MIPSProcInst_registers_registers_22(12),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux3_8_806
    );
  MIPSProcInst_registers_mux3_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(12),
      I1 => MIPSProcInst_registers_registers_25(12),
      I2 => MIPSProcInst_registers_registers_27(12),
      I3 => MIPSProcInst_registers_registers_26(12),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux3_81_807
    );
  MIPSProcInst_registers_mux3_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(12),
      I1 => MIPSProcInst_registers_registers_29(12),
      I2 => MIPSProcInst_registers_registers_31(12),
      I3 => MIPSProcInst_registers_registers_30(12),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux3_9_808
    );
  MIPSProcInst_registers_mux3_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux3_81_807,
      I3 => MIPSProcInst_registers_mux3_9_808,
      I4 => MIPSProcInst_registers_mux3_8_806,
      I5 => MIPSProcInst_registers_mux3_7_805,
      O => MIPSProcInst_registers_mux3_3_809
    );
  MIPSProcInst_registers_mux3_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(12),
      I1 => MIPSProcInst_registers_registers_5(12),
      I2 => MIPSProcInst_registers_registers_7(12),
      I3 => MIPSProcInst_registers_registers_6(12),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux3_91_811
    );
  MIPSProcInst_registers_mux3_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(12),
      I1 => MIPSProcInst_registers_registers_9(12),
      I2 => MIPSProcInst_registers_registers_11(12),
      I3 => MIPSProcInst_registers_registers_10(12),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux3_92_812
    );
  MIPSProcInst_registers_mux3_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(12),
      I1 => MIPSProcInst_registers_registers_13(12),
      I2 => MIPSProcInst_registers_registers_15(12),
      I3 => MIPSProcInst_registers_registers_14(12),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux3_10_813
    );
  MIPSProcInst_registers_mux3_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux3_92_812,
      I3 => MIPSProcInst_registers_mux3_10_813,
      I4 => MIPSProcInst_registers_mux3_91_811,
      I5 => MIPSProcInst_registers_mux3_82_810,
      O => MIPSProcInst_registers_mux3_4_814
    );
  MIPSProcInst_registers_mux2_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(11),
      I1 => MIPSProcInst_registers_registers_17(11),
      I2 => MIPSProcInst_registers_registers_19(11),
      I3 => MIPSProcInst_registers_registers_18(11),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux2_7_815
    );
  MIPSProcInst_registers_mux2_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(11),
      I1 => MIPSProcInst_registers_registers_21(11),
      I2 => MIPSProcInst_registers_registers_23(11),
      I3 => MIPSProcInst_registers_registers_22(11),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux2_8_816
    );
  MIPSProcInst_registers_mux2_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(11),
      I1 => MIPSProcInst_registers_registers_25(11),
      I2 => MIPSProcInst_registers_registers_27(11),
      I3 => MIPSProcInst_registers_registers_26(11),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux2_81_817
    );
  MIPSProcInst_registers_mux2_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(11),
      I1 => MIPSProcInst_registers_registers_29(11),
      I2 => MIPSProcInst_registers_registers_31(11),
      I3 => MIPSProcInst_registers_registers_30(11),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux2_9_818
    );
  MIPSProcInst_registers_mux2_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux2_81_817,
      I3 => MIPSProcInst_registers_mux2_9_818,
      I4 => MIPSProcInst_registers_mux2_8_816,
      I5 => MIPSProcInst_registers_mux2_7_815,
      O => MIPSProcInst_registers_mux2_3_819
    );
  MIPSProcInst_registers_mux2_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(11),
      I1 => MIPSProcInst_registers_registers_5(11),
      I2 => MIPSProcInst_registers_registers_7(11),
      I3 => MIPSProcInst_registers_registers_6(11),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux2_91_821
    );
  MIPSProcInst_registers_mux2_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(11),
      I1 => MIPSProcInst_registers_registers_9(11),
      I2 => MIPSProcInst_registers_registers_11(11),
      I3 => MIPSProcInst_registers_registers_10(11),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux2_92_822
    );
  MIPSProcInst_registers_mux2_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(11),
      I1 => MIPSProcInst_registers_registers_13(11),
      I2 => MIPSProcInst_registers_registers_15(11),
      I3 => MIPSProcInst_registers_registers_14(11),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux2_10_823
    );
  MIPSProcInst_registers_mux2_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux2_92_822,
      I3 => MIPSProcInst_registers_mux2_10_823,
      I4 => MIPSProcInst_registers_mux2_91_821,
      I5 => MIPSProcInst_registers_mux2_82_820,
      O => MIPSProcInst_registers_mux2_4_824
    );
  MIPSProcInst_registers_mux1_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(10),
      I1 => MIPSProcInst_registers_registers_17(10),
      I2 => MIPSProcInst_registers_registers_19(10),
      I3 => MIPSProcInst_registers_registers_18(10),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux1_7_825
    );
  MIPSProcInst_registers_mux1_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(10),
      I1 => MIPSProcInst_registers_registers_21(10),
      I2 => MIPSProcInst_registers_registers_23(10),
      I3 => MIPSProcInst_registers_registers_22(10),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux1_8_826
    );
  MIPSProcInst_registers_mux1_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(10),
      I1 => MIPSProcInst_registers_registers_25(10),
      I2 => MIPSProcInst_registers_registers_27(10),
      I3 => MIPSProcInst_registers_registers_26(10),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux1_81_827
    );
  MIPSProcInst_registers_mux1_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(10),
      I1 => MIPSProcInst_registers_registers_29(10),
      I2 => MIPSProcInst_registers_registers_31(10),
      I3 => MIPSProcInst_registers_registers_30(10),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux1_9_828
    );
  MIPSProcInst_registers_mux1_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux1_81_827,
      I3 => MIPSProcInst_registers_mux1_9_828,
      I4 => MIPSProcInst_registers_mux1_8_826,
      I5 => MIPSProcInst_registers_mux1_7_825,
      O => MIPSProcInst_registers_mux1_3_829
    );
  MIPSProcInst_registers_mux1_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(10),
      I1 => MIPSProcInst_registers_registers_5(10),
      I2 => MIPSProcInst_registers_registers_7(10),
      I3 => MIPSProcInst_registers_registers_6(10),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux1_91_831
    );
  MIPSProcInst_registers_mux1_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(10),
      I1 => MIPSProcInst_registers_registers_9(10),
      I2 => MIPSProcInst_registers_registers_11(10),
      I3 => MIPSProcInst_registers_registers_10(10),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux1_92_832
    );
  MIPSProcInst_registers_mux1_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(10),
      I1 => MIPSProcInst_registers_registers_13(10),
      I2 => MIPSProcInst_registers_registers_15(10),
      I3 => MIPSProcInst_registers_registers_14(10),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux1_10_833
    );
  MIPSProcInst_registers_mux1_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux1_92_832,
      I3 => MIPSProcInst_registers_mux1_10_833,
      I4 => MIPSProcInst_registers_mux1_91_831,
      I5 => MIPSProcInst_registers_mux1_82_830,
      O => MIPSProcInst_registers_mux1_4_834
    );
  MIPSProcInst_registers_mux_7 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(0),
      I1 => MIPSProcInst_registers_registers_17(0),
      I2 => MIPSProcInst_registers_registers_19(0),
      I3 => MIPSProcInst_registers_registers_18(0),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux_7_835
    );
  MIPSProcInst_registers_mux_8 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(0),
      I1 => MIPSProcInst_registers_registers_21(0),
      I2 => MIPSProcInst_registers_registers_23(0),
      I3 => MIPSProcInst_registers_registers_22(0),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux_8_836
    );
  MIPSProcInst_registers_mux_81 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(0),
      I1 => MIPSProcInst_registers_registers_25(0),
      I2 => MIPSProcInst_registers_registers_27(0),
      I3 => MIPSProcInst_registers_registers_26(0),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux_81_837
    );
  MIPSProcInst_registers_mux_9 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(0),
      I1 => MIPSProcInst_registers_registers_29(0),
      I2 => MIPSProcInst_registers_registers_31(0),
      I3 => MIPSProcInst_registers_registers_30(0),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux_9_838
    );
  MIPSProcInst_registers_mux_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux_81_837,
      I3 => MIPSProcInst_registers_mux_9_838,
      I4 => MIPSProcInst_registers_mux_8_836,
      I5 => MIPSProcInst_registers_mux_7_835,
      O => MIPSProcInst_registers_mux_3_839
    );
  MIPSProcInst_registers_mux_91 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(0),
      I1 => MIPSProcInst_registers_registers_5(0),
      I2 => MIPSProcInst_registers_registers_7(0),
      I3 => MIPSProcInst_registers_registers_6(0),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux_91_841
    );
  MIPSProcInst_registers_mux_92 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(0),
      I1 => MIPSProcInst_registers_registers_9(0),
      I2 => MIPSProcInst_registers_registers_11(0),
      I3 => MIPSProcInst_registers_registers_10(0),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux_92_842
    );
  MIPSProcInst_registers_mux_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(0),
      I1 => MIPSProcInst_registers_registers_13(0),
      I2 => MIPSProcInst_registers_registers_15(0),
      I3 => MIPSProcInst_registers_registers_14(0),
      I4 => procIMemReadData_21_Q,
      I5 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux_10_843
    );
  MIPSProcInst_registers_mux_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => procIMemReadData_24_Q,
      I1 => procIMemReadData_23_Q,
      I2 => MIPSProcInst_registers_mux_92_842,
      I3 => MIPSProcInst_registers_mux_10_843,
      I4 => MIPSProcInst_registers_mux_91_841,
      I5 => MIPSProcInst_registers_mux_82_840,
      O => MIPSProcInst_registers_mux_4_844
    );
  MIPSProcInst_registers_data2_31 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_31_Q,
      Q => MIPSProcInst_registers_data2(31)
    );
  MIPSProcInst_registers_data2_30 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_30_Q,
      Q => MIPSProcInst_registers_data2(30)
    );
  MIPSProcInst_registers_data2_29 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_29_Q,
      Q => MIPSProcInst_registers_data2(29)
    );
  MIPSProcInst_registers_data2_28 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_28_Q,
      Q => MIPSProcInst_registers_data2(28)
    );
  MIPSProcInst_registers_data2_27 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_27_Q,
      Q => MIPSProcInst_registers_data2(27)
    );
  MIPSProcInst_registers_data2_26 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_26_Q,
      Q => MIPSProcInst_registers_data2(26)
    );
  MIPSProcInst_registers_data2_25 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_25_Q,
      Q => MIPSProcInst_registers_data2(25)
    );
  MIPSProcInst_registers_data2_24 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_24_Q,
      Q => MIPSProcInst_registers_data2(24)
    );
  MIPSProcInst_registers_data2_23 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_23_Q,
      Q => MIPSProcInst_registers_data2(23)
    );
  MIPSProcInst_registers_data2_22 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_22_Q,
      Q => MIPSProcInst_registers_data2(22)
    );
  MIPSProcInst_registers_data2_21 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_21_Q,
      Q => MIPSProcInst_registers_data2(21)
    );
  MIPSProcInst_registers_data2_20 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_20_Q,
      Q => MIPSProcInst_registers_data2(20)
    );
  MIPSProcInst_registers_data2_19 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_19_Q,
      Q => MIPSProcInst_registers_data2(19)
    );
  MIPSProcInst_registers_data2_18 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_18_Q,
      Q => MIPSProcInst_registers_data2(18)
    );
  MIPSProcInst_registers_data2_17 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_17_Q,
      Q => MIPSProcInst_registers_data2(17)
    );
  MIPSProcInst_registers_data2_16 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_16_Q,
      Q => MIPSProcInst_registers_data2(16)
    );
  MIPSProcInst_registers_data2_15 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_15_Q,
      Q => MIPSProcInst_registers_data2(15)
    );
  MIPSProcInst_registers_data2_14 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_14_Q,
      Q => MIPSProcInst_registers_data2(14)
    );
  MIPSProcInst_registers_data2_13 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_13_Q,
      Q => MIPSProcInst_registers_data2(13)
    );
  MIPSProcInst_registers_data2_12 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_12_Q,
      Q => MIPSProcInst_registers_data2(12)
    );
  MIPSProcInst_registers_data2_11 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_11_Q,
      Q => MIPSProcInst_registers_data2(11)
    );
  MIPSProcInst_registers_data2_10 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_10_Q,
      Q => MIPSProcInst_registers_data2(10)
    );
  MIPSProcInst_registers_data2_9 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_9_Q,
      Q => MIPSProcInst_registers_data2(9)
    );
  MIPSProcInst_registers_data2_8 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_8_Q,
      Q => MIPSProcInst_registers_data2(8)
    );
  MIPSProcInst_registers_data2_7 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_7_Q,
      Q => MIPSProcInst_registers_data2(7)
    );
  MIPSProcInst_registers_data2_6 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_6_Q,
      Q => MIPSProcInst_registers_data2(6)
    );
  MIPSProcInst_registers_data2_5 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_5_Q,
      Q => MIPSProcInst_registers_data2(5)
    );
  MIPSProcInst_registers_data2_4 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_4_Q,
      Q => MIPSProcInst_registers_data2(4)
    );
  MIPSProcInst_registers_data2_3 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_3_Q,
      Q => MIPSProcInst_registers_data2(3)
    );
  MIPSProcInst_registers_data2_2 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_2_Q,
      Q => MIPSProcInst_registers_data2(2)
    );
  MIPSProcInst_registers_data2_1 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_1_Q,
      Q => MIPSProcInst_registers_data2(1)
    );
  MIPSProcInst_registers_data2_0 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_0_Q,
      Q => MIPSProcInst_registers_data2(0)
    );
  MIPSProcInst_registers_data1_31 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_31_Q,
      Q => MIPSProcInst_registers_data1(31)
    );
  MIPSProcInst_registers_data1_30 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_30_Q,
      Q => MIPSProcInst_registers_data1(30)
    );
  MIPSProcInst_registers_data1_29 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_29_Q,
      Q => MIPSProcInst_registers_data1(29)
    );
  MIPSProcInst_registers_data1_28 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_28_Q,
      Q => MIPSProcInst_registers_data1(28)
    );
  MIPSProcInst_registers_data1_27 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_27_Q,
      Q => MIPSProcInst_registers_data1(27)
    );
  MIPSProcInst_registers_data1_26 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_26_Q,
      Q => MIPSProcInst_registers_data1(26)
    );
  MIPSProcInst_registers_data1_25 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_25_Q,
      Q => MIPSProcInst_registers_data1(25)
    );
  MIPSProcInst_registers_data1_24 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_24_Q,
      Q => MIPSProcInst_registers_data1(24)
    );
  MIPSProcInst_registers_data1_23 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_23_Q,
      Q => MIPSProcInst_registers_data1(23)
    );
  MIPSProcInst_registers_data1_22 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_22_Q,
      Q => MIPSProcInst_registers_data1(22)
    );
  MIPSProcInst_registers_data1_21 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_21_Q,
      Q => MIPSProcInst_registers_data1(21)
    );
  MIPSProcInst_registers_data1_20 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_20_Q,
      Q => MIPSProcInst_registers_data1(20)
    );
  MIPSProcInst_registers_data1_19 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_19_Q,
      Q => MIPSProcInst_registers_data1(19)
    );
  MIPSProcInst_registers_data1_18 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_18_Q,
      Q => MIPSProcInst_registers_data1(18)
    );
  MIPSProcInst_registers_data1_17 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_17_Q,
      Q => MIPSProcInst_registers_data1(17)
    );
  MIPSProcInst_registers_data1_16 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_16_Q,
      Q => MIPSProcInst_registers_data1(16)
    );
  MIPSProcInst_registers_data1_15 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_15_Q,
      Q => MIPSProcInst_registers_data1(15)
    );
  MIPSProcInst_registers_data1_14 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_14_Q,
      Q => MIPSProcInst_registers_data1(14)
    );
  MIPSProcInst_registers_data1_13 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_13_Q,
      Q => MIPSProcInst_registers_data1(13)
    );
  MIPSProcInst_registers_data1_12 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_12_Q,
      Q => MIPSProcInst_registers_data1(12)
    );
  MIPSProcInst_registers_data1_11 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_11_Q,
      Q => MIPSProcInst_registers_data1(11)
    );
  MIPSProcInst_registers_data1_10 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_10_Q,
      Q => MIPSProcInst_registers_data1(10)
    );
  MIPSProcInst_registers_data1_9 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_9_Q,
      Q => MIPSProcInst_registers_data1(9)
    );
  MIPSProcInst_registers_data1_8 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_8_Q,
      Q => MIPSProcInst_registers_data1(8)
    );
  MIPSProcInst_registers_data1_7 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_7_Q,
      Q => MIPSProcInst_registers_data1(7)
    );
  MIPSProcInst_registers_data1_6 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_6_Q,
      Q => MIPSProcInst_registers_data1(6)
    );
  MIPSProcInst_registers_data1_5 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_5_Q,
      Q => MIPSProcInst_registers_data1(5)
    );
  MIPSProcInst_registers_data1_4 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_4_Q,
      Q => MIPSProcInst_registers_data1(4)
    );
  MIPSProcInst_registers_data1_3 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_3_Q,
      Q => MIPSProcInst_registers_data1(3)
    );
  MIPSProcInst_registers_data1_2 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_2_Q,
      Q => MIPSProcInst_registers_data1(2)
    );
  MIPSProcInst_registers_data1_1 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_1_Q,
      Q => MIPSProcInst_registers_data1(1)
    );
  MIPSProcInst_registers_data1_0 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_reset_inv,
      D => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_0_Q,
      Q => MIPSProcInst_registers_data1(0)
    );
  MIPSProcInst_registers_registers_31_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_31_dpot_2565,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(31)
    );
  MIPSProcInst_registers_registers_31_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_30_dpot_2564,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(30)
    );
  MIPSProcInst_registers_registers_31_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_29_dpot_2563,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(29)
    );
  MIPSProcInst_registers_registers_31_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_28_dpot_2562,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(28)
    );
  MIPSProcInst_registers_registers_31_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_27_dpot_2561,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(27)
    );
  MIPSProcInst_registers_registers_31_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_26_dpot_2560,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(26)
    );
  MIPSProcInst_registers_registers_31_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_25_dpot_2559,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(25)
    );
  MIPSProcInst_registers_registers_31_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_24_dpot_2558,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(24)
    );
  MIPSProcInst_registers_registers_31_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_23_dpot_2557,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(23)
    );
  MIPSProcInst_registers_registers_31_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_22_dpot_2556,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(22)
    );
  MIPSProcInst_registers_registers_31_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_21_dpot_2555,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(21)
    );
  MIPSProcInst_registers_registers_31_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_20_dpot_2554,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(20)
    );
  MIPSProcInst_registers_registers_31_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_19_dpot_2553,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(19)
    );
  MIPSProcInst_registers_registers_31_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_18_dpot_2552,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(18)
    );
  MIPSProcInst_registers_registers_31_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_17_dpot_2551,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(17)
    );
  MIPSProcInst_registers_registers_31_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_16_dpot_2550,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(16)
    );
  MIPSProcInst_registers_registers_31_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_15_dpot_2549,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(15)
    );
  MIPSProcInst_registers_registers_31_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_14_dpot_2548,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(14)
    );
  MIPSProcInst_registers_registers_31_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_13_dpot_2547,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(13)
    );
  MIPSProcInst_registers_registers_31_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_12_dpot_2546,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(12)
    );
  MIPSProcInst_registers_registers_31_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_11_dpot_2545,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(11)
    );
  MIPSProcInst_registers_registers_31_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_10_dpot_2544,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(10)
    );
  MIPSProcInst_registers_registers_31_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_9_dpot_2543,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(9)
    );
  MIPSProcInst_registers_registers_31_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_8_dpot_2542,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(8)
    );
  MIPSProcInst_registers_registers_31_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_7_dpot_2541,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(7)
    );
  MIPSProcInst_registers_registers_31_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_6_dpot_2540,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(6)
    );
  MIPSProcInst_registers_registers_31_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_5_dpot_2539,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(5)
    );
  MIPSProcInst_registers_registers_31_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_4_dpot_2538,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(4)
    );
  MIPSProcInst_registers_registers_31_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_3_dpot_2537,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(3)
    );
  MIPSProcInst_registers_registers_31_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_2_dpot_2536,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(2)
    );
  MIPSProcInst_registers_registers_31_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_1_dpot_2535,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(1)
    );
  MIPSProcInst_registers_registers_31_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => procIMemReadData_11_Q,
      D => MIPSProcInst_registers_registers_31_0_dpot_2534,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_31(0)
    );
  MIPSProcInst_registers_registers_29_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_31_dpot_2633,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(31)
    );
  MIPSProcInst_registers_registers_29_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_30_dpot_2632,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(30)
    );
  MIPSProcInst_registers_registers_29_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_29_dpot_2631,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(29)
    );
  MIPSProcInst_registers_registers_29_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_28_dpot_2630,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(28)
    );
  MIPSProcInst_registers_registers_29_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_27_dpot_2629,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(27)
    );
  MIPSProcInst_registers_registers_29_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_26_dpot_2628,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(26)
    );
  MIPSProcInst_registers_registers_29_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_25_dpot_2627,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(25)
    );
  MIPSProcInst_registers_registers_29_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_24_dpot_2626,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(24)
    );
  MIPSProcInst_registers_registers_29_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_23_dpot_2625,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(23)
    );
  MIPSProcInst_registers_registers_29_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_22_dpot_2624,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(22)
    );
  MIPSProcInst_registers_registers_29_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_21_dpot_2623,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(21)
    );
  MIPSProcInst_registers_registers_29_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_20_dpot_2622,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(20)
    );
  MIPSProcInst_registers_registers_29_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_19_dpot_2621,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(19)
    );
  MIPSProcInst_registers_registers_29_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_18_dpot_2620,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(18)
    );
  MIPSProcInst_registers_registers_29_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_17_dpot_2619,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(17)
    );
  MIPSProcInst_registers_registers_29_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_16_dpot_2618,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(16)
    );
  MIPSProcInst_registers_registers_29_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_15_dpot_2617,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(15)
    );
  MIPSProcInst_registers_registers_29_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_14_dpot_2616,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(14)
    );
  MIPSProcInst_registers_registers_29_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_13_dpot_2615,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(13)
    );
  MIPSProcInst_registers_registers_29_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_12_dpot_2614,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(12)
    );
  MIPSProcInst_registers_registers_29_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_11_dpot_2613,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(11)
    );
  MIPSProcInst_registers_registers_29_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_10_dpot_2612,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(10)
    );
  MIPSProcInst_registers_registers_29_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_9_dpot_2611,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(9)
    );
  MIPSProcInst_registers_registers_29_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_8_dpot_2610,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(8)
    );
  MIPSProcInst_registers_registers_29_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_7_dpot_2609,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(7)
    );
  MIPSProcInst_registers_registers_29_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_6_dpot_2608,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(6)
    );
  MIPSProcInst_registers_registers_29_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_5_dpot_2607,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(5)
    );
  MIPSProcInst_registers_registers_29_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_4_dpot_2606,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(4)
    );
  MIPSProcInst_registers_registers_29_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_3_dpot_2605,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(3)
    );
  MIPSProcInst_registers_registers_29_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_2_dpot_2604,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(2)
    );
  MIPSProcInst_registers_registers_29_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_1_dpot_2603,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(1)
    );
  MIPSProcInst_registers_registers_29_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0543_inv1_cepot,
      D => MIPSProcInst_registers_registers_29_0_dpot_2602,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_29(0)
    );
  MIPSProcInst_registers_registers_28_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_31_dpot_2667,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(31)
    );
  MIPSProcInst_registers_registers_28_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_30_dpot_2666,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(30)
    );
  MIPSProcInst_registers_registers_28_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_29_dpot_2665,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(29)
    );
  MIPSProcInst_registers_registers_28_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_28_dpot_2664,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(28)
    );
  MIPSProcInst_registers_registers_28_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_27_dpot_2663,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(27)
    );
  MIPSProcInst_registers_registers_28_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_26_dpot_2662,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(26)
    );
  MIPSProcInst_registers_registers_28_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_25_dpot_2661,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(25)
    );
  MIPSProcInst_registers_registers_28_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_24_dpot_2660,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(24)
    );
  MIPSProcInst_registers_registers_28_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_23_dpot_2659,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(23)
    );
  MIPSProcInst_registers_registers_28_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_22_dpot_2658,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(22)
    );
  MIPSProcInst_registers_registers_28_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_21_dpot_2657,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(21)
    );
  MIPSProcInst_registers_registers_28_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_20_dpot_2656,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(20)
    );
  MIPSProcInst_registers_registers_28_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_19_dpot_2655,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(19)
    );
  MIPSProcInst_registers_registers_28_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_18_dpot_2654,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(18)
    );
  MIPSProcInst_registers_registers_28_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_17_dpot_2653,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(17)
    );
  MIPSProcInst_registers_registers_28_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_16_dpot_2652,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(16)
    );
  MIPSProcInst_registers_registers_28_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_15_dpot_2651,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(15)
    );
  MIPSProcInst_registers_registers_28_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_14_dpot_2650,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(14)
    );
  MIPSProcInst_registers_registers_28_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_13_dpot_2649,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(13)
    );
  MIPSProcInst_registers_registers_28_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_12_dpot_2648,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(12)
    );
  MIPSProcInst_registers_registers_28_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_11_dpot_2647,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(11)
    );
  MIPSProcInst_registers_registers_28_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_10_dpot_2646,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(10)
    );
  MIPSProcInst_registers_registers_28_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_9_dpot_2645,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(9)
    );
  MIPSProcInst_registers_registers_28_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_8_dpot_2644,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(8)
    );
  MIPSProcInst_registers_registers_28_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_7_dpot_2643,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(7)
    );
  MIPSProcInst_registers_registers_28_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_6_dpot_2642,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(6)
    );
  MIPSProcInst_registers_registers_28_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_5_dpot_2641,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(5)
    );
  MIPSProcInst_registers_registers_28_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_4_dpot_2640,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(4)
    );
  MIPSProcInst_registers_registers_28_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_3_dpot_2639,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(3)
    );
  MIPSProcInst_registers_registers_28_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_2_dpot_2638,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(2)
    );
  MIPSProcInst_registers_registers_28_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_1_dpot_2637,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(1)
    );
  MIPSProcInst_registers_registers_28_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0536_inv1_cepot,
      D => MIPSProcInst_registers_registers_28_0_dpot_2636,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_28(0)
    );
  MIPSProcInst_registers_registers_30_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_31_dpot_2599,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(31)
    );
  MIPSProcInst_registers_registers_30_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_30_dpot_2598,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(30)
    );
  MIPSProcInst_registers_registers_30_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_29_dpot_2597,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(29)
    );
  MIPSProcInst_registers_registers_30_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_28_dpot_2596,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(28)
    );
  MIPSProcInst_registers_registers_30_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_27_dpot_2595,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(27)
    );
  MIPSProcInst_registers_registers_30_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_26_dpot_2594,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(26)
    );
  MIPSProcInst_registers_registers_30_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_25_dpot_2593,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(25)
    );
  MIPSProcInst_registers_registers_30_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_24_dpot_2592,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(24)
    );
  MIPSProcInst_registers_registers_30_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_23_dpot_2591,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(23)
    );
  MIPSProcInst_registers_registers_30_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_22_dpot_2590,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(22)
    );
  MIPSProcInst_registers_registers_30_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_21_dpot_2589,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(21)
    );
  MIPSProcInst_registers_registers_30_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_20_dpot_2588,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(20)
    );
  MIPSProcInst_registers_registers_30_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_19_dpot_2587,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(19)
    );
  MIPSProcInst_registers_registers_30_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_18_dpot_2586,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(18)
    );
  MIPSProcInst_registers_registers_30_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_17_dpot_2585,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(17)
    );
  MIPSProcInst_registers_registers_30_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_16_dpot_2584,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(16)
    );
  MIPSProcInst_registers_registers_30_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_15_dpot_2583,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(15)
    );
  MIPSProcInst_registers_registers_30_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_14_dpot_2582,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(14)
    );
  MIPSProcInst_registers_registers_30_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_13_dpot_2581,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(13)
    );
  MIPSProcInst_registers_registers_30_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_12_dpot_2580,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(12)
    );
  MIPSProcInst_registers_registers_30_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_11_dpot_2579,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(11)
    );
  MIPSProcInst_registers_registers_30_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_10_dpot_2578,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(10)
    );
  MIPSProcInst_registers_registers_30_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_9_dpot_2577,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(9)
    );
  MIPSProcInst_registers_registers_30_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_8_dpot_2576,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(8)
    );
  MIPSProcInst_registers_registers_30_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_7_dpot_2575,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(7)
    );
  MIPSProcInst_registers_registers_30_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_6_dpot_2574,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(6)
    );
  MIPSProcInst_registers_registers_30_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_5_dpot_2573,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(5)
    );
  MIPSProcInst_registers_registers_30_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_4_dpot_2572,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(4)
    );
  MIPSProcInst_registers_registers_30_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_3_dpot_2571,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(3)
    );
  MIPSProcInst_registers_registers_30_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_2_dpot_2570,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(2)
    );
  MIPSProcInst_registers_registers_30_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_1_dpot_2569,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(1)
    );
  MIPSProcInst_registers_registers_30_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0550_inv1_cepot,
      D => MIPSProcInst_registers_registers_30_0_dpot_2568,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_30(0)
    );
  MIPSProcInst_registers_registers_27_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_31_dpot_2701,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(31)
    );
  MIPSProcInst_registers_registers_27_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_30_dpot_2700,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(30)
    );
  MIPSProcInst_registers_registers_27_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_29_dpot_2699,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(29)
    );
  MIPSProcInst_registers_registers_27_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_28_dpot_2698,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(28)
    );
  MIPSProcInst_registers_registers_27_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_27_dpot_2697,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(27)
    );
  MIPSProcInst_registers_registers_27_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_26_dpot_2696,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(26)
    );
  MIPSProcInst_registers_registers_27_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_25_dpot_2695,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(25)
    );
  MIPSProcInst_registers_registers_27_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_24_dpot_2694,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(24)
    );
  MIPSProcInst_registers_registers_27_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_23_dpot_2693,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(23)
    );
  MIPSProcInst_registers_registers_27_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_22_dpot_2692,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(22)
    );
  MIPSProcInst_registers_registers_27_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_21_dpot_2691,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(21)
    );
  MIPSProcInst_registers_registers_27_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_20_dpot_2690,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(20)
    );
  MIPSProcInst_registers_registers_27_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_19_dpot_2689,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(19)
    );
  MIPSProcInst_registers_registers_27_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_18_dpot_2688,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(18)
    );
  MIPSProcInst_registers_registers_27_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_17_dpot_2687,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(17)
    );
  MIPSProcInst_registers_registers_27_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_16_dpot_2686,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(16)
    );
  MIPSProcInst_registers_registers_27_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_15_dpot_2685,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(15)
    );
  MIPSProcInst_registers_registers_27_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_14_dpot_2684,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(14)
    );
  MIPSProcInst_registers_registers_27_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_13_dpot_2683,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(13)
    );
  MIPSProcInst_registers_registers_27_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_12_dpot_2682,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(12)
    );
  MIPSProcInst_registers_registers_27_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_11_dpot_2681,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(11)
    );
  MIPSProcInst_registers_registers_27_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_10_dpot_2680,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(10)
    );
  MIPSProcInst_registers_registers_27_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_9_dpot_2679,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(9)
    );
  MIPSProcInst_registers_registers_27_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_8_dpot_2678,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(8)
    );
  MIPSProcInst_registers_registers_27_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_7_dpot_2677,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(7)
    );
  MIPSProcInst_registers_registers_27_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_6_dpot_2676,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(6)
    );
  MIPSProcInst_registers_registers_27_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_5_dpot_2675,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(5)
    );
  MIPSProcInst_registers_registers_27_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_4_dpot_2674,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(4)
    );
  MIPSProcInst_registers_registers_27_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_3_dpot_2673,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(3)
    );
  MIPSProcInst_registers_registers_27_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_2_dpot_2672,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(2)
    );
  MIPSProcInst_registers_registers_27_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_1_dpot_2671,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(1)
    );
  MIPSProcInst_registers_registers_27_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0529_inv1_cepot,
      D => MIPSProcInst_registers_registers_27_0_dpot_2670,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_27(0)
    );
  MIPSProcInst_registers_registers_26_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_31_dpot_2735,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(31)
    );
  MIPSProcInst_registers_registers_26_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_30_dpot_2734,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(30)
    );
  MIPSProcInst_registers_registers_26_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_29_dpot_2733,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(29)
    );
  MIPSProcInst_registers_registers_26_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_28_dpot_2732,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(28)
    );
  MIPSProcInst_registers_registers_26_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_27_dpot_2731,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(27)
    );
  MIPSProcInst_registers_registers_26_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_26_dpot_2730,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(26)
    );
  MIPSProcInst_registers_registers_26_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_25_dpot_2729,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(25)
    );
  MIPSProcInst_registers_registers_26_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_24_dpot_2728,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(24)
    );
  MIPSProcInst_registers_registers_26_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_23_dpot_2727,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(23)
    );
  MIPSProcInst_registers_registers_26_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_22_dpot_2726,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(22)
    );
  MIPSProcInst_registers_registers_26_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_21_dpot_2725,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(21)
    );
  MIPSProcInst_registers_registers_26_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_20_dpot_2724,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(20)
    );
  MIPSProcInst_registers_registers_26_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_19_dpot_2723,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(19)
    );
  MIPSProcInst_registers_registers_26_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_18_dpot_2722,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(18)
    );
  MIPSProcInst_registers_registers_26_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_17_dpot_2721,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(17)
    );
  MIPSProcInst_registers_registers_26_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_16_dpot_2720,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(16)
    );
  MIPSProcInst_registers_registers_26_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_15_dpot_2719,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(15)
    );
  MIPSProcInst_registers_registers_26_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_14_dpot_2718,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(14)
    );
  MIPSProcInst_registers_registers_26_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_13_dpot_2717,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(13)
    );
  MIPSProcInst_registers_registers_26_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_12_dpot_2716,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(12)
    );
  MIPSProcInst_registers_registers_26_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_11_dpot_2715,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(11)
    );
  MIPSProcInst_registers_registers_26_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_10_dpot_2714,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(10)
    );
  MIPSProcInst_registers_registers_26_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_9_dpot_2713,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(9)
    );
  MIPSProcInst_registers_registers_26_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_8_dpot_2712,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(8)
    );
  MIPSProcInst_registers_registers_26_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_7_dpot_2711,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(7)
    );
  MIPSProcInst_registers_registers_26_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_6_dpot_2710,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(6)
    );
  MIPSProcInst_registers_registers_26_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_5_dpot_2709,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(5)
    );
  MIPSProcInst_registers_registers_26_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_4_dpot_2708,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(4)
    );
  MIPSProcInst_registers_registers_26_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_3_dpot_2707,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(3)
    );
  MIPSProcInst_registers_registers_26_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_2_dpot_2706,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(2)
    );
  MIPSProcInst_registers_registers_26_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_1_dpot_2705,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(1)
    );
  MIPSProcInst_registers_registers_26_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0522_inv1_cepot,
      D => MIPSProcInst_registers_registers_26_0_dpot_2704,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_26(0)
    );
  MIPSProcInst_registers_registers_25_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_31_dpot_2769,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(31)
    );
  MIPSProcInst_registers_registers_25_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_30_dpot_2768,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(30)
    );
  MIPSProcInst_registers_registers_25_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_29_dpot_2767,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(29)
    );
  MIPSProcInst_registers_registers_25_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_28_dpot_2766,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(28)
    );
  MIPSProcInst_registers_registers_25_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_27_dpot_2765,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(27)
    );
  MIPSProcInst_registers_registers_25_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_26_dpot_2764,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(26)
    );
  MIPSProcInst_registers_registers_25_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_25_dpot_2763,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(25)
    );
  MIPSProcInst_registers_registers_25_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_24_dpot_2762,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(24)
    );
  MIPSProcInst_registers_registers_25_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_23_dpot_2761,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(23)
    );
  MIPSProcInst_registers_registers_25_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_22_dpot_2760,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(22)
    );
  MIPSProcInst_registers_registers_25_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_21_dpot_2759,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(21)
    );
  MIPSProcInst_registers_registers_25_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_20_dpot_2758,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(20)
    );
  MIPSProcInst_registers_registers_25_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_19_dpot_2757,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(19)
    );
  MIPSProcInst_registers_registers_25_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_18_dpot_2756,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(18)
    );
  MIPSProcInst_registers_registers_25_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_17_dpot_2755,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(17)
    );
  MIPSProcInst_registers_registers_25_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_16_dpot_2754,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(16)
    );
  MIPSProcInst_registers_registers_25_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_15_dpot_2753,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(15)
    );
  MIPSProcInst_registers_registers_25_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_14_dpot_2752,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(14)
    );
  MIPSProcInst_registers_registers_25_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_13_dpot_2751,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(13)
    );
  MIPSProcInst_registers_registers_25_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_12_dpot_2750,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(12)
    );
  MIPSProcInst_registers_registers_25_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_11_dpot_2749,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(11)
    );
  MIPSProcInst_registers_registers_25_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_10_dpot_2748,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(10)
    );
  MIPSProcInst_registers_registers_25_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_9_dpot_2747,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(9)
    );
  MIPSProcInst_registers_registers_25_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_8_dpot_2746,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(8)
    );
  MIPSProcInst_registers_registers_25_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_7_dpot_2745,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(7)
    );
  MIPSProcInst_registers_registers_25_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_6_dpot_2744,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(6)
    );
  MIPSProcInst_registers_registers_25_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_5_dpot_2743,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(5)
    );
  MIPSProcInst_registers_registers_25_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_4_dpot_2742,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(4)
    );
  MIPSProcInst_registers_registers_25_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_3_dpot_2741,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(3)
    );
  MIPSProcInst_registers_registers_25_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_2_dpot_2740,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(2)
    );
  MIPSProcInst_registers_registers_25_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_1_dpot_2739,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(1)
    );
  MIPSProcInst_registers_registers_25_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0515_inv1_cepot,
      D => MIPSProcInst_registers_registers_25_0_dpot_2738,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_25(0)
    );
  MIPSProcInst_registers_registers_24_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_31_dpot_2803,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(31)
    );
  MIPSProcInst_registers_registers_24_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_30_dpot_2802,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(30)
    );
  MIPSProcInst_registers_registers_24_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_29_dpot_2801,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(29)
    );
  MIPSProcInst_registers_registers_24_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_28_dpot_2800,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(28)
    );
  MIPSProcInst_registers_registers_24_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_27_dpot_2799,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(27)
    );
  MIPSProcInst_registers_registers_24_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_26_dpot_2798,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(26)
    );
  MIPSProcInst_registers_registers_24_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_25_dpot_2797,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(25)
    );
  MIPSProcInst_registers_registers_24_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_24_dpot_2796,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(24)
    );
  MIPSProcInst_registers_registers_24_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_23_dpot_2795,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(23)
    );
  MIPSProcInst_registers_registers_24_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_22_dpot_2794,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(22)
    );
  MIPSProcInst_registers_registers_24_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_21_dpot_2793,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(21)
    );
  MIPSProcInst_registers_registers_24_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_20_dpot_2792,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(20)
    );
  MIPSProcInst_registers_registers_24_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_19_dpot_2791,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(19)
    );
  MIPSProcInst_registers_registers_24_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_18_dpot_2790,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(18)
    );
  MIPSProcInst_registers_registers_24_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_17_dpot_2789,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(17)
    );
  MIPSProcInst_registers_registers_24_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_16_dpot_2788,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(16)
    );
  MIPSProcInst_registers_registers_24_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_15_dpot_2787,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(15)
    );
  MIPSProcInst_registers_registers_24_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_14_dpot_2786,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(14)
    );
  MIPSProcInst_registers_registers_24_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_13_dpot_2785,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(13)
    );
  MIPSProcInst_registers_registers_24_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_12_dpot_2784,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(12)
    );
  MIPSProcInst_registers_registers_24_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_11_dpot_2783,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(11)
    );
  MIPSProcInst_registers_registers_24_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_10_dpot_2782,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(10)
    );
  MIPSProcInst_registers_registers_24_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_9_dpot_2781,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(9)
    );
  MIPSProcInst_registers_registers_24_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_8_dpot_2780,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(8)
    );
  MIPSProcInst_registers_registers_24_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_7_dpot_2779,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(7)
    );
  MIPSProcInst_registers_registers_24_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_6_dpot_2778,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(6)
    );
  MIPSProcInst_registers_registers_24_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_5_dpot_2777,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(5)
    );
  MIPSProcInst_registers_registers_24_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_4_dpot_2776,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(4)
    );
  MIPSProcInst_registers_registers_24_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_3_dpot_2775,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(3)
    );
  MIPSProcInst_registers_registers_24_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_2_dpot_2774,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(2)
    );
  MIPSProcInst_registers_registers_24_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_1_dpot_2773,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(1)
    );
  MIPSProcInst_registers_registers_24_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0508_inv1_cepot,
      D => MIPSProcInst_registers_registers_24_0_dpot_2772,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_24(0)
    );
  MIPSProcInst_registers_registers_23_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_31_dpot_2837,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(31)
    );
  MIPSProcInst_registers_registers_23_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_30_dpot_2836,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(30)
    );
  MIPSProcInst_registers_registers_23_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_29_dpot_2835,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(29)
    );
  MIPSProcInst_registers_registers_23_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_28_dpot_2834,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(28)
    );
  MIPSProcInst_registers_registers_23_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_27_dpot_2833,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(27)
    );
  MIPSProcInst_registers_registers_23_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_26_dpot_2832,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(26)
    );
  MIPSProcInst_registers_registers_23_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_25_dpot_2831,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(25)
    );
  MIPSProcInst_registers_registers_23_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_24_dpot_2830,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(24)
    );
  MIPSProcInst_registers_registers_23_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_23_dpot_2829,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(23)
    );
  MIPSProcInst_registers_registers_23_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_22_dpot_2828,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(22)
    );
  MIPSProcInst_registers_registers_23_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_21_dpot_2827,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(21)
    );
  MIPSProcInst_registers_registers_23_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_20_dpot_2826,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(20)
    );
  MIPSProcInst_registers_registers_23_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_19_dpot_2825,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(19)
    );
  MIPSProcInst_registers_registers_23_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_18_dpot_2824,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(18)
    );
  MIPSProcInst_registers_registers_23_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_17_dpot_2823,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(17)
    );
  MIPSProcInst_registers_registers_23_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_16_dpot_2822,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(16)
    );
  MIPSProcInst_registers_registers_23_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_15_dpot_2821,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(15)
    );
  MIPSProcInst_registers_registers_23_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_14_dpot_2820,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(14)
    );
  MIPSProcInst_registers_registers_23_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_13_dpot_2819,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(13)
    );
  MIPSProcInst_registers_registers_23_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_12_dpot_2818,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(12)
    );
  MIPSProcInst_registers_registers_23_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_11_dpot_2817,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(11)
    );
  MIPSProcInst_registers_registers_23_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_10_dpot_2816,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(10)
    );
  MIPSProcInst_registers_registers_23_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_9_dpot_2815,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(9)
    );
  MIPSProcInst_registers_registers_23_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_8_dpot_2814,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(8)
    );
  MIPSProcInst_registers_registers_23_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_7_dpot_2813,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(7)
    );
  MIPSProcInst_registers_registers_23_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_6_dpot_2812,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(6)
    );
  MIPSProcInst_registers_registers_23_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_5_dpot_2811,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(5)
    );
  MIPSProcInst_registers_registers_23_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_4_dpot_2810,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(4)
    );
  MIPSProcInst_registers_registers_23_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_3_dpot_2809,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(3)
    );
  MIPSProcInst_registers_registers_23_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_2_dpot_2808,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(2)
    );
  MIPSProcInst_registers_registers_23_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_1_dpot_2807,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(1)
    );
  MIPSProcInst_registers_registers_23_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0501_inv1_cepot,
      D => MIPSProcInst_registers_registers_23_0_dpot_2806,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_23(0)
    );
  MIPSProcInst_registers_registers_22_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_31_dpot_2871,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(31)
    );
  MIPSProcInst_registers_registers_22_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_30_dpot_2870,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(30)
    );
  MIPSProcInst_registers_registers_22_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_29_dpot_2869,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(29)
    );
  MIPSProcInst_registers_registers_22_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_28_dpot_2868,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(28)
    );
  MIPSProcInst_registers_registers_22_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_27_dpot_2867,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(27)
    );
  MIPSProcInst_registers_registers_22_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_26_dpot_2866,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(26)
    );
  MIPSProcInst_registers_registers_22_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_25_dpot_2865,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(25)
    );
  MIPSProcInst_registers_registers_22_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_24_dpot_2864,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(24)
    );
  MIPSProcInst_registers_registers_22_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_23_dpot_2863,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(23)
    );
  MIPSProcInst_registers_registers_22_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_22_dpot_2862,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(22)
    );
  MIPSProcInst_registers_registers_22_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_21_dpot_2861,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(21)
    );
  MIPSProcInst_registers_registers_22_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_20_dpot_2860,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(20)
    );
  MIPSProcInst_registers_registers_22_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_19_dpot_2859,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(19)
    );
  MIPSProcInst_registers_registers_22_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_18_dpot_2858,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(18)
    );
  MIPSProcInst_registers_registers_22_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_17_dpot_2857,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(17)
    );
  MIPSProcInst_registers_registers_22_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_16_dpot_2856,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(16)
    );
  MIPSProcInst_registers_registers_22_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_15_dpot_2855,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(15)
    );
  MIPSProcInst_registers_registers_22_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_14_dpot_2854,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(14)
    );
  MIPSProcInst_registers_registers_22_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_13_dpot_2853,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(13)
    );
  MIPSProcInst_registers_registers_22_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_12_dpot_2852,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(12)
    );
  MIPSProcInst_registers_registers_22_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_11_dpot_2851,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(11)
    );
  MIPSProcInst_registers_registers_22_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_10_dpot_2850,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(10)
    );
  MIPSProcInst_registers_registers_22_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_9_dpot_2849,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(9)
    );
  MIPSProcInst_registers_registers_22_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_8_dpot_2848,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(8)
    );
  MIPSProcInst_registers_registers_22_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_7_dpot_2847,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(7)
    );
  MIPSProcInst_registers_registers_22_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_6_dpot_2846,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(6)
    );
  MIPSProcInst_registers_registers_22_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_5_dpot_2845,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(5)
    );
  MIPSProcInst_registers_registers_22_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_4_dpot_2844,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(4)
    );
  MIPSProcInst_registers_registers_22_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_3_dpot_2843,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(3)
    );
  MIPSProcInst_registers_registers_22_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_2_dpot_2842,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(2)
    );
  MIPSProcInst_registers_registers_22_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_1_dpot_2841,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(1)
    );
  MIPSProcInst_registers_registers_22_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0494_inv1_cepot,
      D => MIPSProcInst_registers_registers_22_0_dpot_2840,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_22(0)
    );
  MIPSProcInst_registers_registers_20_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_31_dpot_2939,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(31)
    );
  MIPSProcInst_registers_registers_20_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_30_dpot_2938,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(30)
    );
  MIPSProcInst_registers_registers_20_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_29_dpot_2937,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(29)
    );
  MIPSProcInst_registers_registers_20_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_28_dpot_2936,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(28)
    );
  MIPSProcInst_registers_registers_20_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_27_dpot_2935,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(27)
    );
  MIPSProcInst_registers_registers_20_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_26_dpot_2934,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(26)
    );
  MIPSProcInst_registers_registers_20_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_25_dpot_2933,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(25)
    );
  MIPSProcInst_registers_registers_20_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_24_dpot_2932,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(24)
    );
  MIPSProcInst_registers_registers_20_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_23_dpot_2931,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(23)
    );
  MIPSProcInst_registers_registers_20_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_22_dpot_2930,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(22)
    );
  MIPSProcInst_registers_registers_20_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_21_dpot_2929,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(21)
    );
  MIPSProcInst_registers_registers_20_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_20_dpot_2928,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(20)
    );
  MIPSProcInst_registers_registers_20_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_19_dpot_2927,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(19)
    );
  MIPSProcInst_registers_registers_20_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_18_dpot_2926,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(18)
    );
  MIPSProcInst_registers_registers_20_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_17_dpot_2925,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(17)
    );
  MIPSProcInst_registers_registers_20_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_16_dpot_2924,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(16)
    );
  MIPSProcInst_registers_registers_20_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_15_dpot_2923,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(15)
    );
  MIPSProcInst_registers_registers_20_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_14_dpot_2922,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(14)
    );
  MIPSProcInst_registers_registers_20_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_13_dpot_2921,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(13)
    );
  MIPSProcInst_registers_registers_20_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_12_dpot_2920,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(12)
    );
  MIPSProcInst_registers_registers_20_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_11_dpot_2919,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(11)
    );
  MIPSProcInst_registers_registers_20_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_10_dpot_2918,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(10)
    );
  MIPSProcInst_registers_registers_20_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_9_dpot_2917,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(9)
    );
  MIPSProcInst_registers_registers_20_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_8_dpot_2916,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(8)
    );
  MIPSProcInst_registers_registers_20_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_7_dpot_2915,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(7)
    );
  MIPSProcInst_registers_registers_20_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_6_dpot_2914,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(6)
    );
  MIPSProcInst_registers_registers_20_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_5_dpot_2913,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(5)
    );
  MIPSProcInst_registers_registers_20_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_4_dpot_2912,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(4)
    );
  MIPSProcInst_registers_registers_20_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_3_dpot_2911,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(3)
    );
  MIPSProcInst_registers_registers_20_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_2_dpot_2910,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(2)
    );
  MIPSProcInst_registers_registers_20_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_1_dpot_2909,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(1)
    );
  MIPSProcInst_registers_registers_20_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0480_inv1_cepot,
      D => MIPSProcInst_registers_registers_20_0_dpot_2908,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_20(0)
    );
  MIPSProcInst_registers_registers_19_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_31_dpot_2973,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(31)
    );
  MIPSProcInst_registers_registers_19_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_30_dpot_2972,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(30)
    );
  MIPSProcInst_registers_registers_19_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_29_dpot_2971,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(29)
    );
  MIPSProcInst_registers_registers_19_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_28_dpot_2970,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(28)
    );
  MIPSProcInst_registers_registers_19_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_27_dpot_2969,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(27)
    );
  MIPSProcInst_registers_registers_19_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_26_dpot_2968,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(26)
    );
  MIPSProcInst_registers_registers_19_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_25_dpot_2967,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(25)
    );
  MIPSProcInst_registers_registers_19_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_24_dpot_2966,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(24)
    );
  MIPSProcInst_registers_registers_19_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_23_dpot_2965,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(23)
    );
  MIPSProcInst_registers_registers_19_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_22_dpot_2964,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(22)
    );
  MIPSProcInst_registers_registers_19_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_21_dpot_2963,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(21)
    );
  MIPSProcInst_registers_registers_19_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_20_dpot_2962,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(20)
    );
  MIPSProcInst_registers_registers_19_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_19_dpot_2961,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(19)
    );
  MIPSProcInst_registers_registers_19_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_18_dpot_2960,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(18)
    );
  MIPSProcInst_registers_registers_19_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_17_dpot_2959,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(17)
    );
  MIPSProcInst_registers_registers_19_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_16_dpot_2958,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(16)
    );
  MIPSProcInst_registers_registers_19_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_15_dpot_2957,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(15)
    );
  MIPSProcInst_registers_registers_19_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_14_dpot_2956,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(14)
    );
  MIPSProcInst_registers_registers_19_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_13_dpot_2955,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(13)
    );
  MIPSProcInst_registers_registers_19_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_12_dpot_2954,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(12)
    );
  MIPSProcInst_registers_registers_19_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_11_dpot_2953,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(11)
    );
  MIPSProcInst_registers_registers_19_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_10_dpot_2952,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(10)
    );
  MIPSProcInst_registers_registers_19_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_9_dpot_2951,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(9)
    );
  MIPSProcInst_registers_registers_19_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_8_dpot_2950,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(8)
    );
  MIPSProcInst_registers_registers_19_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_7_dpot_2949,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(7)
    );
  MIPSProcInst_registers_registers_19_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_6_dpot_2948,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(6)
    );
  MIPSProcInst_registers_registers_19_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_5_dpot_2947,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(5)
    );
  MIPSProcInst_registers_registers_19_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_4_dpot_2946,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(4)
    );
  MIPSProcInst_registers_registers_19_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_3_dpot_2945,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(3)
    );
  MIPSProcInst_registers_registers_19_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_2_dpot_2944,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(2)
    );
  MIPSProcInst_registers_registers_19_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_1_dpot_2943,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(1)
    );
  MIPSProcInst_registers_registers_19_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0473_inv1_cepot,
      D => MIPSProcInst_registers_registers_19_0_dpot_2942,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_19(0)
    );
  MIPSProcInst_registers_registers_21_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_31_dpot_2905,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(31)
    );
  MIPSProcInst_registers_registers_21_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_30_dpot_2904,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(30)
    );
  MIPSProcInst_registers_registers_21_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_29_dpot_2903,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(29)
    );
  MIPSProcInst_registers_registers_21_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_28_dpot_2902,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(28)
    );
  MIPSProcInst_registers_registers_21_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_27_dpot_2901,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(27)
    );
  MIPSProcInst_registers_registers_21_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_26_dpot_2900,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(26)
    );
  MIPSProcInst_registers_registers_21_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_25_dpot_2899,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(25)
    );
  MIPSProcInst_registers_registers_21_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_24_dpot_2898,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(24)
    );
  MIPSProcInst_registers_registers_21_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_23_dpot_2897,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(23)
    );
  MIPSProcInst_registers_registers_21_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_22_dpot_2896,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(22)
    );
  MIPSProcInst_registers_registers_21_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_21_dpot_2895,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(21)
    );
  MIPSProcInst_registers_registers_21_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_20_dpot_2894,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(20)
    );
  MIPSProcInst_registers_registers_21_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_19_dpot_2893,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(19)
    );
  MIPSProcInst_registers_registers_21_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_18_dpot_2892,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(18)
    );
  MIPSProcInst_registers_registers_21_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_17_dpot_2891,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(17)
    );
  MIPSProcInst_registers_registers_21_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_16_dpot_2890,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(16)
    );
  MIPSProcInst_registers_registers_21_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_15_dpot_2889,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(15)
    );
  MIPSProcInst_registers_registers_21_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_14_dpot_2888,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(14)
    );
  MIPSProcInst_registers_registers_21_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_13_dpot_2887,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(13)
    );
  MIPSProcInst_registers_registers_21_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_12_dpot_2886,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(12)
    );
  MIPSProcInst_registers_registers_21_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_11_dpot_2885,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(11)
    );
  MIPSProcInst_registers_registers_21_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_10_dpot_2884,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(10)
    );
  MIPSProcInst_registers_registers_21_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_9_dpot_2883,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(9)
    );
  MIPSProcInst_registers_registers_21_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_8_dpot_2882,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(8)
    );
  MIPSProcInst_registers_registers_21_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_7_dpot_2881,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(7)
    );
  MIPSProcInst_registers_registers_21_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_6_dpot_2880,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(6)
    );
  MIPSProcInst_registers_registers_21_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_5_dpot_2879,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(5)
    );
  MIPSProcInst_registers_registers_21_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_4_dpot_2878,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(4)
    );
  MIPSProcInst_registers_registers_21_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_3_dpot_2877,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(3)
    );
  MIPSProcInst_registers_registers_21_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_2_dpot_2876,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(2)
    );
  MIPSProcInst_registers_registers_21_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_1_dpot_2875,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(1)
    );
  MIPSProcInst_registers_registers_21_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0487_inv1_cepot,
      D => MIPSProcInst_registers_registers_21_0_dpot_2874,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_21(0)
    );
  MIPSProcInst_registers_registers_18_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_31_dpot_3007,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(31)
    );
  MIPSProcInst_registers_registers_18_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_30_dpot_3006,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(30)
    );
  MIPSProcInst_registers_registers_18_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_29_dpot_3005,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(29)
    );
  MIPSProcInst_registers_registers_18_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_28_dpot_3004,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(28)
    );
  MIPSProcInst_registers_registers_18_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_27_dpot_3003,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(27)
    );
  MIPSProcInst_registers_registers_18_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_26_dpot_3002,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(26)
    );
  MIPSProcInst_registers_registers_18_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_25_dpot_3001,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(25)
    );
  MIPSProcInst_registers_registers_18_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_24_dpot_3000,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(24)
    );
  MIPSProcInst_registers_registers_18_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_23_dpot_2999,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(23)
    );
  MIPSProcInst_registers_registers_18_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_22_dpot_2998,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(22)
    );
  MIPSProcInst_registers_registers_18_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_21_dpot_2997,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(21)
    );
  MIPSProcInst_registers_registers_18_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_20_dpot_2996,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(20)
    );
  MIPSProcInst_registers_registers_18_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_19_dpot_2995,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(19)
    );
  MIPSProcInst_registers_registers_18_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_18_dpot_2994,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(18)
    );
  MIPSProcInst_registers_registers_18_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_17_dpot_2993,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(17)
    );
  MIPSProcInst_registers_registers_18_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_16_dpot_2992,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(16)
    );
  MIPSProcInst_registers_registers_18_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_15_dpot_2991,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(15)
    );
  MIPSProcInst_registers_registers_18_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_14_dpot_2990,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(14)
    );
  MIPSProcInst_registers_registers_18_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_13_dpot_2989,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(13)
    );
  MIPSProcInst_registers_registers_18_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_12_dpot_2988,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(12)
    );
  MIPSProcInst_registers_registers_18_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_11_dpot_2987,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(11)
    );
  MIPSProcInst_registers_registers_18_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_10_dpot_2986,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(10)
    );
  MIPSProcInst_registers_registers_18_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_9_dpot_2985,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(9)
    );
  MIPSProcInst_registers_registers_18_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_8_dpot_2984,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(8)
    );
  MIPSProcInst_registers_registers_18_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_7_dpot_2983,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(7)
    );
  MIPSProcInst_registers_registers_18_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_6_dpot_2982,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(6)
    );
  MIPSProcInst_registers_registers_18_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_5_dpot_2981,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(5)
    );
  MIPSProcInst_registers_registers_18_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_4_dpot_2980,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(4)
    );
  MIPSProcInst_registers_registers_18_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_3_dpot_2979,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(3)
    );
  MIPSProcInst_registers_registers_18_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_2_dpot_2978,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(2)
    );
  MIPSProcInst_registers_registers_18_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_1_dpot_2977,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(1)
    );
  MIPSProcInst_registers_registers_18_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0466_inv1_cepot,
      D => MIPSProcInst_registers_registers_18_0_dpot_2976,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_18(0)
    );
  MIPSProcInst_registers_registers_17_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_31_dpot_3041,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(31)
    );
  MIPSProcInst_registers_registers_17_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_30_dpot_3040,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(30)
    );
  MIPSProcInst_registers_registers_17_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_29_dpot_3039,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(29)
    );
  MIPSProcInst_registers_registers_17_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_28_dpot_3038,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(28)
    );
  MIPSProcInst_registers_registers_17_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_27_dpot_3037,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(27)
    );
  MIPSProcInst_registers_registers_17_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_26_dpot_3036,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(26)
    );
  MIPSProcInst_registers_registers_17_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_25_dpot_3035,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(25)
    );
  MIPSProcInst_registers_registers_17_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_24_dpot_3034,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(24)
    );
  MIPSProcInst_registers_registers_17_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_23_dpot_3033,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(23)
    );
  MIPSProcInst_registers_registers_17_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_22_dpot_3032,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(22)
    );
  MIPSProcInst_registers_registers_17_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_21_dpot_3031,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(21)
    );
  MIPSProcInst_registers_registers_17_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_20_dpot_3030,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(20)
    );
  MIPSProcInst_registers_registers_17_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_19_dpot_3029,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(19)
    );
  MIPSProcInst_registers_registers_17_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_18_dpot_3028,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(18)
    );
  MIPSProcInst_registers_registers_17_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_17_dpot_3027,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(17)
    );
  MIPSProcInst_registers_registers_17_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_16_dpot_3026,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(16)
    );
  MIPSProcInst_registers_registers_17_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_15_dpot_3025,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(15)
    );
  MIPSProcInst_registers_registers_17_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_14_dpot_3024,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(14)
    );
  MIPSProcInst_registers_registers_17_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_13_dpot_3023,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(13)
    );
  MIPSProcInst_registers_registers_17_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_12_dpot_3022,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(12)
    );
  MIPSProcInst_registers_registers_17_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_11_dpot_3021,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(11)
    );
  MIPSProcInst_registers_registers_17_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_10_dpot_3020,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(10)
    );
  MIPSProcInst_registers_registers_17_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_9_dpot_3019,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(9)
    );
  MIPSProcInst_registers_registers_17_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_8_dpot_3018,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(8)
    );
  MIPSProcInst_registers_registers_17_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_7_dpot_3017,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(7)
    );
  MIPSProcInst_registers_registers_17_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_6_dpot_3016,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(6)
    );
  MIPSProcInst_registers_registers_17_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_5_dpot_3015,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(5)
    );
  MIPSProcInst_registers_registers_17_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_4_dpot_3014,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(4)
    );
  MIPSProcInst_registers_registers_17_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_3_dpot_3013,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(3)
    );
  MIPSProcInst_registers_registers_17_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_2_dpot_3012,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(2)
    );
  MIPSProcInst_registers_registers_17_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_1_dpot_3011,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(1)
    );
  MIPSProcInst_registers_registers_17_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0459_inv1_cepot,
      D => MIPSProcInst_registers_registers_17_0_dpot_3010,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_17(0)
    );
  MIPSProcInst_registers_registers_16_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_31_dpot_3075,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(31)
    );
  MIPSProcInst_registers_registers_16_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_30_dpot_3074,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(30)
    );
  MIPSProcInst_registers_registers_16_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_29_dpot_3073,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(29)
    );
  MIPSProcInst_registers_registers_16_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_28_dpot_3072,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(28)
    );
  MIPSProcInst_registers_registers_16_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_27_dpot_3071,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(27)
    );
  MIPSProcInst_registers_registers_16_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_26_dpot_3070,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(26)
    );
  MIPSProcInst_registers_registers_16_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_25_dpot_3069,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(25)
    );
  MIPSProcInst_registers_registers_16_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_24_dpot_3068,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(24)
    );
  MIPSProcInst_registers_registers_16_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_23_dpot_3067,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(23)
    );
  MIPSProcInst_registers_registers_16_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_22_dpot_3066,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(22)
    );
  MIPSProcInst_registers_registers_16_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_21_dpot_3065,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(21)
    );
  MIPSProcInst_registers_registers_16_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_20_dpot_3064,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(20)
    );
  MIPSProcInst_registers_registers_16_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_19_dpot_3063,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(19)
    );
  MIPSProcInst_registers_registers_16_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_18_dpot_3062,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(18)
    );
  MIPSProcInst_registers_registers_16_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_17_dpot_3061,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(17)
    );
  MIPSProcInst_registers_registers_16_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_16_dpot_3060,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(16)
    );
  MIPSProcInst_registers_registers_16_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_15_dpot_3059,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(15)
    );
  MIPSProcInst_registers_registers_16_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_14_dpot_3058,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(14)
    );
  MIPSProcInst_registers_registers_16_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_13_dpot_3057,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(13)
    );
  MIPSProcInst_registers_registers_16_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_12_dpot_3056,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(12)
    );
  MIPSProcInst_registers_registers_16_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_11_dpot_3055,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(11)
    );
  MIPSProcInst_registers_registers_16_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_10_dpot_3054,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(10)
    );
  MIPSProcInst_registers_registers_16_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_9_dpot_3053,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(9)
    );
  MIPSProcInst_registers_registers_16_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_8_dpot_3052,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(8)
    );
  MIPSProcInst_registers_registers_16_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_7_dpot_3051,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(7)
    );
  MIPSProcInst_registers_registers_16_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_6_dpot_3050,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(6)
    );
  MIPSProcInst_registers_registers_16_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_5_dpot_3049,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(5)
    );
  MIPSProcInst_registers_registers_16_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_4_dpot_3048,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(4)
    );
  MIPSProcInst_registers_registers_16_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_3_dpot_3047,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(3)
    );
  MIPSProcInst_registers_registers_16_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_2_dpot_3046,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(2)
    );
  MIPSProcInst_registers_registers_16_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_1_dpot_3045,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(1)
    );
  MIPSProcInst_registers_registers_16_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0452_inv1_cepot,
      D => MIPSProcInst_registers_registers_16_0_dpot_3044,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_16(0)
    );
  MIPSProcInst_registers_registers_15_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_31_dpot_3109,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(31)
    );
  MIPSProcInst_registers_registers_15_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_30_dpot_3108,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(30)
    );
  MIPSProcInst_registers_registers_15_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_29_dpot_3107,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(29)
    );
  MIPSProcInst_registers_registers_15_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_28_dpot_3106,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(28)
    );
  MIPSProcInst_registers_registers_15_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_27_dpot_3105,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(27)
    );
  MIPSProcInst_registers_registers_15_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_26_dpot_3104,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(26)
    );
  MIPSProcInst_registers_registers_15_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_25_dpot_3103,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(25)
    );
  MIPSProcInst_registers_registers_15_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_24_dpot_3102,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(24)
    );
  MIPSProcInst_registers_registers_15_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_23_dpot_3101,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(23)
    );
  MIPSProcInst_registers_registers_15_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_22_dpot_3100,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(22)
    );
  MIPSProcInst_registers_registers_15_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_21_dpot_3099,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(21)
    );
  MIPSProcInst_registers_registers_15_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_20_dpot_3098,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(20)
    );
  MIPSProcInst_registers_registers_15_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_19_dpot_3097,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(19)
    );
  MIPSProcInst_registers_registers_15_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_18_dpot_3096,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(18)
    );
  MIPSProcInst_registers_registers_15_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_17_dpot_3095,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(17)
    );
  MIPSProcInst_registers_registers_15_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_16_dpot_3094,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(16)
    );
  MIPSProcInst_registers_registers_15_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_15_dpot_3093,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(15)
    );
  MIPSProcInst_registers_registers_15_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_14_dpot_3092,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(14)
    );
  MIPSProcInst_registers_registers_15_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_13_dpot_3091,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(13)
    );
  MIPSProcInst_registers_registers_15_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_12_dpot_3090,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(12)
    );
  MIPSProcInst_registers_registers_15_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_11_dpot_3089,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(11)
    );
  MIPSProcInst_registers_registers_15_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_10_dpot_3088,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(10)
    );
  MIPSProcInst_registers_registers_15_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_9_dpot_3087,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(9)
    );
  MIPSProcInst_registers_registers_15_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_8_dpot_3086,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(8)
    );
  MIPSProcInst_registers_registers_15_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_7_dpot_3085,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(7)
    );
  MIPSProcInst_registers_registers_15_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_6_dpot_3084,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(6)
    );
  MIPSProcInst_registers_registers_15_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_5_dpot_3083,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(5)
    );
  MIPSProcInst_registers_registers_15_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_4_dpot_3082,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(4)
    );
  MIPSProcInst_registers_registers_15_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_3_dpot_3081,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(3)
    );
  MIPSProcInst_registers_registers_15_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_2_dpot_3080,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(2)
    );
  MIPSProcInst_registers_registers_15_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_1_dpot_3079,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(1)
    );
  MIPSProcInst_registers_registers_15_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0445_inv1_cepot,
      D => MIPSProcInst_registers_registers_15_0_dpot_3078,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_15(0)
    );
  MIPSProcInst_registers_registers_14_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_31_dpot_3143,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(31)
    );
  MIPSProcInst_registers_registers_14_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_30_dpot_3142,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(30)
    );
  MIPSProcInst_registers_registers_14_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_29_dpot_3141,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(29)
    );
  MIPSProcInst_registers_registers_14_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_28_dpot_3140,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(28)
    );
  MIPSProcInst_registers_registers_14_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_27_dpot_3139,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(27)
    );
  MIPSProcInst_registers_registers_14_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_26_dpot_3138,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(26)
    );
  MIPSProcInst_registers_registers_14_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_25_dpot_3137,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(25)
    );
  MIPSProcInst_registers_registers_14_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_24_dpot_3136,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(24)
    );
  MIPSProcInst_registers_registers_14_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_23_dpot_3135,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(23)
    );
  MIPSProcInst_registers_registers_14_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_22_dpot_3134,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(22)
    );
  MIPSProcInst_registers_registers_14_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_21_dpot_3133,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(21)
    );
  MIPSProcInst_registers_registers_14_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_20_dpot_3132,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(20)
    );
  MIPSProcInst_registers_registers_14_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_19_dpot_3131,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(19)
    );
  MIPSProcInst_registers_registers_14_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_18_dpot_3130,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(18)
    );
  MIPSProcInst_registers_registers_14_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_17_dpot_3129,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(17)
    );
  MIPSProcInst_registers_registers_14_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_16_dpot_3128,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(16)
    );
  MIPSProcInst_registers_registers_14_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_15_dpot_3127,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(15)
    );
  MIPSProcInst_registers_registers_14_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_14_dpot_3126,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(14)
    );
  MIPSProcInst_registers_registers_14_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_13_dpot_3125,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(13)
    );
  MIPSProcInst_registers_registers_14_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_12_dpot_3124,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(12)
    );
  MIPSProcInst_registers_registers_14_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_11_dpot_3123,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(11)
    );
  MIPSProcInst_registers_registers_14_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_10_dpot_3122,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(10)
    );
  MIPSProcInst_registers_registers_14_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_9_dpot_3121,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(9)
    );
  MIPSProcInst_registers_registers_14_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_8_dpot_3120,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(8)
    );
  MIPSProcInst_registers_registers_14_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_7_dpot_3119,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(7)
    );
  MIPSProcInst_registers_registers_14_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_6_dpot_3118,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(6)
    );
  MIPSProcInst_registers_registers_14_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_5_dpot_3117,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(5)
    );
  MIPSProcInst_registers_registers_14_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_4_dpot_3116,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(4)
    );
  MIPSProcInst_registers_registers_14_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_3_dpot_3115,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(3)
    );
  MIPSProcInst_registers_registers_14_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_2_dpot_3114,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(2)
    );
  MIPSProcInst_registers_registers_14_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_1_dpot_3113,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(1)
    );
  MIPSProcInst_registers_registers_14_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0438_inv1_cepot,
      D => MIPSProcInst_registers_registers_14_0_dpot_3112,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_14(0)
    );
  MIPSProcInst_registers_registers_13_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_31_dpot_3177,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(31)
    );
  MIPSProcInst_registers_registers_13_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_30_dpot_3176,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(30)
    );
  MIPSProcInst_registers_registers_13_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_29_dpot_3175,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(29)
    );
  MIPSProcInst_registers_registers_13_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_28_dpot_3174,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(28)
    );
  MIPSProcInst_registers_registers_13_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_27_dpot_3173,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(27)
    );
  MIPSProcInst_registers_registers_13_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_26_dpot_3172,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(26)
    );
  MIPSProcInst_registers_registers_13_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_25_dpot_3171,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(25)
    );
  MIPSProcInst_registers_registers_13_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_24_dpot_3170,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(24)
    );
  MIPSProcInst_registers_registers_13_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_23_dpot_3169,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(23)
    );
  MIPSProcInst_registers_registers_13_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_22_dpot_3168,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(22)
    );
  MIPSProcInst_registers_registers_13_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_21_dpot_3167,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(21)
    );
  MIPSProcInst_registers_registers_13_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_20_dpot_3166,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(20)
    );
  MIPSProcInst_registers_registers_13_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_19_dpot_3165,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(19)
    );
  MIPSProcInst_registers_registers_13_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_18_dpot_3164,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(18)
    );
  MIPSProcInst_registers_registers_13_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_17_dpot_3163,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(17)
    );
  MIPSProcInst_registers_registers_13_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_16_dpot_3162,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(16)
    );
  MIPSProcInst_registers_registers_13_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_15_dpot_3161,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(15)
    );
  MIPSProcInst_registers_registers_13_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_14_dpot_3160,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(14)
    );
  MIPSProcInst_registers_registers_13_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_13_dpot_3159,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(13)
    );
  MIPSProcInst_registers_registers_13_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_12_dpot_3158,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(12)
    );
  MIPSProcInst_registers_registers_13_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_11_dpot_3157,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(11)
    );
  MIPSProcInst_registers_registers_13_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_10_dpot_3156,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(10)
    );
  MIPSProcInst_registers_registers_13_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_9_dpot_3155,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(9)
    );
  MIPSProcInst_registers_registers_13_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_8_dpot_3154,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(8)
    );
  MIPSProcInst_registers_registers_13_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_7_dpot_3153,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(7)
    );
  MIPSProcInst_registers_registers_13_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_6_dpot_3152,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(6)
    );
  MIPSProcInst_registers_registers_13_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_5_dpot_3151,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(5)
    );
  MIPSProcInst_registers_registers_13_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_4_dpot_3150,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(4)
    );
  MIPSProcInst_registers_registers_13_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_3_dpot_3149,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(3)
    );
  MIPSProcInst_registers_registers_13_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_2_dpot_3148,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(2)
    );
  MIPSProcInst_registers_registers_13_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_1_dpot_3147,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(1)
    );
  MIPSProcInst_registers_registers_13_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0431_inv1_cepot,
      D => MIPSProcInst_registers_registers_13_0_dpot_3146,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_13(0)
    );
  MIPSProcInst_registers_registers_11_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_31_dpot_3245,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(31)
    );
  MIPSProcInst_registers_registers_11_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_30_dpot_3244,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(30)
    );
  MIPSProcInst_registers_registers_11_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_29_dpot_3243,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(29)
    );
  MIPSProcInst_registers_registers_11_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_28_dpot_3242,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(28)
    );
  MIPSProcInst_registers_registers_11_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_27_dpot_3241,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(27)
    );
  MIPSProcInst_registers_registers_11_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_26_dpot_3240,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(26)
    );
  MIPSProcInst_registers_registers_11_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_25_dpot_3239,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(25)
    );
  MIPSProcInst_registers_registers_11_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_24_dpot_3238,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(24)
    );
  MIPSProcInst_registers_registers_11_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_23_dpot_3237,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(23)
    );
  MIPSProcInst_registers_registers_11_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_22_dpot_3236,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(22)
    );
  MIPSProcInst_registers_registers_11_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_21_dpot_3235,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(21)
    );
  MIPSProcInst_registers_registers_11_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_20_dpot_3234,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(20)
    );
  MIPSProcInst_registers_registers_11_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_19_dpot_3233,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(19)
    );
  MIPSProcInst_registers_registers_11_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_18_dpot_3232,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(18)
    );
  MIPSProcInst_registers_registers_11_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_17_dpot_3231,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(17)
    );
  MIPSProcInst_registers_registers_11_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_16_dpot_3230,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(16)
    );
  MIPSProcInst_registers_registers_11_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_15_dpot_3229,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(15)
    );
  MIPSProcInst_registers_registers_11_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_14_dpot_3228,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(14)
    );
  MIPSProcInst_registers_registers_11_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_13_dpot_3227,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(13)
    );
  MIPSProcInst_registers_registers_11_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_12_dpot_3226,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(12)
    );
  MIPSProcInst_registers_registers_11_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_11_dpot_3225,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(11)
    );
  MIPSProcInst_registers_registers_11_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_10_dpot_3224,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(10)
    );
  MIPSProcInst_registers_registers_11_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_9_dpot_3223,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(9)
    );
  MIPSProcInst_registers_registers_11_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_8_dpot_3222,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(8)
    );
  MIPSProcInst_registers_registers_11_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_7_dpot_3221,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(7)
    );
  MIPSProcInst_registers_registers_11_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_6_dpot_3220,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(6)
    );
  MIPSProcInst_registers_registers_11_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_5_dpot_3219,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(5)
    );
  MIPSProcInst_registers_registers_11_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_4_dpot_3218,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(4)
    );
  MIPSProcInst_registers_registers_11_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_3_dpot_3217,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(3)
    );
  MIPSProcInst_registers_registers_11_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_2_dpot_3216,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(2)
    );
  MIPSProcInst_registers_registers_11_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_1_dpot_3215,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(1)
    );
  MIPSProcInst_registers_registers_11_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0417_inv1_cepot,
      D => MIPSProcInst_registers_registers_11_0_dpot_3214,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_11(0)
    );
  MIPSProcInst_registers_registers_10_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_31_dpot_3279,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(31)
    );
  MIPSProcInst_registers_registers_10_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_30_dpot_3278,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(30)
    );
  MIPSProcInst_registers_registers_10_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_29_dpot_3277,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(29)
    );
  MIPSProcInst_registers_registers_10_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_28_dpot_3276,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(28)
    );
  MIPSProcInst_registers_registers_10_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_27_dpot_3275,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(27)
    );
  MIPSProcInst_registers_registers_10_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_26_dpot_3274,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(26)
    );
  MIPSProcInst_registers_registers_10_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_25_dpot_3273,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(25)
    );
  MIPSProcInst_registers_registers_10_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_24_dpot_3272,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(24)
    );
  MIPSProcInst_registers_registers_10_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_23_dpot_3271,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(23)
    );
  MIPSProcInst_registers_registers_10_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_22_dpot_3270,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(22)
    );
  MIPSProcInst_registers_registers_10_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_21_dpot_3269,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(21)
    );
  MIPSProcInst_registers_registers_10_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_20_dpot_3268,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(20)
    );
  MIPSProcInst_registers_registers_10_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_19_dpot_3267,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(19)
    );
  MIPSProcInst_registers_registers_10_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_18_dpot_3266,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(18)
    );
  MIPSProcInst_registers_registers_10_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_17_dpot_3265,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(17)
    );
  MIPSProcInst_registers_registers_10_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_16_dpot_3264,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(16)
    );
  MIPSProcInst_registers_registers_10_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_15_dpot_3263,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(15)
    );
  MIPSProcInst_registers_registers_10_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_14_dpot_3262,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(14)
    );
  MIPSProcInst_registers_registers_10_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_13_dpot_3261,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(13)
    );
  MIPSProcInst_registers_registers_10_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_12_dpot_3260,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(12)
    );
  MIPSProcInst_registers_registers_10_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_11_dpot_3259,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(11)
    );
  MIPSProcInst_registers_registers_10_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_10_dpot_3258,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(10)
    );
  MIPSProcInst_registers_registers_10_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_9_dpot_3257,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(9)
    );
  MIPSProcInst_registers_registers_10_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_8_dpot_3256,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(8)
    );
  MIPSProcInst_registers_registers_10_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_7_dpot_3255,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(7)
    );
  MIPSProcInst_registers_registers_10_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_6_dpot_3254,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(6)
    );
  MIPSProcInst_registers_registers_10_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_5_dpot_3253,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(5)
    );
  MIPSProcInst_registers_registers_10_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_4_dpot_3252,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(4)
    );
  MIPSProcInst_registers_registers_10_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_3_dpot_3251,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(3)
    );
  MIPSProcInst_registers_registers_10_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_2_dpot_3250,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(2)
    );
  MIPSProcInst_registers_registers_10_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_1_dpot_3249,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(1)
    );
  MIPSProcInst_registers_registers_10_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0410_inv1_cepot,
      D => MIPSProcInst_registers_registers_10_0_dpot_3248,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_10(0)
    );
  MIPSProcInst_registers_registers_12_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_31_dpot_3211,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(31)
    );
  MIPSProcInst_registers_registers_12_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_30_dpot_3210,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(30)
    );
  MIPSProcInst_registers_registers_12_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_29_dpot_3209,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(29)
    );
  MIPSProcInst_registers_registers_12_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_28_dpot_3208,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(28)
    );
  MIPSProcInst_registers_registers_12_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_27_dpot_3207,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(27)
    );
  MIPSProcInst_registers_registers_12_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_26_dpot_3206,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(26)
    );
  MIPSProcInst_registers_registers_12_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_25_dpot_3205,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(25)
    );
  MIPSProcInst_registers_registers_12_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_24_dpot_3204,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(24)
    );
  MIPSProcInst_registers_registers_12_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_23_dpot_3203,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(23)
    );
  MIPSProcInst_registers_registers_12_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_22_dpot_3202,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(22)
    );
  MIPSProcInst_registers_registers_12_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_21_dpot_3201,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(21)
    );
  MIPSProcInst_registers_registers_12_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_20_dpot_3200,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(20)
    );
  MIPSProcInst_registers_registers_12_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_19_dpot_3199,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(19)
    );
  MIPSProcInst_registers_registers_12_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_18_dpot_3198,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(18)
    );
  MIPSProcInst_registers_registers_12_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_17_dpot_3197,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(17)
    );
  MIPSProcInst_registers_registers_12_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_16_dpot_3196,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(16)
    );
  MIPSProcInst_registers_registers_12_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_15_dpot_3195,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(15)
    );
  MIPSProcInst_registers_registers_12_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_14_dpot_3194,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(14)
    );
  MIPSProcInst_registers_registers_12_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_13_dpot_3193,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(13)
    );
  MIPSProcInst_registers_registers_12_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_12_dpot_3192,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(12)
    );
  MIPSProcInst_registers_registers_12_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_11_dpot_3191,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(11)
    );
  MIPSProcInst_registers_registers_12_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_10_dpot_3190,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(10)
    );
  MIPSProcInst_registers_registers_12_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_9_dpot_3189,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(9)
    );
  MIPSProcInst_registers_registers_12_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_8_dpot_3188,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(8)
    );
  MIPSProcInst_registers_registers_12_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_7_dpot_3187,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(7)
    );
  MIPSProcInst_registers_registers_12_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_6_dpot_3186,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(6)
    );
  MIPSProcInst_registers_registers_12_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_5_dpot_3185,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(5)
    );
  MIPSProcInst_registers_registers_12_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_4_dpot_3184,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(4)
    );
  MIPSProcInst_registers_registers_12_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_3_dpot_3183,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(3)
    );
  MIPSProcInst_registers_registers_12_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_2_dpot_3182,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(2)
    );
  MIPSProcInst_registers_registers_12_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_1_dpot_3181,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(1)
    );
  MIPSProcInst_registers_registers_12_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0424_inv1_cepot,
      D => MIPSProcInst_registers_registers_12_0_dpot_3180,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_12(0)
    );
  MIPSProcInst_registers_registers_9_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_31_dpot_3313,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(31)
    );
  MIPSProcInst_registers_registers_9_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_30_dpot_3312,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(30)
    );
  MIPSProcInst_registers_registers_9_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_29_dpot_3311,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(29)
    );
  MIPSProcInst_registers_registers_9_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_28_dpot_3310,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(28)
    );
  MIPSProcInst_registers_registers_9_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_27_dpot_3309,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(27)
    );
  MIPSProcInst_registers_registers_9_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_26_dpot_3308,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(26)
    );
  MIPSProcInst_registers_registers_9_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_25_dpot_3307,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(25)
    );
  MIPSProcInst_registers_registers_9_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_24_dpot_3306,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(24)
    );
  MIPSProcInst_registers_registers_9_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_23_dpot_3305,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(23)
    );
  MIPSProcInst_registers_registers_9_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_22_dpot_3304,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(22)
    );
  MIPSProcInst_registers_registers_9_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_21_dpot_3303,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(21)
    );
  MIPSProcInst_registers_registers_9_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_20_dpot_3302,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(20)
    );
  MIPSProcInst_registers_registers_9_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_19_dpot_3301,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(19)
    );
  MIPSProcInst_registers_registers_9_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_18_dpot_3300,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(18)
    );
  MIPSProcInst_registers_registers_9_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_17_dpot_3299,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(17)
    );
  MIPSProcInst_registers_registers_9_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_16_dpot_3298,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(16)
    );
  MIPSProcInst_registers_registers_9_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_15_dpot_3297,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(15)
    );
  MIPSProcInst_registers_registers_9_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_14_dpot_3296,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(14)
    );
  MIPSProcInst_registers_registers_9_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_13_dpot_3295,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(13)
    );
  MIPSProcInst_registers_registers_9_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_12_dpot_3294,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(12)
    );
  MIPSProcInst_registers_registers_9_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_11_dpot_3293,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(11)
    );
  MIPSProcInst_registers_registers_9_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_10_dpot_3292,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(10)
    );
  MIPSProcInst_registers_registers_9_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_9_dpot_3291,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(9)
    );
  MIPSProcInst_registers_registers_9_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_8_dpot_3290,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(8)
    );
  MIPSProcInst_registers_registers_9_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_7_dpot_3289,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(7)
    );
  MIPSProcInst_registers_registers_9_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_6_dpot_3288,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(6)
    );
  MIPSProcInst_registers_registers_9_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_5_dpot_3287,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(5)
    );
  MIPSProcInst_registers_registers_9_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_4_dpot_3286,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(4)
    );
  MIPSProcInst_registers_registers_9_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_3_dpot_3285,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(3)
    );
  MIPSProcInst_registers_registers_9_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_2_dpot_3284,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(2)
    );
  MIPSProcInst_registers_registers_9_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_1_dpot_3283,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(1)
    );
  MIPSProcInst_registers_registers_9_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0403_inv1_cepot,
      D => MIPSProcInst_registers_registers_9_0_dpot_3282,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_9(0)
    );
  MIPSProcInst_registers_registers_8_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_31_dpot_3347,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(31)
    );
  MIPSProcInst_registers_registers_8_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_30_dpot_3346,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(30)
    );
  MIPSProcInst_registers_registers_8_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_29_dpot_3345,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(29)
    );
  MIPSProcInst_registers_registers_8_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_28_dpot_3344,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(28)
    );
  MIPSProcInst_registers_registers_8_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_27_dpot_3343,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(27)
    );
  MIPSProcInst_registers_registers_8_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_26_dpot_3342,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(26)
    );
  MIPSProcInst_registers_registers_8_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_25_dpot_3341,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(25)
    );
  MIPSProcInst_registers_registers_8_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_24_dpot_3340,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(24)
    );
  MIPSProcInst_registers_registers_8_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_23_dpot_3339,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(23)
    );
  MIPSProcInst_registers_registers_8_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_22_dpot_3338,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(22)
    );
  MIPSProcInst_registers_registers_8_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_21_dpot_3337,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(21)
    );
  MIPSProcInst_registers_registers_8_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_20_dpot_3336,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(20)
    );
  MIPSProcInst_registers_registers_8_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_19_dpot_3335,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(19)
    );
  MIPSProcInst_registers_registers_8_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_18_dpot_3334,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(18)
    );
  MIPSProcInst_registers_registers_8_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_17_dpot_3333,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(17)
    );
  MIPSProcInst_registers_registers_8_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_16_dpot_3332,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(16)
    );
  MIPSProcInst_registers_registers_8_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_15_dpot_3331,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(15)
    );
  MIPSProcInst_registers_registers_8_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_14_dpot_3330,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(14)
    );
  MIPSProcInst_registers_registers_8_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_13_dpot_3329,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(13)
    );
  MIPSProcInst_registers_registers_8_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_12_dpot_3328,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(12)
    );
  MIPSProcInst_registers_registers_8_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_11_dpot_3327,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(11)
    );
  MIPSProcInst_registers_registers_8_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_10_dpot_3326,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(10)
    );
  MIPSProcInst_registers_registers_8_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_9_dpot_3325,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(9)
    );
  MIPSProcInst_registers_registers_8_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_8_dpot_3324,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(8)
    );
  MIPSProcInst_registers_registers_8_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_7_dpot_3323,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(7)
    );
  MIPSProcInst_registers_registers_8_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_6_dpot_3322,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(6)
    );
  MIPSProcInst_registers_registers_8_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_5_dpot_3321,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(5)
    );
  MIPSProcInst_registers_registers_8_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_4_dpot_3320,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(4)
    );
  MIPSProcInst_registers_registers_8_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_3_dpot_3319,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(3)
    );
  MIPSProcInst_registers_registers_8_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_2_dpot_3318,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(2)
    );
  MIPSProcInst_registers_registers_8_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_1_dpot_3317,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(1)
    );
  MIPSProcInst_registers_registers_8_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0396_inv1_cepot,
      D => MIPSProcInst_registers_registers_8_0_dpot_3316,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_8(0)
    );
  MIPSProcInst_registers_registers_7_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_31_dpot_3381,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(31)
    );
  MIPSProcInst_registers_registers_7_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_30_dpot_3380,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(30)
    );
  MIPSProcInst_registers_registers_7_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_29_dpot_3379,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(29)
    );
  MIPSProcInst_registers_registers_7_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_28_dpot_3378,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(28)
    );
  MIPSProcInst_registers_registers_7_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_27_dpot_3377,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(27)
    );
  MIPSProcInst_registers_registers_7_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_26_dpot_3376,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(26)
    );
  MIPSProcInst_registers_registers_7_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_25_dpot_3375,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(25)
    );
  MIPSProcInst_registers_registers_7_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_24_dpot_3374,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(24)
    );
  MIPSProcInst_registers_registers_7_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_23_dpot_3373,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(23)
    );
  MIPSProcInst_registers_registers_7_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_22_dpot_3372,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(22)
    );
  MIPSProcInst_registers_registers_7_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_21_dpot_3371,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(21)
    );
  MIPSProcInst_registers_registers_7_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_20_dpot_3370,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(20)
    );
  MIPSProcInst_registers_registers_7_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_19_dpot_3369,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(19)
    );
  MIPSProcInst_registers_registers_7_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_18_dpot_3368,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(18)
    );
  MIPSProcInst_registers_registers_7_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_17_dpot_3367,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(17)
    );
  MIPSProcInst_registers_registers_7_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_16_dpot_3366,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(16)
    );
  MIPSProcInst_registers_registers_7_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_15_dpot_3365,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(15)
    );
  MIPSProcInst_registers_registers_7_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_14_dpot_3364,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(14)
    );
  MIPSProcInst_registers_registers_7_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_13_dpot_3363,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(13)
    );
  MIPSProcInst_registers_registers_7_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_12_dpot_3362,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(12)
    );
  MIPSProcInst_registers_registers_7_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_11_dpot_3361,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(11)
    );
  MIPSProcInst_registers_registers_7_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_10_dpot_3360,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(10)
    );
  MIPSProcInst_registers_registers_7_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_9_dpot_3359,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(9)
    );
  MIPSProcInst_registers_registers_7_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_8_dpot_3358,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(8)
    );
  MIPSProcInst_registers_registers_7_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_7_dpot_3357,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(7)
    );
  MIPSProcInst_registers_registers_7_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_6_dpot_3356,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(6)
    );
  MIPSProcInst_registers_registers_7_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_5_dpot_3355,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(5)
    );
  MIPSProcInst_registers_registers_7_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_4_dpot_3354,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(4)
    );
  MIPSProcInst_registers_registers_7_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_3_dpot_3353,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(3)
    );
  MIPSProcInst_registers_registers_7_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_2_dpot_3352,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(2)
    );
  MIPSProcInst_registers_registers_7_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_1_dpot_3351,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(1)
    );
  MIPSProcInst_registers_registers_7_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0389_inv1_cepot,
      D => MIPSProcInst_registers_registers_7_0_dpot_3350,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_7(0)
    );
  MIPSProcInst_registers_registers_6_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_31_dpot_3415,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(31)
    );
  MIPSProcInst_registers_registers_6_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_30_dpot_3414,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(30)
    );
  MIPSProcInst_registers_registers_6_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_29_dpot_3413,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(29)
    );
  MIPSProcInst_registers_registers_6_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_28_dpot_3412,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(28)
    );
  MIPSProcInst_registers_registers_6_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_27_dpot_3411,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(27)
    );
  MIPSProcInst_registers_registers_6_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_26_dpot_3410,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(26)
    );
  MIPSProcInst_registers_registers_6_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_25_dpot_3409,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(25)
    );
  MIPSProcInst_registers_registers_6_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_24_dpot_3408,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(24)
    );
  MIPSProcInst_registers_registers_6_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_23_dpot_3407,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(23)
    );
  MIPSProcInst_registers_registers_6_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_22_dpot_3406,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(22)
    );
  MIPSProcInst_registers_registers_6_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_21_dpot_3405,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(21)
    );
  MIPSProcInst_registers_registers_6_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_20_dpot_3404,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(20)
    );
  MIPSProcInst_registers_registers_6_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_19_dpot_3403,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(19)
    );
  MIPSProcInst_registers_registers_6_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_18_dpot_3402,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(18)
    );
  MIPSProcInst_registers_registers_6_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_17_dpot_3401,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(17)
    );
  MIPSProcInst_registers_registers_6_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_16_dpot_3400,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(16)
    );
  MIPSProcInst_registers_registers_6_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_15_dpot_3399,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(15)
    );
  MIPSProcInst_registers_registers_6_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_14_dpot_3398,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(14)
    );
  MIPSProcInst_registers_registers_6_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_13_dpot_3397,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(13)
    );
  MIPSProcInst_registers_registers_6_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_12_dpot_3396,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(12)
    );
  MIPSProcInst_registers_registers_6_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_11_dpot_3395,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(11)
    );
  MIPSProcInst_registers_registers_6_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_10_dpot_3394,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(10)
    );
  MIPSProcInst_registers_registers_6_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_9_dpot_3393,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(9)
    );
  MIPSProcInst_registers_registers_6_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_8_dpot_3392,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(8)
    );
  MIPSProcInst_registers_registers_6_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_7_dpot_3391,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(7)
    );
  MIPSProcInst_registers_registers_6_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_6_dpot_3390,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(6)
    );
  MIPSProcInst_registers_registers_6_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_5_dpot_3389,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(5)
    );
  MIPSProcInst_registers_registers_6_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_4_dpot_3388,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(4)
    );
  MIPSProcInst_registers_registers_6_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_3_dpot_3387,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(3)
    );
  MIPSProcInst_registers_registers_6_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_2_dpot_3386,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(2)
    );
  MIPSProcInst_registers_registers_6_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_1_dpot_3385,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(1)
    );
  MIPSProcInst_registers_registers_6_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0382_inv1_cepot,
      D => MIPSProcInst_registers_registers_6_0_dpot_3384,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_6(0)
    );
  MIPSProcInst_registers_registers_5_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_31_dpot_3449,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(31)
    );
  MIPSProcInst_registers_registers_5_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_30_dpot_3448,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(30)
    );
  MIPSProcInst_registers_registers_5_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_29_dpot_3447,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(29)
    );
  MIPSProcInst_registers_registers_5_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_28_dpot_3446,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(28)
    );
  MIPSProcInst_registers_registers_5_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_27_dpot_3445,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(27)
    );
  MIPSProcInst_registers_registers_5_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_26_dpot_3444,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(26)
    );
  MIPSProcInst_registers_registers_5_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_25_dpot_3443,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(25)
    );
  MIPSProcInst_registers_registers_5_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_24_dpot_3442,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(24)
    );
  MIPSProcInst_registers_registers_5_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_23_dpot_3441,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(23)
    );
  MIPSProcInst_registers_registers_5_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_22_dpot_3440,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(22)
    );
  MIPSProcInst_registers_registers_5_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_21_dpot_3439,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(21)
    );
  MIPSProcInst_registers_registers_5_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_20_dpot_3438,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(20)
    );
  MIPSProcInst_registers_registers_5_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_19_dpot_3437,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(19)
    );
  MIPSProcInst_registers_registers_5_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_18_dpot_3436,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(18)
    );
  MIPSProcInst_registers_registers_5_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_17_dpot_3435,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(17)
    );
  MIPSProcInst_registers_registers_5_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_16_dpot_3434,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(16)
    );
  MIPSProcInst_registers_registers_5_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_15_dpot_3433,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(15)
    );
  MIPSProcInst_registers_registers_5_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_14_dpot_3432,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(14)
    );
  MIPSProcInst_registers_registers_5_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_13_dpot_3431,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(13)
    );
  MIPSProcInst_registers_registers_5_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_12_dpot_3430,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(12)
    );
  MIPSProcInst_registers_registers_5_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_11_dpot_3429,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(11)
    );
  MIPSProcInst_registers_registers_5_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_10_dpot_3428,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(10)
    );
  MIPSProcInst_registers_registers_5_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_9_dpot_3427,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(9)
    );
  MIPSProcInst_registers_registers_5_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_8_dpot_3426,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(8)
    );
  MIPSProcInst_registers_registers_5_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_7_dpot_3425,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(7)
    );
  MIPSProcInst_registers_registers_5_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_6_dpot_3424,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(6)
    );
  MIPSProcInst_registers_registers_5_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_5_dpot_3423,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(5)
    );
  MIPSProcInst_registers_registers_5_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_4_dpot_3422,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(4)
    );
  MIPSProcInst_registers_registers_5_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_3_dpot_3421,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(3)
    );
  MIPSProcInst_registers_registers_5_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_2_dpot_3420,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(2)
    );
  MIPSProcInst_registers_registers_5_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_1_dpot_3419,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(1)
    );
  MIPSProcInst_registers_registers_5_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0375_inv1_cepot,
      D => MIPSProcInst_registers_registers_5_0_dpot_3418,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_5(0)
    );
  MIPSProcInst_registers_registers_4_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_31_dpot_3483,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(31)
    );
  MIPSProcInst_registers_registers_4_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_30_dpot_3482,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(30)
    );
  MIPSProcInst_registers_registers_4_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_29_dpot_3481,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(29)
    );
  MIPSProcInst_registers_registers_4_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_28_dpot_3480,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(28)
    );
  MIPSProcInst_registers_registers_4_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_27_dpot_3479,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(27)
    );
  MIPSProcInst_registers_registers_4_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_26_dpot_3478,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(26)
    );
  MIPSProcInst_registers_registers_4_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_25_dpot_3477,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(25)
    );
  MIPSProcInst_registers_registers_4_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_24_dpot_3476,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(24)
    );
  MIPSProcInst_registers_registers_4_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_23_dpot_3475,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(23)
    );
  MIPSProcInst_registers_registers_4_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_22_dpot_3474,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(22)
    );
  MIPSProcInst_registers_registers_4_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_21_dpot_3473,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(21)
    );
  MIPSProcInst_registers_registers_4_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_20_dpot_3472,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(20)
    );
  MIPSProcInst_registers_registers_4_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_19_dpot_3471,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(19)
    );
  MIPSProcInst_registers_registers_4_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_18_dpot_3470,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(18)
    );
  MIPSProcInst_registers_registers_4_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_17_dpot_3469,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(17)
    );
  MIPSProcInst_registers_registers_4_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_16_dpot_3468,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(16)
    );
  MIPSProcInst_registers_registers_4_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_15_dpot_3467,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(15)
    );
  MIPSProcInst_registers_registers_4_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_14_dpot_3466,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(14)
    );
  MIPSProcInst_registers_registers_4_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_13_dpot_3465,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(13)
    );
  MIPSProcInst_registers_registers_4_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_12_dpot_3464,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(12)
    );
  MIPSProcInst_registers_registers_4_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_11_dpot_3463,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(11)
    );
  MIPSProcInst_registers_registers_4_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_10_dpot_3462,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(10)
    );
  MIPSProcInst_registers_registers_4_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_9_dpot_3461,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(9)
    );
  MIPSProcInst_registers_registers_4_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_8_dpot_3460,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(8)
    );
  MIPSProcInst_registers_registers_4_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_7_dpot_3459,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(7)
    );
  MIPSProcInst_registers_registers_4_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_6_dpot_3458,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(6)
    );
  MIPSProcInst_registers_registers_4_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_5_dpot_3457,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(5)
    );
  MIPSProcInst_registers_registers_4_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_4_dpot_3456,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(4)
    );
  MIPSProcInst_registers_registers_4_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_3_dpot_3455,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(3)
    );
  MIPSProcInst_registers_registers_4_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_2_dpot_3454,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(2)
    );
  MIPSProcInst_registers_registers_4_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_1_dpot_3453,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(1)
    );
  MIPSProcInst_registers_registers_4_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0368_inv1_cepot,
      D => MIPSProcInst_registers_registers_4_0_dpot_3452,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_4(0)
    );
  MIPSProcInst_registers_registers_2_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_31_dpot_3551,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(31)
    );
  MIPSProcInst_registers_registers_2_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_30_dpot_3550,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(30)
    );
  MIPSProcInst_registers_registers_2_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_29_dpot_3549,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(29)
    );
  MIPSProcInst_registers_registers_2_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_28_dpot_3548,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(28)
    );
  MIPSProcInst_registers_registers_2_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_27_dpot_3547,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(27)
    );
  MIPSProcInst_registers_registers_2_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_26_dpot_3546,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(26)
    );
  MIPSProcInst_registers_registers_2_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_25_dpot_3545,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(25)
    );
  MIPSProcInst_registers_registers_2_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_24_dpot_3544,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(24)
    );
  MIPSProcInst_registers_registers_2_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_23_dpot_3543,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(23)
    );
  MIPSProcInst_registers_registers_2_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_22_dpot_3542,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(22)
    );
  MIPSProcInst_registers_registers_2_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_21_dpot_3541,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(21)
    );
  MIPSProcInst_registers_registers_2_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_20_dpot_3540,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(20)
    );
  MIPSProcInst_registers_registers_2_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_19_dpot_3539,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(19)
    );
  MIPSProcInst_registers_registers_2_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_18_dpot_3538,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(18)
    );
  MIPSProcInst_registers_registers_2_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_17_dpot_3537,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(17)
    );
  MIPSProcInst_registers_registers_2_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_16_dpot_3536,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(16)
    );
  MIPSProcInst_registers_registers_2_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_15_dpot_3535,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(15)
    );
  MIPSProcInst_registers_registers_2_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_14_dpot_3534,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(14)
    );
  MIPSProcInst_registers_registers_2_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_13_dpot_3533,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(13)
    );
  MIPSProcInst_registers_registers_2_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_12_dpot_3532,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(12)
    );
  MIPSProcInst_registers_registers_2_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_11_dpot_3531,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(11)
    );
  MIPSProcInst_registers_registers_2_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_10_dpot_3530,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(10)
    );
  MIPSProcInst_registers_registers_2_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_9_dpot_3529,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(9)
    );
  MIPSProcInst_registers_registers_2_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_8_dpot_3528,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(8)
    );
  MIPSProcInst_registers_registers_2_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_7_dpot_3527,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(7)
    );
  MIPSProcInst_registers_registers_2_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_6_dpot_3526,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(6)
    );
  MIPSProcInst_registers_registers_2_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_5_dpot_3525,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(5)
    );
  MIPSProcInst_registers_registers_2_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_4_dpot_3524,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(4)
    );
  MIPSProcInst_registers_registers_2_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_3_dpot_3523,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(3)
    );
  MIPSProcInst_registers_registers_2_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_2_dpot_3522,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(2)
    );
  MIPSProcInst_registers_registers_2_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_1_dpot_3521,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(1)
    );
  MIPSProcInst_registers_registers_2_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0354_inv1_cepot,
      D => MIPSProcInst_registers_registers_2_0_dpot_3520,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_2(0)
    );
  MIPSProcInst_registers_registers_1_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_31_dpot_3585,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(31)
    );
  MIPSProcInst_registers_registers_1_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_30_dpot_3584,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(30)
    );
  MIPSProcInst_registers_registers_1_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_29_dpot_3583,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(29)
    );
  MIPSProcInst_registers_registers_1_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_28_dpot_3582,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(28)
    );
  MIPSProcInst_registers_registers_1_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_27_dpot_3581,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(27)
    );
  MIPSProcInst_registers_registers_1_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_26_dpot_3580,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(26)
    );
  MIPSProcInst_registers_registers_1_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_25_dpot_3579,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(25)
    );
  MIPSProcInst_registers_registers_1_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_24_dpot_3578,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(24)
    );
  MIPSProcInst_registers_registers_1_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_23_dpot_3577,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(23)
    );
  MIPSProcInst_registers_registers_1_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_22_dpot_3576,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(22)
    );
  MIPSProcInst_registers_registers_1_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_21_dpot_3575,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(21)
    );
  MIPSProcInst_registers_registers_1_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_20_dpot_3574,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(20)
    );
  MIPSProcInst_registers_registers_1_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_19_dpot_3573,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(19)
    );
  MIPSProcInst_registers_registers_1_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_18_dpot_3572,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(18)
    );
  MIPSProcInst_registers_registers_1_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_17_dpot_3571,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(17)
    );
  MIPSProcInst_registers_registers_1_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_16_dpot_3570,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(16)
    );
  MIPSProcInst_registers_registers_1_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_15_dpot_3569,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(15)
    );
  MIPSProcInst_registers_registers_1_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_14_dpot_3568,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(14)
    );
  MIPSProcInst_registers_registers_1_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_13_dpot_3567,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(13)
    );
  MIPSProcInst_registers_registers_1_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_12_dpot_3566,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(12)
    );
  MIPSProcInst_registers_registers_1_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_11_dpot_3565,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(11)
    );
  MIPSProcInst_registers_registers_1_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_10_dpot_3564,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(10)
    );
  MIPSProcInst_registers_registers_1_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_9_dpot_3563,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(9)
    );
  MIPSProcInst_registers_registers_1_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_8_dpot_3562,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(8)
    );
  MIPSProcInst_registers_registers_1_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_7_dpot_3561,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(7)
    );
  MIPSProcInst_registers_registers_1_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_6_dpot_3560,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(6)
    );
  MIPSProcInst_registers_registers_1_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_5_dpot_3559,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(5)
    );
  MIPSProcInst_registers_registers_1_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_4_dpot_3558,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(4)
    );
  MIPSProcInst_registers_registers_1_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_3_dpot_3557,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(3)
    );
  MIPSProcInst_registers_registers_1_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_2_dpot_3556,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(2)
    );
  MIPSProcInst_registers_registers_1_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_1_dpot_3555,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(1)
    );
  MIPSProcInst_registers_registers_1_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0347_inv1_cepot,
      D => MIPSProcInst_registers_registers_1_0_dpot_3554,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_1(0)
    );
  MIPSProcInst_registers_registers_3_31 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_31_dpot_3517,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(31)
    );
  MIPSProcInst_registers_registers_3_30 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_30_dpot_3516,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(30)
    );
  MIPSProcInst_registers_registers_3_29 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_29_dpot_3515,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(29)
    );
  MIPSProcInst_registers_registers_3_28 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_28_dpot_3514,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(28)
    );
  MIPSProcInst_registers_registers_3_27 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_27_dpot_3513,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(27)
    );
  MIPSProcInst_registers_registers_3_26 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_26_dpot_3512,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(26)
    );
  MIPSProcInst_registers_registers_3_25 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_25_dpot_3511,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(25)
    );
  MIPSProcInst_registers_registers_3_24 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_24_dpot_3510,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(24)
    );
  MIPSProcInst_registers_registers_3_23 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_23_dpot_3509,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(23)
    );
  MIPSProcInst_registers_registers_3_22 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_22_dpot_3508,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(22)
    );
  MIPSProcInst_registers_registers_3_21 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_21_dpot_3507,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(21)
    );
  MIPSProcInst_registers_registers_3_20 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_20_dpot_3506,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(20)
    );
  MIPSProcInst_registers_registers_3_19 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_19_dpot_3505,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(19)
    );
  MIPSProcInst_registers_registers_3_18 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_18_dpot_3504,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(18)
    );
  MIPSProcInst_registers_registers_3_17 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_17_dpot_3503,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(17)
    );
  MIPSProcInst_registers_registers_3_16 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_16_dpot_3502,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(16)
    );
  MIPSProcInst_registers_registers_3_15 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_15_dpot_3501,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(15)
    );
  MIPSProcInst_registers_registers_3_14 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_14_dpot_3500,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(14)
    );
  MIPSProcInst_registers_registers_3_13 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_13_dpot_3499,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(13)
    );
  MIPSProcInst_registers_registers_3_12 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_12_dpot_3498,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(12)
    );
  MIPSProcInst_registers_registers_3_11 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_11_dpot_3497,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(11)
    );
  MIPSProcInst_registers_registers_3_10 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_10_dpot_3496,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(10)
    );
  MIPSProcInst_registers_registers_3_9 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_9_dpot_3495,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(9)
    );
  MIPSProcInst_registers_registers_3_8 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_8_dpot_3494,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(8)
    );
  MIPSProcInst_registers_registers_3_7 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_7_dpot_3493,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(7)
    );
  MIPSProcInst_registers_registers_3_6 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_6_dpot_3492,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(6)
    );
  MIPSProcInst_registers_registers_3_5 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_5_dpot_3491,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(5)
    );
  MIPSProcInst_registers_registers_3_4 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_4_dpot_3490,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(4)
    );
  MIPSProcInst_registers_registers_3_3 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_3_dpot_3489,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(3)
    );
  MIPSProcInst_registers_registers_3_2 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_2_dpot_3488,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(2)
    );
  MIPSProcInst_registers_registers_3_1 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_1_dpot_3487,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(1)
    );
  MIPSProcInst_registers_registers_3_0 : FDRE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_registers_n0361_inv1_cepot,
      D => MIPSProcInst_registers_registers_3_0_dpot_3486,
      R => HostCommInst_procResetSignal_72,
      Q => MIPSProcInst_registers_registers_3(0)
    );
  MIPSProcInst_program_counter_next_addr_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_7_Q,
      Q => MIPSProcInst_program_counter_next_addr(7)
    );
  MIPSProcInst_program_counter_next_addr_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_6_Q,
      Q => MIPSProcInst_program_counter_next_addr(6)
    );
  MIPSProcInst_program_counter_next_addr_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_5_Q,
      Q => MIPSProcInst_program_counter_next_addr(5)
    );
  MIPSProcInst_program_counter_next_addr_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_4_Q,
      Q => MIPSProcInst_program_counter_next_addr(4)
    );
  MIPSProcInst_program_counter_next_addr_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_3_Q,
      Q => MIPSProcInst_program_counter_next_addr(3)
    );
  MIPSProcInst_program_counter_next_addr_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_2_Q,
      Q => MIPSProcInst_program_counter_next_addr(2)
    );
  MIPSProcInst_program_counter_next_addr_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_1_Q,
      Q => MIPSProcInst_program_counter_next_addr(1)
    );
  MIPSProcInst_program_counter_next_addr_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_0_Q,
      Q => MIPSProcInst_program_counter_next_addr(0)
    );
  MIPSProcInst_program_counter_address_out_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_control_tick_172,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_next_addr(7),
      Q => MIPSProcInst_program_counter_address_out(7)
    );
  MIPSProcInst_program_counter_address_out_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_control_tick_172,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_next_addr(6),
      Q => MIPSProcInst_program_counter_address_out(6)
    );
  MIPSProcInst_program_counter_address_out_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_control_tick_172,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_next_addr(5),
      Q => MIPSProcInst_program_counter_address_out(5)
    );
  MIPSProcInst_program_counter_address_out_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_control_tick_172,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_next_addr(4),
      Q => MIPSProcInst_program_counter_address_out(4)
    );
  MIPSProcInst_program_counter_address_out_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_control_tick_172,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_3_Q,
      Q => MIPSProcInst_program_counter_address_out(3)
    );
  MIPSProcInst_program_counter_address_out_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_control_tick_172,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_2_Q,
      Q => MIPSProcInst_program_counter_address_out(2)
    );
  MIPSProcInst_program_counter_address_out_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_control_tick_172,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_1_Q,
      Q => MIPSProcInst_program_counter_address_out(1)
    );
  MIPSProcInst_program_counter_address_out_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_control_tick_172,
      CLR => HostCommInst_procResetSignal_72,
      D => MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_0_Q,
      Q => MIPSProcInst_program_counter_address_out(0)
    );
  MIPSProcInst_decode_ALU_op_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_4_Q,
      Q => MIPSProcInst_decode_ALU_op(4)
    );
  MIPSProcInst_decode_ALU_op_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_3_Q,
      Q => MIPSProcInst_decode_ALU_op(3)
    );
  MIPSProcInst_decode_ALU_op_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_2_Q,
      Q => MIPSProcInst_decode_ALU_op(2)
    );
  MIPSProcInst_decode_ALU_op_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_1_Q,
      Q => MIPSProcInst_decode_ALU_op(1)
    );
  MIPSProcInst_decode_ALU_op_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_0_Q,
      Q => MIPSProcInst_decode_ALU_op(0)
    );
  MIPSProcInst_decode_stall : FD
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_funcstall_opstall_MUX_166_o,
      Q => MIPSProcInst_decode_stall_156
    );
  MIPSProcInst_decode_RegWrite : FD
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_funcRegWrite_opRegWrite_MUX_165_o,
      Q => MIPSProcInst_decode_RegWrite_157
    );
  MIPSProcInst_decode_MemWrite : FD
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_funcMemWrite_opMemWrite_MUX_164_o,
      Q => MIPSProcInst_decode_MemWrite_51
    );
  MIPSProcInst_decode_Jump : FD
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_funcJump_opJump_MUX_162_o,
      Q => MIPSProcInst_decode_Jump_158
    );
  MIPSProcInst_decode_decode_op_ControlSrc : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_op_Mram_GND_20_o_X_20_o_Mux_15_o,
      Q => MIPSProcInst_decode_decode_op_ControlSrc_1938
    );
  MIPSProcInst_decode_decode_func_ALU_op_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_4_Q,
      Q => MIPSProcInst_decode_decode_func_ALU_op(4)
    );
  MIPSProcInst_decode_decode_func_ALU_op_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_3_Q,
      Q => MIPSProcInst_decode_decode_func_ALU_op(3)
    );
  MIPSProcInst_decode_decode_func_ALU_op_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_2_Q,
      Q => MIPSProcInst_decode_decode_func_ALU_op(2)
    );
  MIPSProcInst_decode_decode_func_ALU_op_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_1_Q,
      Q => MIPSProcInst_decode_decode_func_ALU_op(1)
    );
  MIPSProcInst_decode_decode_func_ALU_op_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_0_Q,
      Q => MIPSProcInst_decode_decode_func_ALU_op(0)
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_15_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_14_Q_1954,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi15_1953,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_15_Q_1952,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_15_Q_1951
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_15_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(30),
      I1 => MIPSProcInst_registers_data2(30),
      I2 => MIPSProcInst_registers_data2(31),
      I3 => MIPSProcInst_registers_data1(31),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_15_Q_1952
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_14_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_13_Q_1957,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi14_1956,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_14_Q_1955,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_14_Q_1954
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_14_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(28),
      I1 => MIPSProcInst_registers_data2(28),
      I2 => MIPSProcInst_registers_data1(29),
      I3 => MIPSProcInst_registers_data2(29),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_14_Q_1955
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_13_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_12_Q_1960,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi13_1959,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_13_Q_1958,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_13_Q_1957
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_13_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(26),
      I1 => MIPSProcInst_registers_data2(26),
      I2 => MIPSProcInst_registers_data1(27),
      I3 => MIPSProcInst_registers_data2(27),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_13_Q_1958
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_12_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_11_Q_1963,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi12_1962,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_12_Q_1961,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_12_Q_1960
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_12_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(24),
      I1 => MIPSProcInst_registers_data2(24),
      I2 => MIPSProcInst_registers_data1(25),
      I3 => MIPSProcInst_registers_data2(25),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_12_Q_1961
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_11_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_10_Q_1966,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi11_1965,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_11_Q_1964,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_11_Q_1963
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_11_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(22),
      I1 => MIPSProcInst_registers_data2(22),
      I2 => MIPSProcInst_registers_data1(23),
      I3 => MIPSProcInst_registers_data2(23),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_11_Q_1964
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_10_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_9_Q_1969,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi10_1968,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_10_Q_1967,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_10_Q_1966
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_10_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(20),
      I1 => MIPSProcInst_registers_data2(20),
      I2 => MIPSProcInst_registers_data1(21),
      I3 => MIPSProcInst_registers_data2(21),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_10_Q_1967
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_9_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_8_Q_1972,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi9_1971,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_9_Q_1970,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_9_Q_1969
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_9_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(18),
      I1 => MIPSProcInst_registers_data2(18),
      I2 => MIPSProcInst_registers_data1(19),
      I3 => MIPSProcInst_registers_data2(19),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_9_Q_1970
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_8_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_7_Q_1975,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi8_1974,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_8_Q_1973,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_8_Q_1972
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_8_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(16),
      I1 => MIPSProcInst_registers_data2(16),
      I2 => MIPSProcInst_registers_data1(17),
      I3 => MIPSProcInst_registers_data2(17),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_8_Q_1973
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_7_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_6_Q_1978,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi7_1977,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_7_Q_1976,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_7_Q_1975
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(14),
      I1 => MIPSProcInst_registers_data2(14),
      I2 => MIPSProcInst_registers_data1(15),
      I3 => MIPSProcInst_registers_data2(15),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_7_Q_1976
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_6_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_5_Q_1981,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi6_1980,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_6_Q_1979,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_6_Q_1978
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(12),
      I1 => MIPSProcInst_registers_data2(12),
      I2 => MIPSProcInst_registers_data1(13),
      I3 => MIPSProcInst_registers_data2(13),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_6_Q_1979
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_5_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_4_Q_1984,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi5_1983,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_5_Q_1982,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_5_Q_1981
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(10),
      I1 => MIPSProcInst_registers_data2(10),
      I2 => MIPSProcInst_registers_data1(11),
      I3 => MIPSProcInst_registers_data2(11),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_5_Q_1982
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_4_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_3_Q_1987,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi4_1986,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_4_Q_1985,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_4_Q_1984
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(8),
      I1 => MIPSProcInst_registers_data2(8),
      I2 => MIPSProcInst_registers_data1(9),
      I3 => MIPSProcInst_registers_data2(9),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_4_Q_1985
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_3_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_2_Q_1990,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi3_1989,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_3_Q_1988,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_3_Q_1987
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(6),
      I1 => MIPSProcInst_registers_data2(6),
      I2 => MIPSProcInst_registers_data1(7),
      I3 => MIPSProcInst_registers_data2(7),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_3_Q_1988
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_2_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_1_Q_1993,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi2_1992,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_2_Q_1991,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_2_Q_1990
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(4),
      I1 => MIPSProcInst_registers_data2(4),
      I2 => MIPSProcInst_registers_data1(5),
      I3 => MIPSProcInst_registers_data2(5),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_2_Q_1991
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_1_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_0_Q_1996,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi1_1995,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_1_Q_1994,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_1_Q_1993
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(2),
      I1 => MIPSProcInst_registers_data2(2),
      I2 => MIPSProcInst_registers_data1(3),
      I3 => MIPSProcInst_registers_data2(3),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_1_Q_1994
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_0_Q : MUXCY
    port map (
      CI => leds_0_OBUF_151,
      DI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi_1998,
      S => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_0_Q_1997,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_0_Q_1996
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(0),
      I1 => MIPSProcInst_registers_data2(0),
      I2 => MIPSProcInst_registers_data1(1),
      I3 => MIPSProcInst_registers_data2(1),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lut_0_Q_1997
    );
  MIPSProcInst_ALU_Maddsub_n0029_xor_7_Q : XORCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(6),
      LI => MIPSProcInst_ALU_Maddsub_n0029_lut(7),
      O => MIPSProcInst_ALU_n0029(7)
    );
  MIPSProcInst_ALU_Maddsub_n0029_lut_7_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(7),
      I1 => MIPSProcInst_registers_data2(7),
      I2 => MIPSProcInst_decode_ALU_op(0),
      O => MIPSProcInst_ALU_Maddsub_n0029_lut(7)
    );
  MIPSProcInst_ALU_Maddsub_n0029_xor_6_Q : XORCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(5),
      LI => MIPSProcInst_ALU_Maddsub_n0029_lut(6),
      O => MIPSProcInst_ALU_n0029(6)
    );
  MIPSProcInst_ALU_Maddsub_n0029_cy_6_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(5),
      DI => MIPSProcInst_registers_data1(6),
      S => MIPSProcInst_ALU_Maddsub_n0029_lut(6),
      O => MIPSProcInst_ALU_Maddsub_n0029_cy(6)
    );
  MIPSProcInst_ALU_Maddsub_n0029_lut_6_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(6),
      I1 => MIPSProcInst_registers_data2(6),
      I2 => MIPSProcInst_decode_ALU_op(0),
      O => MIPSProcInst_ALU_Maddsub_n0029_lut(6)
    );
  MIPSProcInst_ALU_Maddsub_n0029_xor_5_Q : XORCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(4),
      LI => MIPSProcInst_ALU_Maddsub_n0029_lut(5),
      O => MIPSProcInst_ALU_n0029(5)
    );
  MIPSProcInst_ALU_Maddsub_n0029_cy_5_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(4),
      DI => MIPSProcInst_registers_data1(5),
      S => MIPSProcInst_ALU_Maddsub_n0029_lut(5),
      O => MIPSProcInst_ALU_Maddsub_n0029_cy(5)
    );
  MIPSProcInst_ALU_Maddsub_n0029_lut_5_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(5),
      I1 => MIPSProcInst_registers_data2(5),
      I2 => MIPSProcInst_decode_ALU_op(0),
      O => MIPSProcInst_ALU_Maddsub_n0029_lut(5)
    );
  MIPSProcInst_ALU_Maddsub_n0029_xor_4_Q : XORCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(3),
      LI => MIPSProcInst_ALU_Maddsub_n0029_lut(4),
      O => MIPSProcInst_ALU_n0029(4)
    );
  MIPSProcInst_ALU_Maddsub_n0029_cy_4_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(3),
      DI => MIPSProcInst_registers_data1(4),
      S => MIPSProcInst_ALU_Maddsub_n0029_lut(4),
      O => MIPSProcInst_ALU_Maddsub_n0029_cy(4)
    );
  MIPSProcInst_ALU_Maddsub_n0029_lut_4_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(4),
      I1 => MIPSProcInst_registers_data2(4),
      I2 => MIPSProcInst_decode_ALU_op(0),
      O => MIPSProcInst_ALU_Maddsub_n0029_lut(4)
    );
  MIPSProcInst_ALU_Maddsub_n0029_xor_3_Q : XORCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(2),
      LI => MIPSProcInst_ALU_Maddsub_n0029_lut(3),
      O => MIPSProcInst_ALU_n0029(3)
    );
  MIPSProcInst_ALU_Maddsub_n0029_cy_3_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(2),
      DI => MIPSProcInst_registers_data1(3),
      S => MIPSProcInst_ALU_Maddsub_n0029_lut(3),
      O => MIPSProcInst_ALU_Maddsub_n0029_cy(3)
    );
  MIPSProcInst_ALU_Maddsub_n0029_lut_3_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(3),
      I1 => MIPSProcInst_registers_data2(3),
      I2 => MIPSProcInst_decode_ALU_op(0),
      O => MIPSProcInst_ALU_Maddsub_n0029_lut(3)
    );
  MIPSProcInst_ALU_Maddsub_n0029_xor_2_Q : XORCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(1),
      LI => MIPSProcInst_ALU_Maddsub_n0029_lut(2),
      O => MIPSProcInst_ALU_n0029(2)
    );
  MIPSProcInst_ALU_Maddsub_n0029_cy_2_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(1),
      DI => MIPSProcInst_registers_data1(2),
      S => MIPSProcInst_ALU_Maddsub_n0029_lut(2),
      O => MIPSProcInst_ALU_Maddsub_n0029_cy(2)
    );
  MIPSProcInst_ALU_Maddsub_n0029_lut_2_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(2),
      I1 => MIPSProcInst_registers_data2(2),
      I2 => MIPSProcInst_decode_ALU_op(0),
      O => MIPSProcInst_ALU_Maddsub_n0029_lut(2)
    );
  MIPSProcInst_ALU_Maddsub_n0029_xor_1_Q : XORCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(0),
      LI => MIPSProcInst_ALU_Maddsub_n0029_lut(1),
      O => MIPSProcInst_ALU_n0029(1)
    );
  MIPSProcInst_ALU_Maddsub_n0029_cy_1_Q : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Maddsub_n0029_cy(0),
      DI => MIPSProcInst_registers_data1(1),
      S => MIPSProcInst_ALU_Maddsub_n0029_lut(1),
      O => MIPSProcInst_ALU_Maddsub_n0029_cy(1)
    );
  MIPSProcInst_ALU_Maddsub_n0029_lut_1_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(1),
      I1 => MIPSProcInst_registers_data2(1),
      I2 => MIPSProcInst_decode_ALU_op(0),
      O => MIPSProcInst_ALU_Maddsub_n0029_lut(1)
    );
  MIPSProcInst_ALU_Maddsub_n0029_xor_0_Q : XORCY
    port map (
      CI => MIPSProcInst_decode_ALU_op(0),
      LI => MIPSProcInst_ALU_Maddsub_n0029_lut(0),
      O => MIPSProcInst_ALU_n0029(0)
    );
  MIPSProcInst_ALU_Maddsub_n0029_cy_0_Q : MUXCY
    port map (
      CI => MIPSProcInst_decode_ALU_op(0),
      DI => MIPSProcInst_registers_data1(0),
      S => MIPSProcInst_ALU_Maddsub_n0029_lut(0),
      O => MIPSProcInst_ALU_Maddsub_n0029_cy(0)
    );
  MIPSProcInst_ALU_Maddsub_n0029_lut_0_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(0),
      I1 => MIPSProcInst_registers_data2(0),
      I2 => MIPSProcInst_decode_ALU_op(0),
      O => MIPSProcInst_ALU_Maddsub_n0029_lut(0)
    );
  MIPSProcInst_ALU_result_7 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_ALU_n0069_inv,
      D => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_7_Q,
      Q => MIPSProcInst_ALU_result(7)
    );
  MIPSProcInst_ALU_result_6 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_ALU_n0069_inv,
      D => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_6_Q,
      Q => MIPSProcInst_ALU_result(6)
    );
  MIPSProcInst_ALU_result_5 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_ALU_n0069_inv,
      D => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_5_Q,
      Q => MIPSProcInst_ALU_result(5)
    );
  MIPSProcInst_ALU_result_4 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_ALU_n0069_inv,
      D => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_4_Q,
      Q => MIPSProcInst_ALU_result(4)
    );
  MIPSProcInst_ALU_result_3 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_ALU_n0069_inv,
      D => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_3_Q,
      Q => MIPSProcInst_ALU_result(3)
    );
  MIPSProcInst_ALU_result_2 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_ALU_n0069_inv,
      D => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_2_Q,
      Q => MIPSProcInst_ALU_result(2)
    );
  MIPSProcInst_ALU_result_1 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_ALU_n0069_inv,
      D => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_1_Q,
      Q => MIPSProcInst_ALU_result(1)
    );
  MIPSProcInst_ALU_result_0 : FDE
    port map (
      C => clk_BUFGP_0,
      CE => MIPSProcInst_ALU_n0069_inv,
      D => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_0_Q,
      Q => MIPSProcInst_ALU_result(0)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_15_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(14),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_15_Q_2033,
      O => HostCommInst_Result(15)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_15_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(15),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_15_Q_2033
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_14_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(13),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_14_Q_2035,
      O => HostCommInst_Result(14)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_14_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(13),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(14),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_14_Q_2035,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(14)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_14_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(14),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_14_Q_2035
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_13_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(12),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_13_Q_2037,
      O => HostCommInst_Result(13)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_13_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(12),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(13),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_13_Q_2037,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(13)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_13_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(13),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_13_Q_2037
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_12_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(11),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_12_Q_2039,
      O => HostCommInst_Result(12)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_12_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(11),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(12),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_12_Q_2039,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(12)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_12_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(12),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_12_Q_2039
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_11_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(10),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_11_Q_2041,
      O => HostCommInst_Result(11)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_11_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(10),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(11),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_11_Q_2041,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(11)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_11_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(11),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_11_Q_2041
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_10_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(9),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_10_Q_2043,
      O => HostCommInst_Result(10)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_10_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(9),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(10),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_10_Q_2043,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(10)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_10_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(10),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_10_Q_2043
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_9_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(8),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_9_rt_2456,
      O => HostCommInst_Result(9)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_9_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(8),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(9),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_9_rt_2456,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(9)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_8_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(7),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_8_Q_2047,
      O => HostCommInst_Result(8)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_8_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(7),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(8),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_8_Q_2047,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(8)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_7_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(6),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_7_Q_2049,
      O => HostCommInst_Result(7)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_7_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(6),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(7),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_7_Q_2049,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(7)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_6_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(5),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_6_rt_2457,
      O => HostCommInst_Result(6)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_6_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(5),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(6),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_6_rt_2457,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(6)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_5_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(4),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_5_Q,
      O => HostCommInst_Result(5)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_5_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(4),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(5),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_5_Q,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(5)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_4_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(3),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_4_Q,
      O => HostCommInst_Result(4)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_4_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(3),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(4),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_4_Q,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(4)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_3_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(2),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_3_Q_2057,
      O => HostCommInst_Result(3)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_3_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(2),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(3),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_3_Q_2057,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(3)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_3_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(3),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_3_Q_2057
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_2_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(1),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_2_Q_2059,
      O => HostCommInst_Result(2)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_2_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(1),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(2),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_2_Q_2059,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(2)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_2_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(2),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_2_Q_2059
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_1_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(0),
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_1_Q_2061,
      O => HostCommInst_Result(1)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_1_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(0),
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(1),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_1_Q_2061,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(1)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(1),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_1_Q_2061
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_xor_0_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      LI => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_0_rt_2458,
      O => HostCommInst_Result(0)
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_0_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      DI => HostCommInst_UARTHandlerInst_ut_bg_counter(0),
      S => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_0_rt_2458,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy(0)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(15),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(15)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(14),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(14)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(13),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(13)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(12),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(12)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(11),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(11)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(10),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(10)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(9),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(9)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(8),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(8)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(7),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(7)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(6),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(6)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(5),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(5)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(4),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(4)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(3),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(3)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(2),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(2)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(1),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(1)
    );
  HostCommInst_UARTHandlerInst_ut_bg_counter_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_Result(0),
      Q => HostCommInst_UARTHandlerInst_ut_bg_counter(0)
    );
  HostCommInst_UARTHandlerInst_ut_bg_ce16 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv,
      Q => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_15_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_14_Q_2137,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_15_rt_2473,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_15_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_14_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_13_Q_2138,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_14_rt_2459,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_14_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_14_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_13_Q_2138,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_14_rt_2459,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_14_Q_2137
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_13_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_12_Q_2139,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_13_rt_2460,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_13_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_13_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_12_Q_2139,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_13_rt_2460,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_13_Q_2138
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_12_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_11_Q_2140,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_12_rt_2461,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_12_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_12_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_11_Q_2140,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_12_rt_2461,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_12_Q_2139
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_11_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_10_Q_2141,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_11_rt_2462,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_11_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_11_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_10_Q_2141,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_11_rt_2462,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_11_Q_2140
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_10_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_9_Q_2142,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_10_rt_2463,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_10_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_10_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_9_Q_2142,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_10_rt_2463,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_10_Q_2141
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_9_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_8_Q_2143,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_9_rt_2464,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_9_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_9_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_8_Q_2143,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_9_rt_2464,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_9_Q_2142
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_8_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_7_Q_2144,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_8_rt_2465,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_8_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_8_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_7_Q_2144,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_8_rt_2465,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_8_Q_2143
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_7_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_6_Q_2145,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_7_rt_2466,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_7_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_7_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_6_Q_2145,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_7_rt_2466,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_7_Q_2144
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_6_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_5_Q_2146,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_6_rt_2467,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_6_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_6_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_5_Q_2146,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_6_rt_2467,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_6_Q_2145
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_5_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_4_Q_2147,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_5_rt_2468,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_5_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_5_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_4_Q_2147,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_5_rt_2468,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_5_Q_2146
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_4_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_3_Q_2148,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_4_rt_2469,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_4_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_4_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_3_Q_2148,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_4_rt_2469,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_4_Q_2147
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_3_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_2_Q_2149,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_3_rt_2470,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_3_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_3_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_2_Q_2149,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_3_rt_2470,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_3_Q_2148
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_2_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_1_Q_2150,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_2_rt_2471,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_2_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_2_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_1_Q_2150,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_2_rt_2471,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_2_Q_2149
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_1_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_0_Q_2151,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_1_rt_2472,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_1_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_1_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_0_Q_2151,
      DI => leds_0_OBUF_151,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_1_rt_2472,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_1_Q_2150
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_0_Q : XORCY
    port map (
      CI => leds_0_OBUF_151,
      LI => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_lut_0_Q,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_0_Q
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_0_Q : MUXCY
    port map (
      CI => leds_0_OBUF_151,
      DI => leds_1_OBUF_150,
      S => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_lut_0_Q,
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_0_Q_2151
    );
  HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_In,
      Q => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280
    );
  HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_In,
      Q => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_2279
    );
  HostCommInst_UARTHandlerInst_up_binByteCount_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0372_inv_2176,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount7,
      Q => HostCommInst_UARTHandlerInst_up_binByteCount(7)
    );
  HostCommInst_UARTHandlerInst_up_binByteCount_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0372_inv_2176,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount6,
      Q => HostCommInst_UARTHandlerInst_up_binByteCount(6)
    );
  HostCommInst_UARTHandlerInst_up_binByteCount_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0372_inv_2176,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount5,
      Q => HostCommInst_UARTHandlerInst_up_binByteCount(5)
    );
  HostCommInst_UARTHandlerInst_up_binByteCount_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0372_inv_2176,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount4,
      Q => HostCommInst_UARTHandlerInst_up_binByteCount(4)
    );
  HostCommInst_UARTHandlerInst_up_binByteCount_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0372_inv_2176,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount3,
      Q => HostCommInst_UARTHandlerInst_up_binByteCount(3)
    );
  HostCommInst_UARTHandlerInst_up_binByteCount_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0372_inv_2176,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount2,
      Q => HostCommInst_UARTHandlerInst_up_binByteCount(2)
    );
  HostCommInst_UARTHandlerInst_up_binByteCount_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0372_inv_2176,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount1,
      Q => HostCommInst_UARTHandlerInst_up_binByteCount(1)
    );
  HostCommInst_UARTHandlerInst_up_binByteCount_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0372_inv_2176,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount,
      Q => HostCommInst_UARTHandlerInst_up_binByteCount(0)
    );
  HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_In_2179,
      Q => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_In_2184,
      Q => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In,
      Q => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In,
      Q => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In,
      Q => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_xor_7_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(6),
      LI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(7),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount7
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_xor_6_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(5),
      LI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(6),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount6
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy_6_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(5),
      DI => leds_1_OBUF_150,
      S => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(6),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(6)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_xor_5_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(4),
      LI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(5),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount5
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy_5_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(4),
      DI => leds_1_OBUF_150,
      S => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(5),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(5)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_xor_4_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(3),
      LI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(4),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount4
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy_4_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(3),
      DI => leds_1_OBUF_150,
      S => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(4),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(4)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_xor_3_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(2),
      LI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(3),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount3
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy_3_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(2),
      DI => leds_1_OBUF_150,
      S => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(3),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(3)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_xor_2_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(1),
      LI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(2),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount2
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy_2_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(1),
      DI => leds_1_OBUF_150,
      S => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(2),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(2)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_xor_1_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(0),
      LI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(1),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount1
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy_1_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(0),
      DI => leds_1_OBUF_150,
      S => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(1),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(1)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_xor_0_Q : XORCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      LI => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(0),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy_0_Q : MUXCY
    port map (
      CI => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      DI => leds_1_OBUF_150,
      S => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(0),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_cy(0)
    );
  HostCommInst_UARTHandlerInst_up_txData_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txData_7_dpot_2524,
      Q => HostCommInst_UARTHandlerInst_up_txData(7)
    );
  HostCommInst_UARTHandlerInst_up_txData_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txData_6_dpot_2523,
      Q => HostCommInst_UARTHandlerInst_up_txData(6)
    );
  HostCommInst_UARTHandlerInst_up_txData_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txData_5_dpot_2522,
      Q => HostCommInst_UARTHandlerInst_up_txData(5)
    );
  HostCommInst_UARTHandlerInst_up_txData_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txData_4_dpot_2521,
      Q => HostCommInst_UARTHandlerInst_up_txData(4)
    );
  HostCommInst_UARTHandlerInst_up_txData_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txData_3_dpot_2520,
      Q => HostCommInst_UARTHandlerInst_up_txData(3)
    );
  HostCommInst_UARTHandlerInst_up_txData_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txData_2_dpot_2519,
      Q => HostCommInst_UARTHandlerInst_up_txData(2)
    );
  HostCommInst_UARTHandlerInst_up_txData_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txData_1_dpot_2518,
      Q => HostCommInst_UARTHandlerInst_up_txData(1)
    );
  HostCommInst_UARTHandlerInst_up_txData_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_txData_0_dpot_2517,
      Q => HostCommInst_UARTHandlerInst_up_txData(0)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_15_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(15)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_14_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(14)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_13_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(13)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_12_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(12)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_11_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(11)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_10_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(10)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_9_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(9)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_8_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(8)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_7_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(7)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_6_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(6)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_5_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(5)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_4_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(4)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_3_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(3)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_2_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(2)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_1_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(1)
    );
  HostCommInst_UARTHandlerInst_up_iIntAddress_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0411_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_0_Q,
      Q => HostCommInst_UARTHandlerInst_up_iIntAddress(0)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_15_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(15)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_14_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(14)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_13_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(13)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_12_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(12)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_11_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(11)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_10_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(10)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_9_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(9)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_8_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(8)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_7_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(7)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_6_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(6)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_5_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(5)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_4_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(4)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_3_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(3)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_2_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(2)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_1_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(1)
    );
  HostCommInst_UARTHandlerInst_up_addrParam_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_0_Q,
      Q => HostCommInst_UARTHandlerInst_up_addrParam(0)
    );
  HostCommInst_UARTHandlerInst_up_readDoneS : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_readDone_2324,
      Q => HostCommInst_UARTHandlerInst_up_readDoneS_2323
    );
  HostCommInst_UARTHandlerInst_up_readDataS_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_readDone_2324,
      CLR => reset_IBUF_1,
      D => HostCommInst_regReadData(7),
      Q => HostCommInst_UARTHandlerInst_up_readDataS(7)
    );
  HostCommInst_UARTHandlerInst_up_readDataS_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_readDone_2324,
      CLR => reset_IBUF_1,
      D => HostCommInst_regReadData(6),
      Q => HostCommInst_UARTHandlerInst_up_readDataS(6)
    );
  HostCommInst_UARTHandlerInst_up_readDataS_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_readDone_2324,
      CLR => reset_IBUF_1,
      D => HostCommInst_regReadData(5),
      Q => HostCommInst_UARTHandlerInst_up_readDataS(5)
    );
  HostCommInst_UARTHandlerInst_up_readDataS_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_readDone_2324,
      CLR => reset_IBUF_1,
      D => HostCommInst_regReadData(4),
      Q => HostCommInst_UARTHandlerInst_up_readDataS(4)
    );
  HostCommInst_UARTHandlerInst_up_readDataS_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_readDone_2324,
      CLR => reset_IBUF_1,
      D => HostCommInst_regReadData(3),
      Q => HostCommInst_UARTHandlerInst_up_readDataS(3)
    );
  HostCommInst_UARTHandlerInst_up_readDataS_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_readDone_2324,
      CLR => reset_IBUF_1,
      D => HostCommInst_regReadData(2),
      Q => HostCommInst_UARTHandlerInst_up_readDataS(2)
    );
  HostCommInst_UARTHandlerInst_up_readDataS_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_readDone_2324,
      CLR => reset_IBUF_1,
      D => HostCommInst_regReadData(1),
      Q => HostCommInst_UARTHandlerInst_up_readDataS(1)
    );
  HostCommInst_UARTHandlerInst_up_readDataS_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_readDone_2324,
      CLR => reset_IBUF_1,
      D => HostCommInst_regReadData(0),
      Q => HostCommInst_UARTHandlerInst_up_readDataS(0)
    );
  HostCommInst_UARTHandlerInst_up_readDone : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntRead_2298,
      Q => HostCommInst_UARTHandlerInst_up_readDone_2324
    );
  HostCommInst_UARTHandlerInst_up_dataParam_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0369_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_7_Q,
      Q => HostCommInst_UARTHandlerInst_up_dataParam(7)
    );
  HostCommInst_UARTHandlerInst_up_dataParam_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0369_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_6_Q,
      Q => HostCommInst_UARTHandlerInst_up_dataParam(6)
    );
  HostCommInst_UARTHandlerInst_up_dataParam_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0369_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_5_Q,
      Q => HostCommInst_UARTHandlerInst_up_dataParam(5)
    );
  HostCommInst_UARTHandlerInst_up_dataParam_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0369_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_4_Q,
      Q => HostCommInst_UARTHandlerInst_up_dataParam(4)
    );
  HostCommInst_UARTHandlerInst_up_dataParam_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0369_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_dataNibble(3),
      Q => HostCommInst_UARTHandlerInst_up_dataParam(3)
    );
  HostCommInst_UARTHandlerInst_up_dataParam_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0369_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_dataNibble(2),
      Q => HostCommInst_UARTHandlerInst_up_dataParam(2)
    );
  HostCommInst_UARTHandlerInst_up_dataParam_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0369_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_dataNibble(1),
      Q => HostCommInst_UARTHandlerInst_up_dataParam(1)
    );
  HostCommInst_UARTHandlerInst_up_dataParam_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_n0369_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_dataNibble(0),
      Q => HostCommInst_UARTHandlerInst_up_dataParam(0)
    );
  HostCommInst_UARTHandlerInst_up_addrAutoInc : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_198_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_rxData_1_INV_120_o,
      Q => HostCommInst_UARTHandlerInst_up_addrAutoInc_2300
    );
  HostCommInst_UARTHandlerInst_up_sendStatFlag : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_198_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      Q => HostCommInst_UARTHandlerInst_up_sendStatFlag_2301
    );
  HostCommInst_UARTHandlerInst_up_writeOp : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_141_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_80_o,
      Q => HostCommInst_UARTHandlerInst_up_writeOp_2304
    );
  HostCommInst_UARTHandlerInst_up_readOp : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_141_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_79_o,
      Q => HostCommInst_UARTHandlerInst_up_readOp_2305
    );
  HostCommInst_UARTHandlerInst_up_sTxBusy : FDP
    port map (
      C => clk_BUFGP_0,
      D => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      PRE => reset_IBUF_1,
      Q => HostCommInst_UARTHandlerInst_up_sTxBusy_2325
    );
  HostCommInst_UARTHandlerInst_ut_ut_count16_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0054_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_Mcount_count163,
      Q => HostCommInst_UARTHandlerInst_ut_ut_count16(3)
    );
  HostCommInst_UARTHandlerInst_ut_ut_count16_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0054_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_Mcount_count162,
      Q => HostCommInst_UARTHandlerInst_ut_ut_count16(2)
    );
  HostCommInst_UARTHandlerInst_ut_ut_count16_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0054_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_Mcount_count161,
      Q => HostCommInst_UARTHandlerInst_ut_ut_count16(1)
    );
  HostCommInst_UARTHandlerInst_ut_ut_count16_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0054_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_Mcount_count16,
      Q => HostCommInst_UARTHandlerInst_ut_ut_count16(0)
    );
  HostCommInst_UARTHandlerInst_ut_ut_bitCount_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount3,
      Q => HostCommInst_UARTHandlerInst_ut_ut_bitCount(3)
    );
  HostCommInst_UARTHandlerInst_ut_ut_bitCount_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount2,
      Q => HostCommInst_UARTHandlerInst_ut_ut_bitCount(2)
    );
  HostCommInst_UARTHandlerInst_ut_ut_bitCount_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount1,
      Q => HostCommInst_UARTHandlerInst_ut_ut_bitCount(1)
    );
  HostCommInst_UARTHandlerInst_ut_ut_bitCount_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount,
      Q => HostCommInst_UARTHandlerInst_ut_ut_bitCount(0)
    );
  HostCommInst_UARTHandlerInst_ut_ut_serOut : FDP
    port map (
      C => clk_BUFGP_0,
      D => HostCommInst_UARTHandlerInst_ut_ut_PWR_24_o_dataBuf_0_MUX_254_o,
      PRE => reset_IBUF_1,
      Q => HostCommInst_UARTHandlerInst_ut_ut_serOut_70
    );
  HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_8_Q,
      Q => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(8)
    );
  HostCommInst_UARTHandlerInst_ut_ut_dataBuf_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_7_Q,
      Q => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(7)
    );
  HostCommInst_UARTHandlerInst_ut_ut_dataBuf_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_6_Q,
      Q => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(6)
    );
  HostCommInst_UARTHandlerInst_ut_ut_dataBuf_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_5_Q,
      Q => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(5)
    );
  HostCommInst_UARTHandlerInst_ut_ut_dataBuf_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_4_Q,
      Q => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(4)
    );
  HostCommInst_UARTHandlerInst_ut_ut_dataBuf_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_3_Q,
      Q => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(3)
    );
  HostCommInst_UARTHandlerInst_ut_ut_dataBuf_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_2_Q,
      Q => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(2)
    );
  HostCommInst_UARTHandlerInst_ut_ut_dataBuf_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_1_Q,
      Q => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(1)
    );
  HostCommInst_UARTHandlerInst_ut_ut_dataBuf_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_0_Q,
      Q => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(0)
    );
  HostCommInst_UARTHandlerInst_ut_ur_bitCount_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_n0061_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount3,
      Q => HostCommInst_UARTHandlerInst_ut_ur_bitCount(3)
    );
  HostCommInst_UARTHandlerInst_ut_ur_bitCount_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_n0061_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount2,
      Q => HostCommInst_UARTHandlerInst_ut_ur_bitCount(2)
    );
  HostCommInst_UARTHandlerInst_ut_ur_bitCount_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_n0061_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount1,
      Q => HostCommInst_UARTHandlerInst_ut_ur_bitCount(1)
    );
  HostCommInst_UARTHandlerInst_ut_ur_bitCount_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_n0061_inv,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount,
      Q => HostCommInst_UARTHandlerInst_ut_ur_bitCount(0)
    );
  HostCommInst_UARTHandlerInst_ut_ur_count16_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_Mcount_count163,
      Q => HostCommInst_UARTHandlerInst_ut_ur_count16(3)
    );
  HostCommInst_UARTHandlerInst_ut_ur_count16_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_Mcount_count162,
      Q => HostCommInst_UARTHandlerInst_ut_ur_count16(2)
    );
  HostCommInst_UARTHandlerInst_ut_ur_count16_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_Mcount_count161,
      Q => HostCommInst_UARTHandlerInst_ut_ur_count16(1)
    );
  HostCommInst_UARTHandlerInst_ut_ur_count16_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_Mcount_count16,
      Q => HostCommInst_UARTHandlerInst_ut_ur_count16(0)
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxData_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(7),
      Q => HostCommInst_UARTHandlerInst_ut_ur_rxData(7)
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxData_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(6),
      Q => HostCommInst_UARTHandlerInst_ut_ur_rxData(6)
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxData_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(5),
      Q => HostCommInst_UARTHandlerInst_ut_ur_rxData(5)
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxData_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(4),
      Q => HostCommInst_UARTHandlerInst_ut_ur_rxData(4)
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxData_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(3),
      Q => HostCommInst_UARTHandlerInst_ut_ur_rxData(3)
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxData_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(2),
      Q => HostCommInst_UARTHandlerInst_ut_ur_rxData(2)
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxData_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(1),
      Q => HostCommInst_UARTHandlerInst_ut_ur_rxData(1)
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxData_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(0),
      Q => HostCommInst_UARTHandlerInst_ut_ur_rxData(0)
    );
  HostCommInst_UARTHandlerInst_ut_ur_dataBuf_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_inSync(1),
      Q => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(7)
    );
  HostCommInst_UARTHandlerInst_ut_ur_dataBuf_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(7),
      Q => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(6)
    );
  HostCommInst_UARTHandlerInst_ut_ur_dataBuf_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(6),
      Q => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(5)
    );
  HostCommInst_UARTHandlerInst_ut_ur_dataBuf_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(5),
      Q => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(4)
    );
  HostCommInst_UARTHandlerInst_ut_ur_dataBuf_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(4),
      Q => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(3)
    );
  HostCommInst_UARTHandlerInst_ut_ur_dataBuf_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(3),
      Q => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(2)
    );
  HostCommInst_UARTHandlerInst_ut_ur_dataBuf_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(2),
      Q => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(1)
    );
  HostCommInst_UARTHandlerInst_ut_ur_dataBuf_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(1),
      Q => HostCommInst_UARTHandlerInst_ut_ur_dataBuf(0)
    );
  HostCommInst_UARTHandlerInst_ut_ur_newRxData : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382,
      Q => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114
    );
  HostCommInst_UARTHandlerInst_ut_ur_inSync_1 : FDP
    port map (
      C => clk_BUFGP_0,
      D => HostCommInst_UARTHandlerInst_ut_ur_inSync(0),
      PRE => reset_IBUF_1,
      Q => HostCommInst_UARTHandlerInst_ut_ur_inSync(1)
    );
  HostCommInst_UARTHandlerInst_ut_ur_inSync_0 : FDP
    port map (
      C => clk_BUFGP_0,
      D => UART_Rx_IBUF_2,
      PRE => reset_IBUF_1,
      Q => HostCommInst_UARTHandlerInst_ut_ur_inSync(0)
    );
  MIPSProcInst_control_state_FSM_FFd1_In1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => MIPSProcInst_decode_stall_156,
      I1 => MIPSProcInst_control_state_FSM_FFd2_155,
      O => MIPSProcInst_control_state_FSM_FFd1_In
    );
  MIPSProcInst_control_state_FSM_FFd2_In1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => MIPSProcInst_control_state_FSM_FFd2_155,
      I1 => MIPSProcInst_control_state_FSM_FFd1_154,
      O => MIPSProcInst_control_state_FSM_FFd2_In
    );
  MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_3_11 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => MIPSProcInst_program_counter_address_out(0),
      I1 => MIPSProcInst_program_counter_address_out(1),
      I2 => MIPSProcInst_program_counter_address_out(2),
      O => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_3_bdd0
    );
  MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_7_1 : LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
    port map (
      I0 => MIPSProcInst_program_counter_address_out(7),
      I1 => MIPSProcInst_program_counter_address_out(3),
      I2 => MIPSProcInst_program_counter_address_out(6),
      I3 => MIPSProcInst_program_counter_address_out(5),
      I4 => MIPSProcInst_program_counter_address_out(4),
      I5 => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_3_bdd0,
      O => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_7_Q
    );
  MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_6_1 : LUT5
    generic map(
      INIT => X"CCCC6CCC"
    )
    port map (
      I0 => MIPSProcInst_program_counter_address_out(3),
      I1 => MIPSProcInst_program_counter_address_out(6),
      I2 => MIPSProcInst_program_counter_address_out(5),
      I3 => MIPSProcInst_program_counter_address_out(4),
      I4 => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_3_bdd0,
      O => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_6_Q
    );
  MIPSProcInst_program_counter_Madd_address_7_GND_8_o_add_0_OUT_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => MIPSProcInst_program_counter_address_out(2),
      I1 => MIPSProcInst_program_counter_address_out(0),
      I2 => MIPSProcInst_program_counter_address_out(1),
      O => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_2_Q
    );
  MIPSProcInst_program_counter_Madd_address_7_GND_8_o_add_0_OUT_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => MIPSProcInst_program_counter_address_out(1),
      I1 => MIPSProcInst_program_counter_address_out(0),
      O => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_1_Q
    );
  MIPSProcInst_program_counter_Mmux_next_addr_7_next_addr_7_mux_4_OUT11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => MIPSProcInst_decode_Jump_158,
      I1 => MIPSProcInst_program_counter_next_addr(0),
      O => MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_0_Q
    );
  MIPSProcInst_program_counter_Mmux_next_addr_7_next_addr_7_mux_4_OUT21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => MIPSProcInst_decode_Jump_158,
      I1 => MIPSProcInst_program_counter_next_addr(1),
      O => MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_1_Q
    );
  MIPSProcInst_program_counter_Mmux_next_addr_7_next_addr_7_mux_4_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => MIPSProcInst_decode_Jump_158,
      I1 => MIPSProcInst_program_counter_next_addr(2),
      I2 => procIMemReadData_0_Q,
      O => MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_2_Q
    );
  MIPSProcInst_program_counter_Mmux_next_addr_7_next_addr_7_mux_4_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => MIPSProcInst_decode_Jump_158,
      I1 => MIPSProcInst_program_counter_next_addr(3),
      I2 => procIMemReadData_1_Q,
      O => MIPSProcInst_program_counter_next_addr_7_next_addr_7_mux_4_OUT_3_Q
    );
  MIPSProcInst_decode_Mmux_funcstall_opstall_MUX_166_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_ControlSrc_1938,
      I1 => MIPSProcInst_decode_decode_op_stall_1939,
      O => MIPSProcInst_decode_funcstall_opstall_MUX_166_o
    );
  MIPSProcInst_decode_Mmux_funcRegWrite_opRegWrite_MUX_165_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_ControlSrc_1938,
      I1 => MIPSProcInst_decode_decode_func_RegWrite_1932,
      I2 => MIPSProcInst_decode_decode_op_RegWrite_1940,
      O => MIPSProcInst_decode_funcRegWrite_opRegWrite_MUX_165_o
    );
  MIPSProcInst_decode_Mmux_funcJump_opJump_MUX_162_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_ControlSrc_1938,
      I1 => MIPSProcInst_decode_decode_op_Jump_1942,
      O => MIPSProcInst_decode_funcJump_opJump_MUX_162_o
    );
  MIPSProcInst_decode_Mmux_funcMemWrite_opMemWrite_MUX_164_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_ControlSrc_1938,
      I1 => MIPSProcInst_decode_decode_op_MemWrite_1941,
      O => MIPSProcInst_decode_funcMemWrite_opMemWrite_MUX_164_o
    );
  MIPSProcInst_decode_Mmux_funcALU_op_4_opALU_op_4_mux_0_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_ControlSrc_1938,
      I1 => MIPSProcInst_decode_decode_func_ALU_op(0),
      I2 => MIPSProcInst_decode_decode_op_ALU_op(0),
      O => MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_0_Q
    );
  MIPSProcInst_decode_Mmux_funcALU_op_4_opALU_op_4_mux_0_OUT21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_ControlSrc_1938,
      I1 => MIPSProcInst_decode_decode_func_ALU_op(1),
      O => MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_1_Q
    );
  MIPSProcInst_decode_Mmux_funcALU_op_4_opALU_op_4_mux_0_OUT31 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_ControlSrc_1938,
      I1 => MIPSProcInst_decode_decode_func_ALU_op(2),
      O => MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_2_Q
    );
  MIPSProcInst_decode_Mmux_funcALU_op_4_opALU_op_4_mux_0_OUT41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_ControlSrc_1938,
      I1 => MIPSProcInst_decode_decode_func_ALU_op(3),
      O => MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_3_Q
    );
  MIPSProcInst_decode_Mmux_funcALU_op_4_opALU_op_4_mux_0_OUT51 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_ControlSrc_1938,
      I1 => MIPSProcInst_decode_decode_func_ALU_op(4),
      O => MIPSProcInst_decode_funcALU_op_4_opALU_op_4_mux_0_OUT_4_Q
    );
  MIPSProcInst_decode_decode_op_GND_20_o_GND_20_o_mux_13_OUT_0_11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF02"
    )
    port map (
      I0 => procIMemReadData_26_Q,
      I1 => procIMemReadData_30_Q,
      I2 => procIMemReadData_27_Q,
      I3 => procIMemReadData_28_Q,
      I4 => procIMemReadData_29_Q,
      I5 => procIMemReadData_31_Q,
      O => MIPSProcInst_decode_decode_op_GND_20_o_GND_20_o_mux_13_OUT(0)
    );
  MIPSProcInst_decode_decode_op_Mram_GND_20_o_X_20_o_Mux_15_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => procIMemReadData_28_Q,
      I1 => procIMemReadData_27_Q,
      I2 => procIMemReadData_26_Q,
      I3 => procIMemReadData_31_Q,
      I4 => procIMemReadData_30_Q,
      I5 => procIMemReadData_29_Q,
      O => MIPSProcInst_decode_decode_op_Mram_GND_20_o_X_20_o_Mux_15_o
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT301 : LUT6
    generic map(
      INIT => X"5551511144404000"
    )
    port map (
      I0 => MIPSProcInst_decode_ALU_op(4),
      I1 => MIPSProcInst_decode_ALU_op(3),
      I2 => MIPSProcInst_registers_data1(7),
      I3 => MIPSProcInst_decode_ALU_op(0),
      I4 => MIPSProcInst_registers_data2(7),
      I5 => MIPSProcInst_ALU_n0029(7),
      O => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_7_Q
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT291 : LUT6
    generic map(
      INIT => X"5551511144404000"
    )
    port map (
      I0 => MIPSProcInst_decode_ALU_op(4),
      I1 => MIPSProcInst_decode_ALU_op(3),
      I2 => MIPSProcInst_registers_data1(6),
      I3 => MIPSProcInst_decode_ALU_op(0),
      I4 => MIPSProcInst_registers_data2(6),
      I5 => MIPSProcInst_ALU_n0029(6),
      O => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_6_Q
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT281 : LUT6
    generic map(
      INIT => X"5551511144404000"
    )
    port map (
      I0 => MIPSProcInst_decode_ALU_op(4),
      I1 => MIPSProcInst_decode_ALU_op(3),
      I2 => MIPSProcInst_registers_data1(5),
      I3 => MIPSProcInst_decode_ALU_op(0),
      I4 => MIPSProcInst_registers_data2(5),
      I5 => MIPSProcInst_ALU_n0029(5),
      O => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_5_Q
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT271 : LUT6
    generic map(
      INIT => X"5551511144404000"
    )
    port map (
      I0 => MIPSProcInst_decode_ALU_op(4),
      I1 => MIPSProcInst_decode_ALU_op(3),
      I2 => MIPSProcInst_registers_data1(4),
      I3 => MIPSProcInst_decode_ALU_op(0),
      I4 => MIPSProcInst_registers_data2(4),
      I5 => MIPSProcInst_ALU_n0029(4),
      O => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_4_Q
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT261 : LUT6
    generic map(
      INIT => X"5551511144404000"
    )
    port map (
      I0 => MIPSProcInst_decode_ALU_op(4),
      I1 => MIPSProcInst_decode_ALU_op(3),
      I2 => MIPSProcInst_registers_data1(3),
      I3 => MIPSProcInst_decode_ALU_op(0),
      I4 => MIPSProcInst_registers_data2(3),
      I5 => MIPSProcInst_ALU_n0029(3),
      O => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_3_Q
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT231 : LUT6
    generic map(
      INIT => X"5551511144404000"
    )
    port map (
      I0 => MIPSProcInst_decode_ALU_op(4),
      I1 => MIPSProcInst_decode_ALU_op(3),
      I2 => MIPSProcInst_registers_data1(2),
      I3 => MIPSProcInst_decode_ALU_op(0),
      I4 => MIPSProcInst_registers_data2(2),
      I5 => MIPSProcInst_ALU_n0029(2),
      O => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_2_Q
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT121 : LUT6
    generic map(
      INIT => X"5551511144404000"
    )
    port map (
      I0 => MIPSProcInst_decode_ALU_op(4),
      I1 => MIPSProcInst_decode_ALU_op(3),
      I2 => MIPSProcInst_registers_data1(1),
      I3 => MIPSProcInst_decode_ALU_op(0),
      I4 => MIPSProcInst_registers_data2(1),
      I5 => MIPSProcInst_ALU_n0029(1),
      O => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_1_Q
    );
  MIPSProcInst_ALU_n0069_inv1 : LUT5
    generic map(
      INIT => X"01004141"
    )
    port map (
      I0 => MIPSProcInst_decode_ALU_op(2),
      I1 => MIPSProcInst_decode_ALU_op(3),
      I2 => MIPSProcInst_decode_ALU_op(1),
      I3 => MIPSProcInst_decode_ALU_op(0),
      I4 => MIPSProcInst_decode_ALU_op(4),
      O => MIPSProcInst_ALU_n0069_inv
    );
  HostCommInst_dmem_wr_en1 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I2 => HostCommInst_UARTHandlerInst_up_iIntWrite_2115,
      I3 => HostCommInst_procEnableSignal_71,
      O => hcDMemWriteEnable
    );
  HostCommInst_imem_wr_en1 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I2 => HostCommInst_UARTHandlerInst_up_iIntWrite_2115,
      I3 => HostCommInst_procEnableSignal_71,
      O => hcIMemWriteEnable
    );
  HostCommInst_Mmux_regReadData31 : LUT6
    generic map(
      INIT => X"E6C4C4C4A2808080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I2 => hcIMemReadData(2),
      I3 => HostCommInst_N3,
      I4 => HostCommInst_UARTHandlerInst_up_iIntAddress(0),
      I5 => hcDMemReadData(2),
      O => HostCommInst_regReadData(2)
    );
  HostCommInst_Mmux_regReadData51 : LUT6
    generic map(
      INIT => X"E6C4C4C4A2808080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I2 => hcIMemReadData(4),
      I3 => HostCommInst_N3,
      I4 => HostCommInst_UARTHandlerInst_up_iIntAddress(0),
      I5 => hcDMemReadData(4),
      O => HostCommInst_regReadData(4)
    );
  HostCommInst_Mmux_regReadData21 : LUT5
    generic map(
      INIT => X"A808FD5D"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I1 => hcDMemReadData(1),
      I2 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I3 => hcIMemReadData(1),
      I4 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_mmx_out,
      O => HostCommInst_regReadData(1)
    );
  HostCommInst_Mmux_regReadData41 : LUT5
    generic map(
      INIT => X"A808FD5D"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I1 => hcDMemReadData(3),
      I2 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I3 => hcIMemReadData(3),
      I4 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_mmx_out,
      O => HostCommInst_regReadData(3)
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txNibble_0_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_readDataS(4),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I2 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I3 => HostCommInst_UARTHandlerInst_up_readDataS(0),
      O => HostCommInst_UARTHandlerInst_up_txNibble(0)
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txNibble_1_11 : LUT4
    generic map(
      INIT => X"CACC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_readDataS(1),
      I1 => HostCommInst_UARTHandlerInst_up_readDataS(5),
      I2 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      O => HostCommInst_UARTHandlerInst_up_txNibble(1)
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txNibble_2_11 : LUT4
    generic map(
      INIT => X"CACC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_readDataS(2),
      I1 => HostCommInst_UARTHandlerInst_up_readDataS(6),
      I2 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      O => HostCommInst_UARTHandlerInst_up_txNibble(2)
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txNibble_3_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_readDataS(7),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I2 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I3 => HostCommInst_UARTHandlerInst_up_readDataS(3),
      O => HostCommInst_UARTHandlerInst_up_txNibble(3)
    );
  HostCommInst_UARTHandlerInst_up_Mmux_dataParam_7_GND_64_o_mux_60_OUT51 : LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(0),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_4_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_dataParam_7_GND_64_o_mux_60_OUT61 : LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(1),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_5_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_dataParam_7_GND_64_o_mux_60_OUT71 : LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(2),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_6_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_dataParam_7_GND_64_o_mux_60_OUT81 : LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(3),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_dataParam_7_GND_64_o_mux_60_OUT_7_Q
    );
  HostCommInst_UARTHandlerInst_up_n0369_inv1 : LUT6
    generic map(
      INIT => X"7000000000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_n0369_inv
    );
  HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o1 : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I4 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o
    );
  HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_178_o1 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      O => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_178_o
    );
  HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      O => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o
    );
  HostCommInst_UARTHandlerInst_up_mainSm_mainSm_3_PWR_31_o_equal_65_o1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      O => HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_74_o1 : LUT6
    generic map(
      INIT => X"0004010000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I5 => HostCommInst_UARTHandlerInst_up_N63,
      O => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_74_o
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_GND_64_o_equal_1_o_7_1 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I5 => HostCommInst_UARTHandlerInst_up_N63,
      O => HostCommInst_UARTHandlerInst_up_rxData_7_GND_64_o_equal_1_o
    );
  HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o1 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o
    );
  HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_In1 : LUT5
    generic map(
      INIT => X"BA8A8A8A"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_2279,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I2 => HostCommInst_UARTHandlerInst_up_sTxBusy_2325,
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I4 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      O => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_In
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT81 : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_readDataS(7),
      I1 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      I2 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I4 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      O => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_7_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT51 : LUT6
    generic map(
      INIT => X"5545555510001111"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I1 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I2 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I3 => HostCommInst_UARTHandlerInst_up_readDataS(4),
      I4 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      I5 => HostCommInst_UARTHandlerInst_up_txChar(4),
      O => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_4_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT61 : LUT6
    generic map(
      INIT => X"00FF008C00000080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_readDataS(5),
      I1 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      I2 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I4 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I5 => HostCommInst_UARTHandlerInst_up_txChar(4),
      O => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_5_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT91 : LUT6
    generic map(
      INIT => X"FEFAFCF0EEAACC00"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(2),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I2 => HostCommInst_UARTHandlerInst_up_dataNibble(2),
      I3 => HostCommInst_UARTHandlerInst_up_N135,
      I4 => HostCommInst_UARTHandlerInst_up_N17,
      I5 => HostCommInst_UARTHandlerInst_up_N70,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_2_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT81 : LUT6
    generic map(
      INIT => X"FEFAFCF0EEAACC00"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(1),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I2 => HostCommInst_UARTHandlerInst_up_dataNibble(1),
      I3 => HostCommInst_UARTHandlerInst_up_N135,
      I4 => HostCommInst_UARTHandlerInst_up_N17,
      I5 => HostCommInst_UARTHandlerInst_up_N70,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_1_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT101 : LUT6
    generic map(
      INIT => X"FEFAFCF0EEAACC00"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(3),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I2 => HostCommInst_UARTHandlerInst_up_dataNibble(3),
      I3 => HostCommInst_UARTHandlerInst_up_N135,
      I4 => HostCommInst_UARTHandlerInst_up_N17,
      I5 => HostCommInst_UARTHandlerInst_up_N70,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_3_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT19 : LUT6
    generic map(
      INIT => X"FEFAFCF0EEAACC00"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(0),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I2 => HostCommInst_UARTHandlerInst_up_dataNibble(0),
      I3 => HostCommInst_UARTHandlerInst_up_N135,
      I4 => HostCommInst_UARTHandlerInst_up_N17,
      I5 => HostCommInst_UARTHandlerInst_up_N70,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_0_Q
    );
  HostCommInst_UARTHandlerInst_up_dataNibble_4_21 : LUT4
    generic map(
      INIT => X"FF15"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      O => HostCommInst_UARTHandlerInst_up_N52
    );
  HostCommInst_UARTHandlerInst_up_n0411_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA888"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrAutoInc_2300,
      I1 => HostCommInst_UARTHandlerInst_up_iReadReq_PWR_31_o_MUX_294_o,
      I2 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      I3 => HostCommInst_UARTHandlerInst_up_iIntWrite_2115,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_170_o11_3589,
      O => HostCommInst_UARTHandlerInst_up_n0411_inv
    );
  HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_In1 : LUT5
    generic map(
      INIT => X"BABA8AAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I2 => HostCommInst_UARTHandlerInst_up_sTxBusy_2325,
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_2279,
      I4 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      O => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_In
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT21 : LUT6
    generic map(
      INIT => X"0000CCCC0000F0AA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(10),
      I1 => HostCommInst_UARTHandlerInst_up_addrParam(6),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_10_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT61 : LUT6
    generic map(
      INIT => X"0000CCCC0000F0AA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(14),
      I1 => HostCommInst_UARTHandlerInst_up_addrParam(10),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_14_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT41 : LUT6
    generic map(
      INIT => X"0000CCCC0000F0AA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(12),
      I1 => HostCommInst_UARTHandlerInst_up_addrParam(8),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_12_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT151 : LUT6
    generic map(
      INIT => X"0000CCCC0000F0AA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(8),
      I1 => HostCommInst_UARTHandlerInst_up_addrParam(4),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_8_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT51 : LUT6
    generic map(
      INIT => X"0000CCCC0000F0AA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(13),
      I1 => HostCommInst_UARTHandlerInst_up_addrParam(9),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_13_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT161 : LUT6
    generic map(
      INIT => X"0000CCCC0000F0AA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(9),
      I1 => HostCommInst_UARTHandlerInst_up_addrParam(5),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_9_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT71 : LUT6
    generic map(
      INIT => X"0000CCCC0000F0AA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(15),
      I1 => HostCommInst_UARTHandlerInst_up_addrParam(11),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_15_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT31 : LUT6
    generic map(
      INIT => X"0000CCCC0000F0AA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(11),
      I1 => HostCommInst_UARTHandlerInst_up_addrParam(7),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_159_o,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_161_o,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_11_Q
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_77_o1 : LUT6
    generic map(
      INIT => X"0000204000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I5 => HostCommInst_UARTHandlerInst_up_N63,
      O => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_77_o
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_77_o21 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      O => HostCommInst_UARTHandlerInst_up_N63
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_80_o1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I2 => HostCommInst_UARTHandlerInst_up_N57,
      O => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_80_o
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_79_o2 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I2 => HostCommInst_UARTHandlerInst_up_N57,
      O => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_79_o
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_79_o11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      O => HostCommInst_UARTHandlerInst_up_N57
    );
  HostCommInst_UARTHandlerInst_up_dataNibble_1_1 : LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      O => HostCommInst_UARTHandlerInst_up_dataNibble(3)
    );
  HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_198_o1 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      O => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_198_o
    );
  HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_141_o1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      O => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_141_o
    );
  HostCommInst_UARTHandlerInst_ut_ut_n0050_inv11 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      I2 => HostCommInst_UARTHandlerInst_ut_ut_count16(3),
      I3 => HostCommInst_UARTHandlerInst_ut_ut_count16(2),
      I4 => HostCommInst_UARTHandlerInst_ut_ut_count16(0),
      I5 => HostCommInst_UARTHandlerInst_ut_ut_count16(1),
      O => HostCommInst_UARTHandlerInst_ut_ut_N4
    );
  HostCommInst_UARTHandlerInst_ut_ut_n0052_inv1 : LUT6
    generic map(
      INIT => X"D555555555555555"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_count16(3),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_count16(2),
      I3 => HostCommInst_UARTHandlerInst_ut_ut_count16(0),
      I4 => HostCommInst_UARTHandlerInst_ut_ut_count16(1),
      I5 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      O => HostCommInst_UARTHandlerInst_ut_ut_n0052_inv
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mcount_count16_xor_3_11 : LUT6
    generic map(
      INIT => X"0880808080808080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I2 => HostCommInst_UARTHandlerInst_ut_ut_count16(3),
      I3 => HostCommInst_UARTHandlerInst_ut_ut_count16(0),
      I4 => HostCommInst_UARTHandlerInst_ut_ut_count16(1),
      I5 => HostCommInst_UARTHandlerInst_ut_ut_count16(2),
      O => HostCommInst_UARTHandlerInst_ut_ut_Mcount_count163
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount_xor_3_11 : LUT5
    generic map(
      INIT => X"28888888"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_N4,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(3),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(0),
      I3 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(1),
      I4 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(2),
      O => HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount3
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount_xor_1_11 : LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_N4,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(0),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(1),
      O => HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount1
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mcount_count16_xor_1_11 : LUT4
    generic map(
      INIT => X"0880"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I2 => HostCommInst_UARTHandlerInst_ut_ut_count16(0),
      I3 => HostCommInst_UARTHandlerInst_ut_ut_count16(1),
      O => HostCommInst_UARTHandlerInst_ut_ut_Mcount_count161
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount_xor_2_11 : LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_N4,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(2),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(0),
      I3 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(1),
      O => HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount2
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mcount_count16_xor_2_11 : LUT5
    generic map(
      INIT => X"08808080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I2 => HostCommInst_UARTHandlerInst_ut_ut_count16(2),
      I3 => HostCommInst_UARTHandlerInst_ut_ut_count16(0),
      I4 => HostCommInst_UARTHandlerInst_ut_ut_count16(1),
      O => HostCommInst_UARTHandlerInst_ut_ut_Mcount_count162
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount_xor_0_11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(0),
      I1 => HostCommInst_UARTHandlerInst_ut_ut_N4,
      O => HostCommInst_UARTHandlerInst_ut_ut_Mcount_bitCount
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mcount_count16_xor_0_11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I2 => HostCommInst_UARTHandlerInst_ut_ut_count16(0),
      O => HostCommInst_UARTHandlerInst_ut_ut_Mcount_count16
    );
  HostCommInst_UARTHandlerInst_ut_ut_n0054_inv1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      O => HostCommInst_UARTHandlerInst_ut_ut_n0054_inv
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mmux_PWR_24_o_dataBuf_0_MUX_254_o11 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(0),
      O => HostCommInst_UARTHandlerInst_ut_ut_PWR_24_o_dataBuf_0_MUX_254_o
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mmux_dataBuf_8_txData_7_mux_10_OUT11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(1),
      O => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_0_Q
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mmux_dataBuf_8_txData_7_mux_10_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_up_txData(0),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(2),
      O => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_1_Q
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mmux_dataBuf_8_txData_7_mux_10_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_up_txData(1),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(3),
      O => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_2_Q
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mmux_dataBuf_8_txData_7_mux_10_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_up_txData(2),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(4),
      O => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_3_Q
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mmux_dataBuf_8_txData_7_mux_10_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_up_txData(3),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(5),
      O => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_4_Q
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mmux_dataBuf_8_txData_7_mux_10_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_up_txData(4),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(6),
      O => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_5_Q
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mmux_dataBuf_8_txData_7_mux_10_OUT71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_up_txData(5),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(7),
      O => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_6_Q
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mmux_dataBuf_8_txData_7_mux_10_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_up_txData(6),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_dataBuf(8),
      O => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_7_Q
    );
  HostCommInst_UARTHandlerInst_ut_ut_Mmux_dataBuf_8_txData_7_mux_10_OUT91 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_up_txData(7),
      O => HostCommInst_UARTHandlerInst_ut_ut_dataBuf_8_txData_7_mux_10_OUT_8_Q
    );
  HostCommInst_UARTHandlerInst_ut_ur_Mcount_count16_xor_3_11 : LUT6
    generic map(
      INIT => X"7F8000007F807F80"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_count16(0),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_count16(1),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_count16(2),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_count16(3),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      I5 => HostCommInst_UARTHandlerInst_ut_ur_inSync(1),
      O => HostCommInst_UARTHandlerInst_ut_ur_Mcount_count163
    );
  HostCommInst_UARTHandlerInst_ut_ur_Mcount_count16_xor_2_11 : LUT5
    generic map(
      INIT => X"78007878"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_count16(0),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_count16(1),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_count16(2),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      I4 => HostCommInst_UARTHandlerInst_ut_ur_inSync(1),
      O => HostCommInst_UARTHandlerInst_ut_ur_Mcount_count162
    );
  HostCommInst_UARTHandlerInst_ut_ur_Mcount_count16_xor_1_11 : LUT4
    generic map(
      INIT => X"6066"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_count16(0),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_count16(1),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_inSync(1),
      O => HostCommInst_UARTHandlerInst_ut_ur_Mcount_count161
    );
  HostCommInst_UARTHandlerInst_ut_ur_Mcount_count16_xor_0_11 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_count16(0),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_inSync(1),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      O => HostCommInst_UARTHandlerInst_ut_ur_Mcount_count16
    );
  HostCommInst_UARTHandlerInst_ut_ur_n0061_inv1 : LUT6
    generic map(
      INIT => X"5D55555555555555"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_count16(0),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_count16(3),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_count16(1),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_count16(2),
      I5 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      O => HostCommInst_UARTHandlerInst_ut_ur_n0061_inv
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o1 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_count16(3),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_count16(0),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_count16(1),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_count16(2),
      O => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1Mid_AND_131_o
    );
  HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount_xor_3_11 : LUT5
    generic map(
      INIT => X"28888888"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(3),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(0),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(1),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(2),
      O => HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount3
    );
  HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount_xor_1_11 : LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(0),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(1),
      O => HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount1
    );
  HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount_xor_2_11 : LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(2),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(0),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(1),
      O => HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount2
    );
  HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount_xor_0_11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(0),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      O => HostCommInst_UARTHandlerInst_ut_ur_Mcount_bitCount
    );
  HostCommInst_Mmux_regReadData1_SW0 : LUT4
    generic map(
      INIT => X"FF1D"
    )
    port map (
      I0 => HostCommInst_procEnableSignal_71,
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(0),
      I2 => HostCommInst_procResetSignal_72,
      I3 => HostCommInst_UARTHandlerInst_up_iIntAddress(1),
      O => N6
    );
  HostCommInst_Mmux_regReadData1 : LUT6
    generic map(
      INIT => X"A808A808AD0DA808"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I1 => hcDMemReadData(0),
      I2 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I3 => hcIMemReadData(0),
      I4 => HostCommInst_N3,
      I5 => N6,
      O => HostCommInst_regReadData(0)
    );
  HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o21 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(14),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_counter(15),
      I2 => HostCommInst_UARTHandlerInst_ut_bg_counter(12),
      I3 => HostCommInst_UARTHandlerInst_ut_bg_counter(13),
      I4 => HostCommInst_UARTHandlerInst_ut_bg_counter(10),
      I5 => HostCommInst_UARTHandlerInst_ut_bg_counter(11),
      O => HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o2
    );
  HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o22 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(4),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_counter(5),
      I2 => HostCommInst_UARTHandlerInst_ut_bg_counter(2),
      I3 => HostCommInst_UARTHandlerInst_ut_bg_counter(3),
      I4 => HostCommInst_UARTHandlerInst_ut_bg_counter(0),
      I5 => HostCommInst_UARTHandlerInst_ut_bg_counter(1),
      O => HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o21_2404
    );
  HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o23 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAA8A8A8"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(9),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_counter(7),
      I2 => HostCommInst_UARTHandlerInst_ut_bg_counter(8),
      I3 => HostCommInst_UARTHandlerInst_ut_bg_counter(6),
      I4 => HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o21_2404,
      I5 => HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o2,
      O => HostCommInst_UARTHandlerInst_ut_bg_Mmux_counter_15_GND_36_o_mux_3_OUT_rs_B_4_inv
    );
  HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_11 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(11),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(10),
      I2 => HostCommInst_UARTHandlerInst_up_iIntAddress(12),
      I3 => HostCommInst_UARTHandlerInst_up_iIntAddress(13),
      I4 => HostCommInst_UARTHandlerInst_up_iIntAddress(2),
      I5 => HostCommInst_UARTHandlerInst_up_iIntAddress(3),
      O => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_1
    );
  HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_12 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(5),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(4),
      I2 => HostCommInst_UARTHandlerInst_up_iIntAddress(6),
      I3 => HostCommInst_UARTHandlerInst_up_iIntAddress(7),
      I4 => HostCommInst_UARTHandlerInst_up_iIntAddress(8),
      I5 => HostCommInst_UARTHandlerInst_up_iIntAddress(9),
      O => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_11_2406
    );
  HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_13 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_1,
      I1 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_11_2406,
      I2 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      O => HostCommInst_N3
    );
  HostCommInst_UARTHandlerInst_up_n0372_inv_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      O => N8
    );
  HostCommInst_UARTHandlerInst_up_n0372_inv : LUT6
    generic map(
      INIT => X"FFFFFFFFFF080808"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_sTxBusy_2325,
      I1 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I2 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => N8,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      O => HostCommInst_UARTHandlerInst_up_n0372_inv_2176
    );
  HostCommInst_UARTHandlerInst_up_n0406_inv211 : LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_198_o,
      O => HostCommInst_UARTHandlerInst_up_n0406_inv21
    );
  HostCommInst_UARTHandlerInst_up_n0406_inv212 : LUT6
    generic map(
      INIT => X"AAAA008000800080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_sendStatFlag_2301,
      I1 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I2 => HostCommInst_UARTHandlerInst_up_sTxBusy_2325,
      I3 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I4 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I5 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      O => HostCommInst_UARTHandlerInst_up_n0406_inv211_2409
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In22 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In21_2411
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In23 : LUT6
    generic map(
      INIT => X"FFFFA0A8A0A8A0A8"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In21_2411,
      I3 => HostCommInst_UARTHandlerInst_up_binLastByte,
      I4 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In2_2410,
      O => HostCommInst_UARTHandlerInst_up_mainSm_N3
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT21 : LUT5
    generic map(
      INIT => X"98889999"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I1 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I2 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I3 => HostCommInst_UARTHandlerInst_up_readDataS(1),
      I4 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      O => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT2
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT22 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I1 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I2 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      O => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT21_2413
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT23 : LUT6
    generic map(
      INIT => X"FFFFFFFF82888088"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT21_2413,
      I1 => HostCommInst_UARTHandlerInst_up_txNibble(1),
      I2 => HostCommInst_UARTHandlerInst_up_txNibble(0),
      I3 => HostCommInst_UARTHandlerInst_up_txNibble(3),
      I4 => HostCommInst_UARTHandlerInst_up_txNibble(2),
      I5 => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT2,
      O => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_1_Q
    );
  HostCommInst_UARTHandlerInst_up_dataNibble_2_SW0 : LUT5
    generic map(
      INIT => X"FEEFD4C5"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      O => N13
    );
  HostCommInst_UARTHandlerInst_up_dataNibble_3_1 : LUT6
    generic map(
      INIT => X"FFA8ECA8FFFDECA8"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      O => HostCommInst_UARTHandlerInst_up_dataNibble_3_1_2415
    );
  HostCommInst_UARTHandlerInst_up_dataNibble_3_2 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4454"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I4 => HostCommInst_UARTHandlerInst_up_N52,
      I5 => HostCommInst_UARTHandlerInst_up_dataNibble_3_1_2415,
      O => HostCommInst_UARTHandlerInst_up_dataNibble(1)
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT11 : LUT5
    generic map(
      INIT => X"55554000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I1 => HostCommInst_UARTHandlerInst_up_readDataS(0),
      I2 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      I3 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I4 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      O => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT1
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT12 : LUT4
    generic map(
      INIT => X"5504"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I1 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      I2 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      O => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT11_2417
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT71 : LUT4
    generic map(
      INIT => X"5111"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I1 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      I2 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I3 => HostCommInst_UARTHandlerInst_up_readDataS(6),
      O => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT7
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT72 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I1 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      O => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT71_2419
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT73 : LUT6
    generic map(
      INIT => X"5555555540404000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I1 => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT71_2419,
      I2 => HostCommInst_UARTHandlerInst_up_txNibble(3),
      I3 => HostCommInst_UARTHandlerInst_up_txNibble(2),
      I4 => HostCommInst_UARTHandlerInst_up_txNibble(1),
      I5 => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT7,
      O => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_6_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT31 : LUT5
    generic map(
      INIT => X"55554000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I1 => HostCommInst_UARTHandlerInst_up_readDataS(2),
      I2 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      I3 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I4 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      O => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT3
    );
  HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_In_SW0 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I1 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      O => N15
    );
  HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_In : LUT6
    generic map(
      INIT => X"A2F7A2A2A6F7A6A2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I1 => HostCommInst_UARTHandlerInst_up_sTxBusy_2325,
      I2 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I4 => N15,
      I5 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_2279,
      O => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_In_2179
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT41 : LUT5
    generic map(
      INIT => X"FFFF4055"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I1 => HostCommInst_UARTHandlerInst_up_readDataS(3),
      I2 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I3 => HostCommInst_UARTHandlerInst_up_readDoneS_2323,
      I4 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      O => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT4
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT42 : LUT6
    generic map(
      INIT => X"FFFFFFFF02000202"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txNibble(3),
      I1 => HostCommInst_UARTHandlerInst_up_txNibble(2),
      I2 => HostCommInst_UARTHandlerInst_up_txNibble(1),
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I4 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I5 => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT4,
      O => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_3_Q
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In1_2426
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In2 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In2_2427
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In3 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In3_2428
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In4 : LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E0C0"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In3_2428,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In2_2427,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In1_2426,
      I3 => HostCommInst_UARTHandlerInst_up_rxData_7_GND_64_o_equal_1_o,
      I4 => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_79_o,
      I5 => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_80_o,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In4_2429
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In1 : LUT6
    generic map(
      INIT => X"22222022AAAAAAAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In1_2430
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In2 : LUT6
    generic map(
      INIT => X"008000F000800080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I5 => HostCommInst_UARTHandlerInst_up_rxData_7_GND_64_o_equal_1_o,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In2_2431
    );
  HostCommInst_UARTHandlerInst_up_dataInHexRange1 : LUT6
    generic map(
      INIT => X"00000000002A00A8"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      O => HostCommInst_UARTHandlerInst_up_dataInHexRange1_2432
    );
  HostCommInst_UARTHandlerInst_up_dataInHexRange2 : LUT6
    generic map(
      INIT => X"0155000000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      O => HostCommInst_UARTHandlerInst_up_dataInHexRange2_2433
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In1 : LUT4
    generic map(
      INIT => X"55D5"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In1_2434
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In2 : LUT6
    generic map(
      INIT => X"FF50FF57FF00FF77"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In1_2434,
      I4 => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_77_o,
      I5 => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_74_o,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In3_2435
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In4 : LUT6
    generic map(
      INIT => X"3F3F000A0F0F000A"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_77_o,
      I3 => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_74_o,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In4_2436,
      I5 => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_80_o,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In5_2437
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In5 : LUT6
    generic map(
      INIT => X"FFFFFFFFF444F000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In3_2435,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In5_2437,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_N3,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In
    );
  HostCommInst_UARTHandlerInst_up_dataNibble_4_1 : LUT6
    generic map(
      INIT => X"AE8AAE8AFFFFAE8A"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      O => HostCommInst_UARTHandlerInst_up_dataNibble(4)
    );
  HostCommInst_UARTHandlerInst_up_binLastByte_7_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(7),
      I1 => HostCommInst_UARTHandlerInst_up_binByteCount(6),
      I2 => HostCommInst_UARTHandlerInst_up_binByteCount(5),
      O => N25
    );
  HostCommInst_UARTHandlerInst_up_binLastByte_7_Q : LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(0),
      I1 => HostCommInst_UARTHandlerInst_up_binByteCount(4),
      I2 => HostCommInst_UARTHandlerInst_up_binByteCount(3),
      I3 => HostCommInst_UARTHandlerInst_up_binByteCount(2),
      I4 => HostCommInst_UARTHandlerInst_up_binByteCount(1),
      I5 => N25,
      O => HostCommInst_UARTHandlerInst_up_binLastByte
    );
  HostCommInst_UARTHandlerInst_ut_ut_n0050_inv_SW0 : LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(0),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      I2 => HostCommInst_UARTHandlerInst_ut_ut_count16(3),
      I3 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(1),
      I4 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(2),
      I5 => HostCommInst_UARTHandlerInst_ut_ut_count16(2),
      O => N27
    );
  HostCommInst_UARTHandlerInst_ut_ur_n0057_inv_SW0 : LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_count16(2),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_count16(1),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_count16(0),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_count16(3),
      O => N29
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_SW0 : LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_count16(2),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_count16(1),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_count16(0),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(0),
      O => N31
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(2),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(1),
      I2 => N31,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_count16(3),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(3),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      O => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_ce1_AND_136_o_2382
    );
  reset_IBUF : IBUF
    port map (
      I => reset,
      O => reset_IBUF_1
    );
  UART_Rx_IBUF : IBUF
    port map (
      I => UART_Rx,
      O => UART_Rx_IBUF_2
    );
  leds_3_OBUF : OBUF
    port map (
      I => leds_1_OBUF_150,
      O => leds(3)
    );
  leds_2_OBUF : OBUF
    port map (
      I => leds_0_OBUF_151,
      O => leds(2)
    );
  leds_1_OBUF : OBUF
    port map (
      I => leds_1_OBUF_150,
      O => leds(1)
    );
  leds_0_OBUF : OBUF
    port map (
      I => leds_0_OBUF_151,
      O => leds(0)
    );
  UART_Tx_OBUF : OBUF
    port map (
      I => HostCommInst_UARTHandlerInst_ut_ut_serOut_70,
      O => UART_Tx
    );
  MIPSProcInst_decode_decode_op_MemWrite : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_op_MemWrite_glue_set_2451,
      Q => MIPSProcInst_decode_decode_op_MemWrite_1941
    );
  MIPSProcInst_decode_decode_op_RegWrite : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_op_RegWrite_glue_set_2452,
      Q => MIPSProcInst_decode_decode_op_RegWrite_1940
    );
  MIPSProcInst_decode_decode_op_Jump : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_op_Jump_glue_set_2453,
      Q => MIPSProcInst_decode_decode_op_Jump_1942
    );
  MIPSProcInst_decode_decode_op_stall : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_op_stall_glue_set_2454,
      Q => MIPSProcInst_decode_decode_op_stall_1939
    );
  MIPSProcInst_decode_decode_op_stall_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_stall_1939,
      I1 => MIPSProcInst_decode_decode_op_GND_20_o_GND_20_o_mux_13_OUT(0),
      O => MIPSProcInst_decode_decode_op_stall_glue_set_2454
    );
  MIPSProcInst_decode_decode_func_RegWrite : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_func_RegWrite_glue_set_2455,
      Q => MIPSProcInst_decode_decode_func_RegWrite_1932
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(9),
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_9_rt_2456
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(6),
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_6_rt_2457
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(0),
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_cy_0_rt_2458
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_14_rt_2459
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(13),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_13_rt_2460
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(12),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_12_rt_2461
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(11),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_11_rt_2462
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(10),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_10_rt_2463
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(9),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_9_rt_2464
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(8),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_8_rt_2465
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(7),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_7_rt_2466
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(6),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_6_rt_2467
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(5),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_5_rt_2468
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(4),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_4_rt_2469
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(3),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_3_rt_2470
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(2),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_2_rt_2471
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(1),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_cy_1_rt_2472
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_xor_15_rt_2473
    );
  HostCommInst_procResetSignal : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_procResetSignal_rstpot_2474,
      Q => HostCommInst_procResetSignal_72
    );
  HostCommInst_procEnableSignal : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_procEnableSignal_rstpot_2475,
      Q => HostCommInst_procEnableSignal_71
    );
  HostCommInst_UARTHandlerInst_up_newTxData : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_newTxData_rstpot_2476,
      Q => HostCommInst_UARTHandlerInst_up_newTxData_2104
    );
  HostCommInst_UARTHandlerInst_up_iIntRead : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntRead_rstpot_2477,
      Q => HostCommInst_UARTHandlerInst_up_iIntRead_2298
    );
  HostCommInst_UARTHandlerInst_up_iReadReq : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iReadReq_rstpot_2478,
      Q => HostCommInst_UARTHandlerInst_up_iReadReq_2299
    );
  HostCommInst_UARTHandlerInst_up_binWriteOp : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_binWriteOp_rstpot_2479,
      Q => HostCommInst_UARTHandlerInst_up_binWriteOp_2302
    );
  HostCommInst_UARTHandlerInst_up_binReadOp : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_binReadOp_rstpot_2480,
      Q => HostCommInst_UARTHandlerInst_up_binReadOp_2303
    );
  HostCommInst_UARTHandlerInst_ut_ut_iTxBusy : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_rstpot_2481,
      Q => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxBusy : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_rstpot_2482,
      Q => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399
    );
  MIPSProcInst_control_tick : FD
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_control_tick_rstpot_2483,
      Q => MIPSProcInst_control_tick_172
    );
  MIPSProcInst_decode_decode_op_ALU_op_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_BUFGP_0,
      D => MIPSProcInst_decode_decode_op_ALU_op_0_rstpot_2484,
      Q => MIPSProcInst_decode_decode_op_ALU_op(0)
    );
  MIPSProcInst_decode_decode_func_RegWrite_glue_set : LUT6
    generic map(
      INIT => X"AAAAAAAAAEAEBBAB"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_func_RegWrite_1932,
      I1 => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_3_Q,
      I2 => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_4_Q,
      I3 => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_0_Q,
      I4 => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_1_Q,
      I5 => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_2_Q,
      O => MIPSProcInst_decode_decode_func_RegWrite_glue_set_2455
    );
  HostCommInst_UARTHandlerInst_up_iWriteReq_PWR_31_o_MUX_290_o1 : LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_writeOp_2304,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_170_o11_3589,
      O => HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT18 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(0),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_0_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_0_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT21 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(10),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_10_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_10_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT31 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(11),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_11_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_11_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT41 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(12),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_12_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_12_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT51 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(13),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_13_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_13_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT61 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(14),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_14_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_14_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT71 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(15),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_15_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_15_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT81 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(1),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_1_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_1_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT91 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(2),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_2_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_2_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT101 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(3),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_3_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_3_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT111 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(4),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_4_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_4_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT121 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(5),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_5_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_5_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT131 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(6),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_6_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_6_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT141 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(7),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_7_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_7_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT151 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(8),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_8_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_8_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_iIntAddress_15_addrParam_15_mux_88_OUT161 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(9),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress_15_GND_64_o_add_85_OUT_9_Q,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_163_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntAddress_15_addrParam_15_mux_88_OUT_9_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT171 : LUT6
    generic map(
      INIT => X"0020500000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_N70
    );
  HostCommInst_UARTHandlerInst_up_dataInHexRange3_SW0 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_1_3588,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_1_3587,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_1_3586,
      O => N35
    );
  HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_170_o11 : LUT6
    generic map(
      INIT => X"00800080008000C0"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I3 => N35,
      I4 => HostCommInst_UARTHandlerInst_up_dataInHexRange1_2432,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange2_2433,
      O => HostCommInst_UARTHandlerInst_up_N59
    );
  HostCommInst_UARTHandlerInst_up_intWrData_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_intWrData_7_rstpot_2487,
      Q => HostCommInst_UARTHandlerInst_up_intWrData(7)
    );
  HostCommInst_UARTHandlerInst_up_intWrData_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_intWrData_6_rstpot_2488,
      Q => HostCommInst_UARTHandlerInst_up_intWrData(6)
    );
  HostCommInst_UARTHandlerInst_up_intWrData_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_intWrData_5_rstpot_2489,
      Q => HostCommInst_UARTHandlerInst_up_intWrData(5)
    );
  HostCommInst_UARTHandlerInst_up_intWrData_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_intWrData_4_rstpot_2490,
      Q => HostCommInst_UARTHandlerInst_up_intWrData(4)
    );
  HostCommInst_UARTHandlerInst_up_intWrData_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_intWrData_3_rstpot_2491,
      Q => HostCommInst_UARTHandlerInst_up_intWrData(3)
    );
  HostCommInst_UARTHandlerInst_up_intWrData_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_intWrData_2_rstpot_2492,
      Q => HostCommInst_UARTHandlerInst_up_intWrData(2)
    );
  HostCommInst_UARTHandlerInst_up_intWrData_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_intWrData_1_rstpot_2493,
      Q => HostCommInst_UARTHandlerInst_up_intWrData(1)
    );
  HostCommInst_UARTHandlerInst_up_intWrData_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_intWrData_0_rstpot_2494,
      Q => HostCommInst_UARTHandlerInst_up_intWrData(0)
    );
  HostCommInst_UARTHandlerInst_up_iReadReq_rstpot : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_readOp_2305,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_178_o,
      I2 => HostCommInst_UARTHandlerInst_up_iReadReq_PWR_31_o_MUX_294_o,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iReadReq_rstpot_2478
    );
  HostCommInst_UARTHandlerInst_up_iIntRead_rstpot : LUT6
    generic map(
      INIT => X"F0F0F0E2F0F0F0AA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iReadReq_2299,
      I1 => HostCommInst_UARTHandlerInst_up_readOp_2305,
      I2 => HostCommInst_UARTHandlerInst_up_iIntRead_2298,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_3_newRxData_AND_178_o,
      I4 => HostCommInst_UARTHandlerInst_up_iReadReq_PWR_31_o_MUX_294_o,
      I5 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntRead_rstpot_2477
    );
  HostCommInst_UARTHandlerInst_up_newTxData_rstpot : LUT5
    generic map(
      INIT => X"DFDD8088"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_2279,
      I1 => HostCommInst_UARTHandlerInst_up_newTxData_2104,
      I2 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I4 => HostCommInst_UARTHandlerInst_up_txSm_2_newTxData_Mux_107_o,
      O => HostCommInst_UARTHandlerInst_up_newTxData_rstpot_2476
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT14_SW1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(7),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      O => N37
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT14_SW3 : LUT6
    generic map(
      INIT => X"8A888E8A8A88828A"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(7),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I5 => HostCommInst_UARTHandlerInst_up_addrParam(3),
      O => N39
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT13_SW1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(6),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      O => N41
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT13_SW2 : LUT5
    generic map(
      INIT => X"EEEEFFF7"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_addrParam(2),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      O => N42
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT13_SW3 : LUT6
    generic map(
      INIT => X"8A888E8A8A88828A"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(6),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I5 => HostCommInst_UARTHandlerInst_up_addrParam(2),
      O => N43
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT13 : LUT6
    generic map(
      INIT => X"EFE54F45CFCFCFCF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I1 => N41,
      I2 => N19,
      I3 => N42,
      I4 => N43,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_6_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT12_SW1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(5),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      O => N45
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT12_SW2 : LUT5
    generic map(
      INIT => X"EEEEFFF7"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_addrParam(1),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      O => N46
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT12_SW3 : LUT6
    generic map(
      INIT => X"8A888E8A8A88828A"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(5),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I5 => HostCommInst_UARTHandlerInst_up_addrParam(1),
      O => N47
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT12 : LUT6
    generic map(
      INIT => X"EFE54F45CFCFCFCF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I1 => N45,
      I2 => N21,
      I3 => N46,
      I4 => N47,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_5_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT11_SW1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(4),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      O => N49
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT11_SW2 : LUT5
    generic map(
      INIT => X"EEEEFFF7"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_addrParam(0),
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      O => N50
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT11_SW3 : LUT6
    generic map(
      INIT => X"8A888E8A8A88828A"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_addrParam(4),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I5 => HostCommInst_UARTHandlerInst_up_addrParam(0),
      O => N51
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT11 : LUT6
    generic map(
      INIT => X"EFE54F45CFCFCFCF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I1 => N49,
      I2 => N23,
      I3 => N50,
      I4 => N51,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_4_Q
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In3 : LUT6
    generic map(
      INIT => X"FFFFFEEEFFFFFCCC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In1_2430,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In2_2410,
      I3 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In2_2431,
      I5 => N53,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_GND_64_o_equal_1_o_7_1_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      O => N57
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In3 : LUT6
    generic map(
      INIT => X"0E0E0E0E0E0F0F0F"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I3 => N57,
      I4 => HostCommInst_UARTHandlerInst_up_N63,
      I5 => HostCommInst_UARTHandlerInst_up_N57,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In4_2436
    );
  HostCommInst_UARTHandlerInst_up_binLastByte_7_SW1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(1),
      I1 => HostCommInst_UARTHandlerInst_up_binByteCount(2),
      I2 => HostCommInst_UARTHandlerInst_up_binByteCount(0),
      I3 => HostCommInst_UARTHandlerInst_up_binByteCount(3),
      O => N59
    );
  HostCommInst_UARTHandlerInst_up_iReadReq_PWR_31_o_MUX_294_o1 : LUT6
    generic map(
      INIT => X"00C000C000C00080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(4),
      I1 => HostCommInst_UARTHandlerInst_up_sTxBusy_2325,
      I2 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I3 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I4 => N25,
      I5 => N59,
      O => HostCommInst_UARTHandlerInst_up_iReadReq_PWR_31_o_MUX_294_o
    );
  HostCommInst_UARTHandlerInst_up_n0406_inv213_SW0 : LUT5
    generic map(
      INIT => X"FFFFD5F7"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_sTxBusy_2325,
      I1 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I2 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_2279,
      I3 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I4 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      O => N61
    );
  HostCommInst_UARTHandlerInst_up_n0406_inv213_SW1 : LUT5
    generic map(
      INIT => X"ECFFA8AA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I2 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_2279,
      I3 => HostCommInst_UARTHandlerInst_up_sTxBusy_2325,
      I4 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      O => N62
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_newTxData_Mux_107_o11 : LUT5
    generic map(
      INIT => X"33333555"
    )
    port map (
      I0 => N61,
      I1 => N62,
      I2 => HostCommInst_UARTHandlerInst_up_n0406_inv211_2409,
      I3 => HostCommInst_UARTHandlerInst_up_binLastByte,
      I4 => HostCommInst_UARTHandlerInst_up_n0406_inv21,
      O => HostCommInst_UARTHandlerInst_up_txSm_2_newTxData_Mux_107_o
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_74_o1_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      O => N64
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_74_o1_SW1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      O => N65
    );
  HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_74_o1_SW2 : LUT6
    generic map(
      INIT => X"1004FFFFFFFFFFFF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      O => N66
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In21 : LUT6
    generic map(
      INIT => X"00CC10DC23EF33FF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I2 => HostCommInst_UARTHandlerInst_up_N63,
      I3 => N65,
      I4 => N66,
      I5 => N64,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In2_2410
    );
  MIPSProcInst_registers_mux63_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(9),
      I1 => MIPSProcInst_registers_registers_2(9),
      I2 => MIPSProcInst_registers_registers_3(9),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux63_82_210
    );
  MIPSProcInst_registers_mux62_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(8),
      I1 => MIPSProcInst_registers_registers_2(8),
      I2 => MIPSProcInst_registers_registers_3(8),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux62_82_220
    );
  MIPSProcInst_registers_mux61_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(7),
      I1 => MIPSProcInst_registers_registers_2(7),
      I2 => MIPSProcInst_registers_registers_3(7),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux61_82_230
    );
  MIPSProcInst_registers_mux60_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(6),
      I1 => MIPSProcInst_registers_registers_2(6),
      I2 => MIPSProcInst_registers_registers_3(6),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux60_82_240
    );
  MIPSProcInst_registers_mux59_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(5),
      I1 => MIPSProcInst_registers_registers_2(5),
      I2 => MIPSProcInst_registers_registers_3(5),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux59_82_250
    );
  MIPSProcInst_registers_mux58_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(4),
      I1 => MIPSProcInst_registers_registers_2(4),
      I2 => MIPSProcInst_registers_registers_3(4),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux58_82_260
    );
  MIPSProcInst_registers_mux57_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(3),
      I1 => MIPSProcInst_registers_registers_2(3),
      I2 => MIPSProcInst_registers_registers_3(3),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux57_82_270
    );
  MIPSProcInst_registers_mux56_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(31),
      I1 => MIPSProcInst_registers_registers_2(31),
      I2 => MIPSProcInst_registers_registers_3(31),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux56_82_280
    );
  MIPSProcInst_registers_mux55_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(30),
      I1 => MIPSProcInst_registers_registers_2(30),
      I2 => MIPSProcInst_registers_registers_3(30),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux55_82_290
    );
  MIPSProcInst_registers_mux54_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(2),
      I1 => MIPSProcInst_registers_registers_2(2),
      I2 => MIPSProcInst_registers_registers_3(2),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux54_82_300
    );
  MIPSProcInst_registers_mux53_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(29),
      I1 => MIPSProcInst_registers_registers_2(29),
      I2 => MIPSProcInst_registers_registers_3(29),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux53_82_310
    );
  MIPSProcInst_registers_mux52_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(28),
      I1 => MIPSProcInst_registers_registers_2(28),
      I2 => MIPSProcInst_registers_registers_3(28),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux52_82_320
    );
  MIPSProcInst_registers_mux51_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(27),
      I1 => MIPSProcInst_registers_registers_2(27),
      I2 => MIPSProcInst_registers_registers_3(27),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux51_82_330
    );
  MIPSProcInst_registers_mux50_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(26),
      I1 => MIPSProcInst_registers_registers_2(26),
      I2 => MIPSProcInst_registers_registers_3(26),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux50_82_340
    );
  MIPSProcInst_registers_mux49_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(25),
      I1 => MIPSProcInst_registers_registers_2(25),
      I2 => MIPSProcInst_registers_registers_3(25),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux49_82_350
    );
  MIPSProcInst_registers_mux48_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(24),
      I1 => MIPSProcInst_registers_registers_2(24),
      I2 => MIPSProcInst_registers_registers_3(24),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux48_82_360
    );
  MIPSProcInst_registers_mux47_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(23),
      I1 => MIPSProcInst_registers_registers_2(23),
      I2 => MIPSProcInst_registers_registers_3(23),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux47_82_370
    );
  MIPSProcInst_registers_mux46_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(22),
      I1 => MIPSProcInst_registers_registers_2(22),
      I2 => MIPSProcInst_registers_registers_3(22),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux46_82_380
    );
  MIPSProcInst_registers_mux45_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(21),
      I1 => MIPSProcInst_registers_registers_2(21),
      I2 => MIPSProcInst_registers_registers_3(21),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux45_82_390
    );
  MIPSProcInst_registers_mux44_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(20),
      I1 => MIPSProcInst_registers_registers_2(20),
      I2 => MIPSProcInst_registers_registers_3(20),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux44_82_400
    );
  MIPSProcInst_registers_mux43_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(1),
      I1 => MIPSProcInst_registers_registers_2(1),
      I2 => MIPSProcInst_registers_registers_3(1),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux43_82_410
    );
  MIPSProcInst_registers_mux42_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(19),
      I1 => MIPSProcInst_registers_registers_2(19),
      I2 => MIPSProcInst_registers_registers_3(19),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux42_82_420
    );
  MIPSProcInst_registers_mux41_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(18),
      I1 => MIPSProcInst_registers_registers_2(18),
      I2 => MIPSProcInst_registers_registers_3(18),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux41_82_430
    );
  MIPSProcInst_registers_mux40_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(17),
      I1 => MIPSProcInst_registers_registers_2(17),
      I2 => MIPSProcInst_registers_registers_3(17),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux40_82_440
    );
  MIPSProcInst_registers_mux39_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(16),
      I1 => MIPSProcInst_registers_registers_2(16),
      I2 => MIPSProcInst_registers_registers_3(16),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux39_82_450
    );
  MIPSProcInst_registers_mux38_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(15),
      I1 => MIPSProcInst_registers_registers_2(15),
      I2 => MIPSProcInst_registers_registers_3(15),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux38_82_460
    );
  MIPSProcInst_registers_mux37_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(14),
      I1 => MIPSProcInst_registers_registers_2(14),
      I2 => MIPSProcInst_registers_registers_3(14),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux37_82_470
    );
  MIPSProcInst_registers_mux36_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(13),
      I1 => MIPSProcInst_registers_registers_2(13),
      I2 => MIPSProcInst_registers_registers_3(13),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux36_82_480
    );
  MIPSProcInst_registers_mux35_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(12),
      I1 => MIPSProcInst_registers_registers_2(12),
      I2 => MIPSProcInst_registers_registers_3(12),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux35_82_490
    );
  MIPSProcInst_registers_mux34_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(11),
      I1 => MIPSProcInst_registers_registers_2(11),
      I2 => MIPSProcInst_registers_registers_3(11),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux34_82_500
    );
  MIPSProcInst_registers_mux33_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(10),
      I1 => MIPSProcInst_registers_registers_2(10),
      I2 => MIPSProcInst_registers_registers_3(10),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux33_82_510
    );
  MIPSProcInst_registers_mux32_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(0),
      I1 => MIPSProcInst_registers_registers_2(0),
      I2 => MIPSProcInst_registers_registers_3(0),
      I3 => procIMemReadData_16_Q,
      I4 => procIMemReadData_17_Q,
      O => MIPSProcInst_registers_mux32_82_520
    );
  MIPSProcInst_registers_mux31_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(9),
      I1 => MIPSProcInst_registers_registers_2(9),
      I2 => MIPSProcInst_registers_registers_3(9),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux31_82_530
    );
  MIPSProcInst_registers_mux30_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(8),
      I1 => MIPSProcInst_registers_registers_2(8),
      I2 => MIPSProcInst_registers_registers_3(8),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux30_82_540
    );
  MIPSProcInst_registers_mux29_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(7),
      I1 => MIPSProcInst_registers_registers_2(7),
      I2 => MIPSProcInst_registers_registers_3(7),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux29_82_550
    );
  MIPSProcInst_registers_mux28_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(6),
      I1 => MIPSProcInst_registers_registers_2(6),
      I2 => MIPSProcInst_registers_registers_3(6),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux28_82_560
    );
  MIPSProcInst_registers_mux27_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(5),
      I1 => MIPSProcInst_registers_registers_2(5),
      I2 => MIPSProcInst_registers_registers_3(5),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux27_82_570
    );
  MIPSProcInst_registers_mux26_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(4),
      I1 => MIPSProcInst_registers_registers_2(4),
      I2 => MIPSProcInst_registers_registers_3(4),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux26_82_580
    );
  MIPSProcInst_registers_mux25_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(3),
      I1 => MIPSProcInst_registers_registers_2(3),
      I2 => MIPSProcInst_registers_registers_3(3),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux25_82_590
    );
  MIPSProcInst_registers_mux24_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(31),
      I1 => MIPSProcInst_registers_registers_2(31),
      I2 => MIPSProcInst_registers_registers_3(31),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux24_82_600
    );
  MIPSProcInst_registers_mux23_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(30),
      I1 => MIPSProcInst_registers_registers_2(30),
      I2 => MIPSProcInst_registers_registers_3(30),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux23_82_610
    );
  MIPSProcInst_registers_mux22_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(2),
      I1 => MIPSProcInst_registers_registers_2(2),
      I2 => MIPSProcInst_registers_registers_3(2),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux22_82_620
    );
  MIPSProcInst_registers_mux21_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(29),
      I1 => MIPSProcInst_registers_registers_2(29),
      I2 => MIPSProcInst_registers_registers_3(29),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux21_82_630
    );
  MIPSProcInst_registers_mux20_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(28),
      I1 => MIPSProcInst_registers_registers_2(28),
      I2 => MIPSProcInst_registers_registers_3(28),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux20_82_640
    );
  MIPSProcInst_registers_mux19_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(27),
      I1 => MIPSProcInst_registers_registers_2(27),
      I2 => MIPSProcInst_registers_registers_3(27),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux19_82_650
    );
  MIPSProcInst_registers_mux18_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(26),
      I1 => MIPSProcInst_registers_registers_2(26),
      I2 => MIPSProcInst_registers_registers_3(26),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux18_82_660
    );
  MIPSProcInst_registers_mux17_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(25),
      I1 => MIPSProcInst_registers_registers_2(25),
      I2 => MIPSProcInst_registers_registers_3(25),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux17_82_670
    );
  MIPSProcInst_registers_mux16_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(24),
      I1 => MIPSProcInst_registers_registers_2(24),
      I2 => MIPSProcInst_registers_registers_3(24),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux16_82_680
    );
  MIPSProcInst_registers_mux15_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(23),
      I1 => MIPSProcInst_registers_registers_2(23),
      I2 => MIPSProcInst_registers_registers_3(23),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux15_82_690
    );
  MIPSProcInst_registers_mux14_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(22),
      I1 => MIPSProcInst_registers_registers_2(22),
      I2 => MIPSProcInst_registers_registers_3(22),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux14_82_700
    );
  MIPSProcInst_registers_mux13_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(21),
      I1 => MIPSProcInst_registers_registers_2(21),
      I2 => MIPSProcInst_registers_registers_3(21),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux13_82_710
    );
  MIPSProcInst_registers_mux12_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(20),
      I1 => MIPSProcInst_registers_registers_2(20),
      I2 => MIPSProcInst_registers_registers_3(20),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux12_82_720
    );
  MIPSProcInst_registers_mux11_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(1),
      I1 => MIPSProcInst_registers_registers_2(1),
      I2 => MIPSProcInst_registers_registers_3(1),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux11_82_730
    );
  MIPSProcInst_registers_mux10_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(19),
      I1 => MIPSProcInst_registers_registers_2(19),
      I2 => MIPSProcInst_registers_registers_3(19),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux10_82_740
    );
  MIPSProcInst_registers_mux9_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(18),
      I1 => MIPSProcInst_registers_registers_2(18),
      I2 => MIPSProcInst_registers_registers_3(18),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux9_82_750
    );
  MIPSProcInst_registers_mux8_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(17),
      I1 => MIPSProcInst_registers_registers_2(17),
      I2 => MIPSProcInst_registers_registers_3(17),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux8_82_760
    );
  MIPSProcInst_registers_mux7_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(16),
      I1 => MIPSProcInst_registers_registers_2(16),
      I2 => MIPSProcInst_registers_registers_3(16),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux7_82_770
    );
  MIPSProcInst_registers_mux6_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(15),
      I1 => MIPSProcInst_registers_registers_2(15),
      I2 => MIPSProcInst_registers_registers_3(15),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux6_82_780
    );
  MIPSProcInst_registers_mux5_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(14),
      I1 => MIPSProcInst_registers_registers_2(14),
      I2 => MIPSProcInst_registers_registers_3(14),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux5_82_790
    );
  MIPSProcInst_registers_mux4_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(13),
      I1 => MIPSProcInst_registers_registers_2(13),
      I2 => MIPSProcInst_registers_registers_3(13),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux4_82_800
    );
  MIPSProcInst_registers_mux3_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(12),
      I1 => MIPSProcInst_registers_registers_2(12),
      I2 => MIPSProcInst_registers_registers_3(12),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux3_82_810
    );
  MIPSProcInst_registers_mux2_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(11),
      I1 => MIPSProcInst_registers_registers_2(11),
      I2 => MIPSProcInst_registers_registers_3(11),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux2_82_820
    );
  MIPSProcInst_registers_mux1_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(10),
      I1 => MIPSProcInst_registers_registers_2(10),
      I2 => MIPSProcInst_registers_registers_3(10),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux1_82_830
    );
  MIPSProcInst_registers_mux_82 : LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(0),
      I1 => MIPSProcInst_registers_registers_2(0),
      I2 => MIPSProcInst_registers_registers_3(0),
      I3 => procIMemReadData_21_Q,
      I4 => procIMemReadData_22_Q,
      O => MIPSProcInst_registers_mux_82_840
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT1121 : LUT6
    generic map(
      INIT => X"D9CDDDDDDDDDDDDD"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I4 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_N17
    );
  MIPSProcInst_decode_decode_op_MemWrite_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => procIMemReadData_29_Q,
      I1 => procIMemReadData_31_Q,
      I2 => MIPSProcInst_decode_decode_op_MemWrite_1941,
      O => MIPSProcInst_decode_decode_op_MemWrite_glue_set_2451
    );
  MIPSProcInst_decode_decode_op_RegWrite_glue_set : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => procIMemReadData_31_Q,
      I1 => procIMemReadData_29_Q,
      I2 => MIPSProcInst_decode_decode_op_RegWrite_1940,
      O => MIPSProcInst_decode_decode_op_RegWrite_glue_set_2452
    );
  HostCommInst_UARTHandlerInst_up_binReadOp_rstpot : LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binReadOp_2303,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I2 => HostCommInst_UARTHandlerInst_up_binLastByte,
      I3 => HostCommInst_UARTHandlerInst_up_sTxBusy_2325,
      I4 => HostCommInst_UARTHandlerInst_up_binReadOp_PWR_31_o_MUX_275_o,
      O => HostCommInst_UARTHandlerInst_up_binReadOp_rstpot_2480
    );
  HostCommInst_UARTHandlerInst_up_binWriteOp_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF2AAAAAAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      I1 => HostCommInst_UARTHandlerInst_up_binLastByte,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I5 => HostCommInst_UARTHandlerInst_up_binWriteOp_PWR_31_o_MUX_277_o,
      O => HostCommInst_UARTHandlerInst_up_binWriteOp_rstpot_2479
    );
  MIPSProcInst_decode_decode_op_Jump_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
    port map (
      I0 => procIMemReadData_28_Q,
      I1 => procIMemReadData_29_Q,
      I2 => procIMemReadData_31_Q,
      I3 => procIMemReadData_27_Q,
      I4 => procIMemReadData_30_Q,
      I5 => MIPSProcInst_decode_decode_op_Jump_1942,
      O => MIPSProcInst_decode_decode_op_Jump_glue_set_2453
    );
  MIPSProcInst_decode_decode_op_ALU_op_0_rstpot : LUT3
    generic map(
      INIT => X"3A"
    )
    port map (
      I0 => MIPSProcInst_decode_decode_op_ALU_op(0),
      I1 => procIMemReadData_31_Q,
      I2 => MIPSProcInst_decode_decode_op_GND_20_o_GND_20_o_mux_13_OUT(0),
      O => MIPSProcInst_decode_decode_op_ALU_op_0_rstpot_2484
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In7_SW0 : LUT6
    generic map(
      INIT => X"8A028F038A02FF33"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I3 => HostCommInst_UARTHandlerInst_up_binLastByte,
      I4 => HostCommInst_UARTHandlerInst_up_rxData_7_rxData_7_OR_74_o,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => N68
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In7 : LUT4
    generic map(
      INIT => X"FF4C"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I2 => N68,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In4_2429,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In
    );
  HostCommInst_UARTHandlerInst_up_intWrData_7_rstpot : LUT6
    generic map(
      INIT => X"AFA0FF00CCCCCCCC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(7),
      I1 => HostCommInst_UARTHandlerInst_up_intWrData(7),
      I2 => HostCommInst_UARTHandlerInst_up_writeOp_2304,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I4 => HostCommInst_UARTHandlerInst_up_N59,
      I5 => HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot,
      O => HostCommInst_UARTHandlerInst_up_intWrData_7_rstpot_2487
    );
  HostCommInst_UARTHandlerInst_up_intWrData_6_rstpot : LUT6
    generic map(
      INIT => X"AFA0FF00CCCCCCCC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(6),
      I1 => HostCommInst_UARTHandlerInst_up_intWrData(6),
      I2 => HostCommInst_UARTHandlerInst_up_writeOp_2304,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I4 => HostCommInst_UARTHandlerInst_up_N59,
      I5 => HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot,
      O => HostCommInst_UARTHandlerInst_up_intWrData_6_rstpot_2488
    );
  HostCommInst_UARTHandlerInst_up_intWrData_5_rstpot : LUT6
    generic map(
      INIT => X"AFA0FF00CCCCCCCC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(5),
      I1 => HostCommInst_UARTHandlerInst_up_intWrData(5),
      I2 => HostCommInst_UARTHandlerInst_up_writeOp_2304,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I4 => HostCommInst_UARTHandlerInst_up_N59,
      I5 => HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot,
      O => HostCommInst_UARTHandlerInst_up_intWrData_5_rstpot_2489
    );
  HostCommInst_UARTHandlerInst_up_intWrData_4_rstpot : LUT6
    generic map(
      INIT => X"AFA0FF00CCCCCCCC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(4),
      I1 => HostCommInst_UARTHandlerInst_up_intWrData(4),
      I2 => HostCommInst_UARTHandlerInst_up_writeOp_2304,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I4 => HostCommInst_UARTHandlerInst_up_N59,
      I5 => HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot,
      O => HostCommInst_UARTHandlerInst_up_intWrData_4_rstpot_2490
    );
  HostCommInst_UARTHandlerInst_up_intWrData_3_rstpot : LUT6
    generic map(
      INIT => X"AFA0FF00CCCCCCCC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(3),
      I1 => HostCommInst_UARTHandlerInst_up_intWrData(3),
      I2 => HostCommInst_UARTHandlerInst_up_writeOp_2304,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I4 => HostCommInst_UARTHandlerInst_up_N59,
      I5 => HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot,
      O => HostCommInst_UARTHandlerInst_up_intWrData_3_rstpot_2491
    );
  HostCommInst_UARTHandlerInst_up_intWrData_2_rstpot : LUT6
    generic map(
      INIT => X"AFA0FF00CCCCCCCC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(2),
      I1 => HostCommInst_UARTHandlerInst_up_intWrData(2),
      I2 => HostCommInst_UARTHandlerInst_up_writeOp_2304,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I4 => HostCommInst_UARTHandlerInst_up_N59,
      I5 => HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot,
      O => HostCommInst_UARTHandlerInst_up_intWrData_2_rstpot_2492
    );
  HostCommInst_UARTHandlerInst_up_intWrData_1_rstpot : LUT6
    generic map(
      INIT => X"AFA0FF00CCCCCCCC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(1),
      I1 => HostCommInst_UARTHandlerInst_up_intWrData(1),
      I2 => HostCommInst_UARTHandlerInst_up_writeOp_2304,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I4 => HostCommInst_UARTHandlerInst_up_N59,
      I5 => HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot,
      O => HostCommInst_UARTHandlerInst_up_intWrData_1_rstpot_2493
    );
  HostCommInst_UARTHandlerInst_up_intWrData_0_rstpot : LUT6
    generic map(
      INIT => X"AFA0FF00CCCCCCCC"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_dataParam(0),
      I1 => HostCommInst_UARTHandlerInst_up_intWrData(0),
      I2 => HostCommInst_UARTHandlerInst_up_writeOp_2304,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I4 => HostCommInst_UARTHandlerInst_up_N59,
      I5 => HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot,
      O => HostCommInst_UARTHandlerInst_up_intWrData_0_rstpot_2494
    );
  HostCommInst_UARTHandlerInst_up_txData_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txData(0),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_0_Q,
      I2 => HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot_2515,
      O => HostCommInst_UARTHandlerInst_up_txData_0_dpot_2517
    );
  HostCommInst_UARTHandlerInst_up_txData_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txData(1),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_1_Q,
      I2 => HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot_2515,
      O => HostCommInst_UARTHandlerInst_up_txData_1_dpot_2518
    );
  HostCommInst_UARTHandlerInst_up_txData_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txData(2),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_2_Q,
      I2 => HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot_2515,
      O => HostCommInst_UARTHandlerInst_up_txData_2_dpot_2519
    );
  HostCommInst_UARTHandlerInst_up_txData_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txData(3),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_3_Q,
      I2 => HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot_2515,
      O => HostCommInst_UARTHandlerInst_up_txData_3_dpot_2520
    );
  HostCommInst_UARTHandlerInst_up_txData_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txData(4),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_4_Q,
      I2 => HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot_2515,
      O => HostCommInst_UARTHandlerInst_up_txData_4_dpot_2521
    );
  HostCommInst_UARTHandlerInst_up_txData_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txData(5),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_5_Q,
      I2 => HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot_2515,
      O => HostCommInst_UARTHandlerInst_up_txData_5_dpot_2522
    );
  HostCommInst_UARTHandlerInst_up_txData_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txData(6),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_6_Q,
      I2 => HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot_2515,
      O => HostCommInst_UARTHandlerInst_up_txData_6_dpot_2523
    );
  HostCommInst_UARTHandlerInst_up_txData_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txData(7),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_7_Q,
      I2 => HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot_2515,
      O => HostCommInst_UARTHandlerInst_up_txData_7_dpot_2524
    );
  HostCommInst_GND_30_o_regAddress_15_equal_3_o1 : LUT6
    generic map(
      INIT => X"DFDDFFFFFFFFFFFF"
    )
    port map (
      I0 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_1,
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I2 => HostCommInst_UARTHandlerInst_up_iIntAddress(0),
      I3 => HostCommInst_UARTHandlerInst_up_iIntAddress(1),
      I4 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_11_2406,
      I5 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      O => HostCommInst_GND_30_o_regAddress_15_equal_3_o_mmx_out
    );
  HostCommInst_UARTHandlerInst_up_binWriteOp_PWR_31_o_MUX_277_o1 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      O => HostCommInst_UARTHandlerInst_up_binWriteOp_PWR_31_o_MUX_277_o
    );
  HostCommInst_UARTHandlerInst_up_binReadOp_PWR_31_o_MUX_275_o1 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      O => HostCommInst_UARTHandlerInst_up_binReadOp_PWR_31_o_MUX_275_o
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_In23_SW0 : LUT4
    generic map(
      INIT => X"0ACE"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I3 => HostCommInst_UARTHandlerInst_up_binLastByte,
      O => N53
    );
  HostCommInst_UARTHandlerInst_up_n0406_inv213_SW2 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I1 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      O => N74
    );
  HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot : LUT6
    generic map(
      INIT => X"2F2F2F2F2F202020"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_sTxBusy_2325,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I2 => N74,
      I3 => HostCommInst_UARTHandlerInst_up_n0406_inv211_2409,
      I4 => HostCommInst_UARTHandlerInst_up_binLastByte,
      I5 => HostCommInst_UARTHandlerInst_up_n0406_inv21,
      O => HostCommInst_UARTHandlerInst_up_n0406_inv1_rstpot_2515
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT181 : LUT6
    generic map(
      INIT => X"2022222222222222"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange,
      O => HostCommInst_UARTHandlerInst_up_N135
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT14 : LUT6
    generic map(
      INIT => X"FFFFFFFF282828A0"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT11_2417,
      I1 => HostCommInst_UARTHandlerInst_up_txNibble(3),
      I2 => HostCommInst_UARTHandlerInst_up_txNibble(0),
      I3 => HostCommInst_UARTHandlerInst_up_txNibble(2),
      I4 => HostCommInst_UARTHandlerInst_up_txNibble(1),
      I5 => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT1,
      O => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_0_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT33 : LUT6
    generic map(
      INIT => X"FFFFFFFF88808888"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_txNibble(2),
      I1 => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT11_2417,
      I2 => HostCommInst_UARTHandlerInst_up_txNibble(0),
      I3 => HostCommInst_UARTHandlerInst_up_txNibble(1),
      I4 => HostCommInst_UARTHandlerInst_up_txNibble(3),
      I5 => HostCommInst_UARTHandlerInst_up_Mmux_txSm_2_txData_7_wide_mux_106_OUT3,
      O => HostCommInst_UARTHandlerInst_up_txSm_2_txData_7_wide_mux_106_OUT_2_Q
    );
  HostCommInst_UARTHandlerInst_up_txChar_4_1 : LUT6
    generic map(
      INIT => X"457545754575FFFF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_readDataS(7),
      I1 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd1_2280,
      I2 => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd3_2278,
      I3 => HostCommInst_UARTHandlerInst_up_readDataS(3),
      I4 => HostCommInst_UARTHandlerInst_up_txNibble(2),
      I5 => HostCommInst_UARTHandlerInst_up_txNibble(1),
      O => HostCommInst_UARTHandlerInst_up_txChar(4)
    );
  HostCommInst_UARTHandlerInst_up_iIntWrite : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iIntWrite_rstpot_2526,
      Q => HostCommInst_UARTHandlerInst_up_iIntWrite_2115
    );
  HostCommInst_UARTHandlerInst_up_iWriteReq : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_iWriteReq_rstpot,
      Q => HostCommInst_UARTHandlerInst_up_iWriteReq_2297
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_7_Q : LUT6
    generic map(
      INIT => X"5555555566626262"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(7),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_counter(9),
      I2 => HostCommInst_UARTHandlerInst_ut_bg_counter(8),
      I3 => HostCommInst_UARTHandlerInst_ut_bg_counter(6),
      I4 => HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o21_2404,
      I5 => HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o2,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_7_Q_2049
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_8_Q : LUT6
    generic map(
      INIT => X"5555555566626262"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_bg_counter(8),
      I1 => HostCommInst_UARTHandlerInst_ut_bg_counter(9),
      I2 => HostCommInst_UARTHandlerInst_ut_bg_counter(7),
      I3 => HostCommInst_UARTHandlerInst_ut_bg_counter(6),
      I4 => HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o21_2404,
      I5 => HostCommInst_UARTHandlerInst_ut_bg_baudLimit_15_counter_15_LessThan_1_o2,
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_8_Q_2047
    );
  HostCommInst_UARTHandlerInst_up_iIntWrite_rstpot : LUT4
    generic map(
      INIT => X"B8F0"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntWrite_2115,
      I1 => HostCommInst_UARTHandlerInst_up_writeOp_2304,
      I2 => HostCommInst_UARTHandlerInst_up_iIntWrite_dpot_2485,
      I3 => HostCommInst_UARTHandlerInst_up_N59,
      O => HostCommInst_UARTHandlerInst_up_iIntWrite_rstpot_2526
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi15 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data1(31),
      I1 => MIPSProcInst_registers_data1(30),
      I2 => MIPSProcInst_registers_data2(31),
      I3 => MIPSProcInst_registers_data2(30),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi15_1953
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi14 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(29),
      I1 => MIPSProcInst_registers_data1(28),
      I2 => MIPSProcInst_registers_data1(29),
      I3 => MIPSProcInst_registers_data2(28),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi14_1956
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi13 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(27),
      I1 => MIPSProcInst_registers_data1(26),
      I2 => MIPSProcInst_registers_data1(27),
      I3 => MIPSProcInst_registers_data2(26),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi13_1959
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi12 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(25),
      I1 => MIPSProcInst_registers_data1(24),
      I2 => MIPSProcInst_registers_data1(25),
      I3 => MIPSProcInst_registers_data2(24),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi12_1962
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi11 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(23),
      I1 => MIPSProcInst_registers_data1(22),
      I2 => MIPSProcInst_registers_data1(23),
      I3 => MIPSProcInst_registers_data2(22),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi11_1965
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi10 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(21),
      I1 => MIPSProcInst_registers_data1(20),
      I2 => MIPSProcInst_registers_data1(21),
      I3 => MIPSProcInst_registers_data2(20),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi10_1968
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi9 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(19),
      I1 => MIPSProcInst_registers_data1(18),
      I2 => MIPSProcInst_registers_data1(19),
      I3 => MIPSProcInst_registers_data2(18),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi9_1971
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi8 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(17),
      I1 => MIPSProcInst_registers_data1(16),
      I2 => MIPSProcInst_registers_data1(17),
      I3 => MIPSProcInst_registers_data2(16),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi8_1974
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi7 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(15),
      I1 => MIPSProcInst_registers_data1(14),
      I2 => MIPSProcInst_registers_data1(15),
      I3 => MIPSProcInst_registers_data2(14),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi7_1977
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi6 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(13),
      I1 => MIPSProcInst_registers_data1(12),
      I2 => MIPSProcInst_registers_data1(13),
      I3 => MIPSProcInst_registers_data2(12),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi6_1980
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi5 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(11),
      I1 => MIPSProcInst_registers_data1(10),
      I2 => MIPSProcInst_registers_data1(11),
      I3 => MIPSProcInst_registers_data2(10),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi5_1983
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi4 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(9),
      I1 => MIPSProcInst_registers_data1(8),
      I2 => MIPSProcInst_registers_data1(9),
      I3 => MIPSProcInst_registers_data2(8),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi4_1986
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi3 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(7),
      I1 => MIPSProcInst_registers_data1(6),
      I2 => MIPSProcInst_registers_data1(7),
      I3 => MIPSProcInst_registers_data2(6),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi3_1989
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi2 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(5),
      I1 => MIPSProcInst_registers_data1(4),
      I2 => MIPSProcInst_registers_data1(5),
      I3 => MIPSProcInst_registers_data2(4),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi2_1992
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi1 : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(3),
      I1 => MIPSProcInst_registers_data1(2),
      I2 => MIPSProcInst_registers_data1(3),
      I3 => MIPSProcInst_registers_data2(2),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi1_1995
    );
  MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi : LUT4
    generic map(
      INIT => X"D4F5"
    )
    port map (
      I0 => MIPSProcInst_registers_data2(1),
      I1 => MIPSProcInst_registers_data1(0),
      I2 => MIPSProcInst_registers_data1(1),
      I3 => MIPSProcInst_registers_data2(0),
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_lutdi_1998
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT1_cy : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_15_Q_1951,
      DI => leds_0_OBUF_151,
      S => MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT1_cy_rt_2532,
      O => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_15_l1
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT1_cy1 : MUXCY
    port map (
      CI => MIPSProcInst_ALU_Mcompar_op_A_31_op_B_reg_31_LessThan_6_o_cy_15_l1,
      DI => leds_1_OBUF_150,
      S => MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT1_lut_2529,
      O => MIPSProcInst_ALU_op_sel_4_result_31_wide_mux_7_OUT_0_Q
    );
  MIPSProcInst_registers_mux61_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux61_4_234,
      I1 => MIPSProcInst_registers_mux61_3_229,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_7_Q
    );
  MIPSProcInst_registers_mux60_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux60_4_244,
      I1 => MIPSProcInst_registers_mux60_3_239,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_6_Q
    );
  MIPSProcInst_registers_mux59_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux59_4_254,
      I1 => MIPSProcInst_registers_mux59_3_249,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_5_Q
    );
  MIPSProcInst_registers_mux58_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux58_4_264,
      I1 => MIPSProcInst_registers_mux58_3_259,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_4_Q
    );
  MIPSProcInst_registers_mux57_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux57_4_274,
      I1 => MIPSProcInst_registers_mux57_3_269,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_3_Q
    );
  MIPSProcInst_registers_mux54_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux54_4_304,
      I1 => MIPSProcInst_registers_mux54_3_299,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_2_Q
    );
  MIPSProcInst_registers_mux43_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux43_4_414,
      I1 => MIPSProcInst_registers_mux43_3_409,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_1_Q
    );
  MIPSProcInst_registers_mux28_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux28_4_564,
      I1 => MIPSProcInst_registers_mux28_3_559,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_6_Q
    );
  MIPSProcInst_registers_mux32_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux32_4_524,
      I1 => MIPSProcInst_registers_mux32_3_519,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_0_Q
    );
  MIPSProcInst_registers_mux29_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux29_4_554,
      I1 => MIPSProcInst_registers_mux29_3_549,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_7_Q
    );
  MIPSProcInst_registers_mux27_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux27_4_574,
      I1 => MIPSProcInst_registers_mux27_3_569,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_5_Q
    );
  MIPSProcInst_registers_mux26_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux26_4_584,
      I1 => MIPSProcInst_registers_mux26_3_579,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_4_Q
    );
  MIPSProcInst_registers_mux11_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux11_4_734,
      I1 => MIPSProcInst_registers_mux11_3_729,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_1_Q
    );
  MIPSProcInst_registers_mux25_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux25_4_594,
      I1 => MIPSProcInst_registers_mux25_3_589,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_3_Q
    );
  MIPSProcInst_registers_mux22_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux22_4_624,
      I1 => MIPSProcInst_registers_mux22_3_619,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_2_Q
    );
  MIPSProcInst_registers_mux_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux_4_844,
      I1 => MIPSProcInst_registers_mux_3_839,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_0_Q
    );
  MIPSProcInst_registers_mux63_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux63_4_214,
      I1 => MIPSProcInst_registers_mux63_3_209,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_9_Q
    );
  MIPSProcInst_registers_mux56_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux56_4_284,
      I1 => MIPSProcInst_registers_mux56_3_279,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_31_Q
    );
  MIPSProcInst_registers_mux55_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux55_4_294,
      I1 => MIPSProcInst_registers_mux55_3_289,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_30_Q
    );
  MIPSProcInst_registers_mux62_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux62_4_224,
      I1 => MIPSProcInst_registers_mux62_3_219,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_8_Q
    );
  MIPSProcInst_registers_mux53_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux53_4_314,
      I1 => MIPSProcInst_registers_mux53_3_309,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_29_Q
    );
  MIPSProcInst_registers_mux52_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux52_4_324,
      I1 => MIPSProcInst_registers_mux52_3_319,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_28_Q
    );
  MIPSProcInst_registers_mux51_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux51_4_334,
      I1 => MIPSProcInst_registers_mux51_3_329,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_27_Q
    );
  MIPSProcInst_registers_mux50_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux50_4_344,
      I1 => MIPSProcInst_registers_mux50_3_339,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_26_Q
    );
  MIPSProcInst_registers_mux49_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux49_4_354,
      I1 => MIPSProcInst_registers_mux49_3_349,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_25_Q
    );
  MIPSProcInst_registers_mux48_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux48_4_364,
      I1 => MIPSProcInst_registers_mux48_3_359,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_24_Q
    );
  MIPSProcInst_registers_mux46_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux46_4_384,
      I1 => MIPSProcInst_registers_mux46_3_379,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_22_Q
    );
  MIPSProcInst_registers_mux45_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux45_4_394,
      I1 => MIPSProcInst_registers_mux45_3_389,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_21_Q
    );
  MIPSProcInst_registers_mux47_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux47_4_374,
      I1 => MIPSProcInst_registers_mux47_3_369,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_23_Q
    );
  MIPSProcInst_registers_mux44_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux44_4_404,
      I1 => MIPSProcInst_registers_mux44_3_399,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_20_Q
    );
  MIPSProcInst_registers_mux42_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux42_4_424,
      I1 => MIPSProcInst_registers_mux42_3_419,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_19_Q
    );
  MIPSProcInst_registers_mux40_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux40_4_444,
      I1 => MIPSProcInst_registers_mux40_3_439,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_17_Q
    );
  MIPSProcInst_registers_mux39_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux39_4_454,
      I1 => MIPSProcInst_registers_mux39_3_449,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_16_Q
    );
  MIPSProcInst_registers_mux41_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux41_4_434,
      I1 => MIPSProcInst_registers_mux41_3_429,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_18_Q
    );
  MIPSProcInst_registers_mux38_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux38_4_464,
      I1 => MIPSProcInst_registers_mux38_3_459,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_15_Q
    );
  MIPSProcInst_registers_mux37_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux37_4_474,
      I1 => MIPSProcInst_registers_mux37_3_469,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_14_Q
    );
  MIPSProcInst_registers_mux35_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux35_4_494,
      I1 => MIPSProcInst_registers_mux35_3_489,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_12_Q
    );
  MIPSProcInst_registers_mux34_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux34_4_504,
      I1 => MIPSProcInst_registers_mux34_3_499,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_11_Q
    );
  MIPSProcInst_registers_mux36_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux36_4_484,
      I1 => MIPSProcInst_registers_mux36_3_479,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_13_Q
    );
  MIPSProcInst_registers_mux33_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux33_4_514,
      I1 => MIPSProcInst_registers_mux33_3_509,
      S => procIMemReadData_20_Q,
      O => MIPSProcInst_registers_read2_reg_4_registers_31_31_wide_mux_1_OUT_10_Q
    );
  MIPSProcInst_registers_mux31_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux31_4_534,
      I1 => MIPSProcInst_registers_mux31_3_529,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_9_Q
    );
  MIPSProcInst_registers_mux30_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux30_4_544,
      I1 => MIPSProcInst_registers_mux30_3_539,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_8_Q
    );
  MIPSProcInst_registers_mux24_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux24_4_604,
      I1 => MIPSProcInst_registers_mux24_3_599,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_31_Q
    );
  MIPSProcInst_registers_mux23_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux23_4_614,
      I1 => MIPSProcInst_registers_mux23_3_609,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_30_Q
    );
  MIPSProcInst_registers_mux21_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux21_4_634,
      I1 => MIPSProcInst_registers_mux21_3_629,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_29_Q
    );
  MIPSProcInst_registers_mux19_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux19_4_654,
      I1 => MIPSProcInst_registers_mux19_3_649,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_27_Q
    );
  MIPSProcInst_registers_mux18_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux18_4_664,
      I1 => MIPSProcInst_registers_mux18_3_659,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_26_Q
    );
  MIPSProcInst_registers_mux20_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux20_4_644,
      I1 => MIPSProcInst_registers_mux20_3_639,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_28_Q
    );
  MIPSProcInst_registers_mux17_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux17_4_674,
      I1 => MIPSProcInst_registers_mux17_3_669,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_25_Q
    );
  MIPSProcInst_registers_mux16_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux16_4_684,
      I1 => MIPSProcInst_registers_mux16_3_679,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_24_Q
    );
  MIPSProcInst_registers_mux14_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux14_4_704,
      I1 => MIPSProcInst_registers_mux14_3_699,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_22_Q
    );
  MIPSProcInst_registers_mux13_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux13_4_714,
      I1 => MIPSProcInst_registers_mux13_3_709,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_21_Q
    );
  MIPSProcInst_registers_mux15_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux15_4_694,
      I1 => MIPSProcInst_registers_mux15_3_689,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_23_Q
    );
  MIPSProcInst_registers_mux12_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux12_4_724,
      I1 => MIPSProcInst_registers_mux12_3_719,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_20_Q
    );
  MIPSProcInst_registers_mux10_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux10_4_744,
      I1 => MIPSProcInst_registers_mux10_3_739,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_19_Q
    );
  MIPSProcInst_registers_mux8_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux8_4_764,
      I1 => MIPSProcInst_registers_mux8_3_759,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_17_Q
    );
  MIPSProcInst_registers_mux7_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux7_4_774,
      I1 => MIPSProcInst_registers_mux7_3_769,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_16_Q
    );
  MIPSProcInst_registers_mux9_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux9_4_754,
      I1 => MIPSProcInst_registers_mux9_3_749,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_18_Q
    );
  MIPSProcInst_registers_mux6_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux6_4_784,
      I1 => MIPSProcInst_registers_mux6_3_779,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_15_Q
    );
  MIPSProcInst_registers_mux5_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux5_4_794,
      I1 => MIPSProcInst_registers_mux5_3_789,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_14_Q
    );
  MIPSProcInst_registers_mux4_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux4_4_804,
      I1 => MIPSProcInst_registers_mux4_3_799,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_13_Q
    );
  MIPSProcInst_registers_mux3_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux3_4_814,
      I1 => MIPSProcInst_registers_mux3_3_809,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_12_Q
    );
  MIPSProcInst_registers_mux2_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux2_4_824,
      I1 => MIPSProcInst_registers_mux2_3_819,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_11_Q
    );
  MIPSProcInst_registers_mux1_2_f7 : MUXF7
    port map (
      I0 => MIPSProcInst_registers_mux1_4_834,
      I1 => MIPSProcInst_registers_mux1_3_829,
      S => procIMemReadData_25_Q,
      O => MIPSProcInst_registers_read1_reg_4_registers_31_31_wide_mux_0_OUT_10_Q
    );
  HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_rstpot : LUT6
    generic map(
      INIT => X"FF7FFFFFAA2AAAAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_2113,
      I1 => HostCommInst_UARTHandlerInst_ut_ut_bitCount(3),
      I2 => HostCommInst_UARTHandlerInst_ut_ut_count16(0),
      I3 => N27,
      I4 => HostCommInst_UARTHandlerInst_ut_ut_count16(1),
      I5 => HostCommInst_UARTHandlerInst_up_newTxData_2104,
      O => HostCommInst_UARTHandlerInst_ut_ut_iTxBusy_rstpot_2481
    );
  MIPSProcInst_control_tick_rstpot : LUT4
    generic map(
      INIT => X"FF4E"
    )
    port map (
      I0 => MIPSProcInst_control_state_FSM_FFd2_155,
      I1 => MIPSProcInst_control_tick_172,
      I2 => MIPSProcInst_decode_stall_156,
      I3 => MIPSProcInst_control_state_FSM_FFd1_154,
      O => MIPSProcInst_control_tick_rstpot_2483
    );
  HostCommInst_UARTHandlerInst_up_iIntWrite_dpot : LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iWriteReq_2297,
      I1 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I5 => HostCommInst_UARTHandlerInst_up_iIntWrite_2115,
      O => HostCommInst_UARTHandlerInst_up_iIntWrite_dpot_2485
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT1_lut : LUT6
    generic map(
      INIT => X"FFFF022AFFFF577F"
    )
    port map (
      I0 => MIPSProcInst_decode_ALU_op(3),
      I1 => MIPSProcInst_registers_data2(0),
      I2 => MIPSProcInst_registers_data1(0),
      I3 => MIPSProcInst_decode_ALU_op(0),
      I4 => MIPSProcInst_decode_ALU_op(4),
      I5 => MIPSProcInst_ALU_n0029(0),
      O => MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT1_lut_2529
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT13_SW0 : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      O => N19
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT12_SW0 : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      O => N21
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT11_SW0 : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      O => N23
    );
  MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_3_2 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => MIPSProcInst_program_counter_address_out(3),
      I1 => MIPSProcInst_program_counter_address_out(0),
      I2 => MIPSProcInst_program_counter_address_out(1),
      I3 => MIPSProcInst_program_counter_address_out(2),
      O => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_3_Q
    );
  MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_4_1 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => MIPSProcInst_program_counter_address_out(3),
      I1 => MIPSProcInst_program_counter_address_out(4),
      I2 => MIPSProcInst_program_counter_address_out(0),
      I3 => MIPSProcInst_program_counter_address_out(1),
      I4 => MIPSProcInst_program_counter_address_out(2),
      O => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_4_Q
    );
  HostCommInst_procResetSignal_rstpot_SW0 : LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => HostCommInst_procResetSignal_72,
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I2 => HostCommInst_UARTHandlerInst_up_iIntWrite_2115,
      I3 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I4 => HostCommInst_UARTHandlerInst_up_intWrData(0),
      O => N84
    );
  HostCommInst_procResetSignal_rstpot : LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => HostCommInst_procResetSignal_72,
      I1 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_1,
      I2 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_11_2406,
      I3 => HostCommInst_UARTHandlerInst_up_iIntAddress(0),
      I4 => HostCommInst_UARTHandlerInst_up_iIntAddress(1),
      I5 => N84,
      O => HostCommInst_procResetSignal_rstpot_2474
    );
  HostCommInst_procEnableSignal_rstpot_SW0 : LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => HostCommInst_procEnableSignal_71,
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I2 => HostCommInst_UARTHandlerInst_up_iIntWrite_2115,
      I3 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I4 => HostCommInst_UARTHandlerInst_up_intWrData(0),
      O => N86
    );
  HostCommInst_procEnableSignal_rstpot : LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
    port map (
      I0 => HostCommInst_procEnableSignal_71,
      I1 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_1,
      I2 => HostCommInst_UARTHandlerInst_up_iIntAddress(0),
      I3 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_11_2406,
      I4 => HostCommInst_UARTHandlerInst_up_iIntAddress(1),
      I5 => N86,
      O => HostCommInst_procEnableSignal_rstpot_2475
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut_0_Q : LUT6
    generic map(
      INIT => X"5515555555D55555"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(0),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(0)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut_1_Q : LUT6
    generic map(
      INIT => X"5515555555D55555"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(1),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(1)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut_2_Q : LUT6
    generic map(
      INIT => X"5515555555D55555"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(2),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(2)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut_3_Q : LUT6
    generic map(
      INIT => X"5515555555D55555"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(3),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(3)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut_4_Q : LUT6
    generic map(
      INIT => X"5515555555D55555"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(4),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(4)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut_5_Q : LUT6
    generic map(
      INIT => X"5515555555D55555"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(5),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(5)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut_6_Q : LUT6
    generic map(
      INIT => X"5515555555D55555"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(6),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(6)
    );
  HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut_7_Q : LUT6
    generic map(
      INIT => X"5515555555D55555"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_binByteCount(7),
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      O => HostCommInst_UARTHandlerInst_up_Mcount_binByteCount_lut(7)
    );
  MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_5_1 : LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => MIPSProcInst_program_counter_address_out(3),
      I1 => MIPSProcInst_program_counter_address_out(5),
      I2 => MIPSProcInst_program_counter_address_out(4),
      I3 => MIPSProcInst_program_counter_address_out(0),
      I4 => MIPSProcInst_program_counter_address_out(1),
      I5 => MIPSProcInst_program_counter_address_out(2),
      O => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_5_Q
    );
  HostCommInst_UARTHandlerInst_up_dataNibble_2_Q : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF15"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I5 => N13,
      O => HostCommInst_UARTHandlerInst_up_dataNibble(2)
    );
  HostCommInst_UARTHandlerInst_up_dataNibble_4_2 : LUT6
    generic map(
      INIT => X"FFFFFFDDFFFFFF15"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I3 => HostCommInst_UARTHandlerInst_up_dataNibble(4),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      O => HostCommInst_UARTHandlerInst_up_dataNibble(0)
    );
  HostCommInst_Mmux_regReadData71 : LUT6
    generic map(
      INIT => X"E6C4C4C4A2808080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I2 => hcIMemReadData(6),
      I3 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_1,
      I4 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_11_2406,
      I5 => hcDMemReadData(6),
      O => HostCommInst_regReadData(6)
    );
  HostCommInst_Mmux_regReadData81 : LUT6
    generic map(
      INIT => X"E6C4C4C4A2808080"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I1 => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      I2 => hcIMemReadData(7),
      I3 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_1,
      I4 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_11_2406,
      I5 => hcDMemReadData(7),
      O => HostCommInst_regReadData(7)
    );
  MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT1_cy_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => MIPSProcInst_decode_ALU_op(4),
      O => MIPSProcInst_ALU_Mmux_op_sel_4_result_31_wide_mux_7_OUT1_cy_rt_2532
    );
  MIPSProcInst_registers_n0557_inv1_rstpot : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0557_inv1_rstpot_2533
    );
  MIPSProcInst_registers_registers_31_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_0_dpot_2534
    );
  MIPSProcInst_registers_registers_31_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_1_dpot_2535
    );
  MIPSProcInst_registers_registers_31_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_2_dpot_2536
    );
  MIPSProcInst_registers_registers_31_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_3_dpot_2537
    );
  MIPSProcInst_registers_registers_31_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_4_dpot_2538
    );
  MIPSProcInst_registers_registers_31_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_5_dpot_2539
    );
  MIPSProcInst_registers_registers_31_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_6_dpot_2540
    );
  MIPSProcInst_registers_registers_31_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_7_dpot_2541
    );
  MIPSProcInst_registers_registers_31_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_8_dpot_2542
    );
  MIPSProcInst_registers_registers_31_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_9_dpot_2543
    );
  MIPSProcInst_registers_registers_31_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_10_dpot_2544
    );
  MIPSProcInst_registers_registers_31_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_11_dpot_2545
    );
  MIPSProcInst_registers_registers_31_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_12_dpot_2546
    );
  MIPSProcInst_registers_registers_31_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_13_dpot_2547
    );
  MIPSProcInst_registers_registers_31_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_14_dpot_2548
    );
  MIPSProcInst_registers_registers_31_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_15_dpot_2549
    );
  MIPSProcInst_registers_registers_31_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot_2533,
      O => MIPSProcInst_registers_registers_31_16_dpot_2550
    );
  MIPSProcInst_registers_registers_31_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_17_dpot_2551
    );
  MIPSProcInst_registers_registers_31_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_18_dpot_2552
    );
  MIPSProcInst_registers_registers_31_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_19_dpot_2553
    );
  MIPSProcInst_registers_registers_31_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_20_dpot_2554
    );
  MIPSProcInst_registers_registers_31_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_21_dpot_2555
    );
  MIPSProcInst_registers_registers_31_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_22_dpot_2556
    );
  MIPSProcInst_registers_registers_31_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_23_dpot_2557
    );
  MIPSProcInst_registers_registers_31_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_24_dpot_2558
    );
  MIPSProcInst_registers_registers_31_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_25_dpot_2559
    );
  MIPSProcInst_registers_registers_31_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_26_dpot_2560
    );
  MIPSProcInst_registers_registers_31_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_27_dpot_2561
    );
  MIPSProcInst_registers_registers_31_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_28_dpot_2562
    );
  MIPSProcInst_registers_registers_31_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_29_dpot_2563
    );
  MIPSProcInst_registers_registers_31_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_30_dpot_2564
    );
  MIPSProcInst_registers_registers_31_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_31(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0557_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_31_31_dpot_2565
    );
  MIPSProcInst_registers_n0550_inv1_rstpot : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0550_inv1_rstpot_2566
    );
  MIPSProcInst_registers_registers_30_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_0_dpot_2568
    );
  MIPSProcInst_registers_registers_30_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_1_dpot_2569
    );
  MIPSProcInst_registers_registers_30_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_2_dpot_2570
    );
  MIPSProcInst_registers_registers_30_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_3_dpot_2571
    );
  MIPSProcInst_registers_registers_30_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_4_dpot_2572
    );
  MIPSProcInst_registers_registers_30_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_5_dpot_2573
    );
  MIPSProcInst_registers_registers_30_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_6_dpot_2574
    );
  MIPSProcInst_registers_registers_30_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_7_dpot_2575
    );
  MIPSProcInst_registers_registers_30_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_8_dpot_2576
    );
  MIPSProcInst_registers_registers_30_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_9_dpot_2577
    );
  MIPSProcInst_registers_registers_30_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_10_dpot_2578
    );
  MIPSProcInst_registers_registers_30_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_11_dpot_2579
    );
  MIPSProcInst_registers_registers_30_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_12_dpot_2580
    );
  MIPSProcInst_registers_registers_30_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_13_dpot_2581
    );
  MIPSProcInst_registers_registers_30_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_14_dpot_2582
    );
  MIPSProcInst_registers_registers_30_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_15_dpot_2583
    );
  MIPSProcInst_registers_registers_30_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot_2566,
      O => MIPSProcInst_registers_registers_30_16_dpot_2584
    );
  MIPSProcInst_registers_registers_30_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_17_dpot_2585
    );
  MIPSProcInst_registers_registers_30_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_18_dpot_2586
    );
  MIPSProcInst_registers_registers_30_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_19_dpot_2587
    );
  MIPSProcInst_registers_registers_30_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_20_dpot_2588
    );
  MIPSProcInst_registers_registers_30_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_21_dpot_2589
    );
  MIPSProcInst_registers_registers_30_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_22_dpot_2590
    );
  MIPSProcInst_registers_registers_30_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_23_dpot_2591
    );
  MIPSProcInst_registers_registers_30_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_24_dpot_2592
    );
  MIPSProcInst_registers_registers_30_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_25_dpot_2593
    );
  MIPSProcInst_registers_registers_30_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_26_dpot_2594
    );
  MIPSProcInst_registers_registers_30_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_27_dpot_2595
    );
  MIPSProcInst_registers_registers_30_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_28_dpot_2596
    );
  MIPSProcInst_registers_registers_30_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_29_dpot_2597
    );
  MIPSProcInst_registers_registers_30_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_30_dpot_2598
    );
  MIPSProcInst_registers_registers_30_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_30(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0550_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_30_31_dpot_2599
    );
  MIPSProcInst_registers_n0543_inv1_rstpot : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0543_inv1_rstpot_2600
    );
  MIPSProcInst_registers_registers_29_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_0_dpot_2602
    );
  MIPSProcInst_registers_registers_29_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_1_dpot_2603
    );
  MIPSProcInst_registers_registers_29_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_2_dpot_2604
    );
  MIPSProcInst_registers_registers_29_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_3_dpot_2605
    );
  MIPSProcInst_registers_registers_29_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_4_dpot_2606
    );
  MIPSProcInst_registers_registers_29_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_5_dpot_2607
    );
  MIPSProcInst_registers_registers_29_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_6_dpot_2608
    );
  MIPSProcInst_registers_registers_29_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_7_dpot_2609
    );
  MIPSProcInst_registers_registers_29_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_8_dpot_2610
    );
  MIPSProcInst_registers_registers_29_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_9_dpot_2611
    );
  MIPSProcInst_registers_registers_29_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_10_dpot_2612
    );
  MIPSProcInst_registers_registers_29_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_11_dpot_2613
    );
  MIPSProcInst_registers_registers_29_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_12_dpot_2614
    );
  MIPSProcInst_registers_registers_29_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_13_dpot_2615
    );
  MIPSProcInst_registers_registers_29_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_14_dpot_2616
    );
  MIPSProcInst_registers_registers_29_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_15_dpot_2617
    );
  MIPSProcInst_registers_registers_29_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot_2600,
      O => MIPSProcInst_registers_registers_29_16_dpot_2618
    );
  MIPSProcInst_registers_registers_29_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_17_dpot_2619
    );
  MIPSProcInst_registers_registers_29_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_18_dpot_2620
    );
  MIPSProcInst_registers_registers_29_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_19_dpot_2621
    );
  MIPSProcInst_registers_registers_29_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_20_dpot_2622
    );
  MIPSProcInst_registers_registers_29_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_21_dpot_2623
    );
  MIPSProcInst_registers_registers_29_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_22_dpot_2624
    );
  MIPSProcInst_registers_registers_29_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_23_dpot_2625
    );
  MIPSProcInst_registers_registers_29_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_24_dpot_2626
    );
  MIPSProcInst_registers_registers_29_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_25_dpot_2627
    );
  MIPSProcInst_registers_registers_29_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_26_dpot_2628
    );
  MIPSProcInst_registers_registers_29_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_27_dpot_2629
    );
  MIPSProcInst_registers_registers_29_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_28_dpot_2630
    );
  MIPSProcInst_registers_registers_29_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_29_dpot_2631
    );
  MIPSProcInst_registers_registers_29_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_30_dpot_2632
    );
  MIPSProcInst_registers_registers_29_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_29(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0543_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_29_31_dpot_2633
    );
  MIPSProcInst_registers_n0536_inv1_rstpot : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_13_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0536_inv1_rstpot_2634
    );
  MIPSProcInst_registers_registers_28_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_0_dpot_2636
    );
  MIPSProcInst_registers_registers_28_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_1_dpot_2637
    );
  MIPSProcInst_registers_registers_28_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_2_dpot_2638
    );
  MIPSProcInst_registers_registers_28_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_3_dpot_2639
    );
  MIPSProcInst_registers_registers_28_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_4_dpot_2640
    );
  MIPSProcInst_registers_registers_28_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_5_dpot_2641
    );
  MIPSProcInst_registers_registers_28_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_6_dpot_2642
    );
  MIPSProcInst_registers_registers_28_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_7_dpot_2643
    );
  MIPSProcInst_registers_registers_28_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_8_dpot_2644
    );
  MIPSProcInst_registers_registers_28_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_9_dpot_2645
    );
  MIPSProcInst_registers_registers_28_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_10_dpot_2646
    );
  MIPSProcInst_registers_registers_28_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_11_dpot_2647
    );
  MIPSProcInst_registers_registers_28_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_12_dpot_2648
    );
  MIPSProcInst_registers_registers_28_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_13_dpot_2649
    );
  MIPSProcInst_registers_registers_28_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_14_dpot_2650
    );
  MIPSProcInst_registers_registers_28_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_15_dpot_2651
    );
  MIPSProcInst_registers_registers_28_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot_2634,
      O => MIPSProcInst_registers_registers_28_16_dpot_2652
    );
  MIPSProcInst_registers_registers_28_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_17_dpot_2653
    );
  MIPSProcInst_registers_registers_28_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_18_dpot_2654
    );
  MIPSProcInst_registers_registers_28_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_19_dpot_2655
    );
  MIPSProcInst_registers_registers_28_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_20_dpot_2656
    );
  MIPSProcInst_registers_registers_28_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_21_dpot_2657
    );
  MIPSProcInst_registers_registers_28_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_22_dpot_2658
    );
  MIPSProcInst_registers_registers_28_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_23_dpot_2659
    );
  MIPSProcInst_registers_registers_28_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_24_dpot_2660
    );
  MIPSProcInst_registers_registers_28_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_25_dpot_2661
    );
  MIPSProcInst_registers_registers_28_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_26_dpot_2662
    );
  MIPSProcInst_registers_registers_28_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_27_dpot_2663
    );
  MIPSProcInst_registers_registers_28_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_28_dpot_2664
    );
  MIPSProcInst_registers_registers_28_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_29_dpot_2665
    );
  MIPSProcInst_registers_registers_28_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_30_dpot_2666
    );
  MIPSProcInst_registers_registers_28_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_28(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0536_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_28_31_dpot_2667
    );
  MIPSProcInst_registers_n0529_inv1_rstpot : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0529_inv1_rstpot_2668
    );
  MIPSProcInst_registers_registers_27_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_0_dpot_2670
    );
  MIPSProcInst_registers_registers_27_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_1_dpot_2671
    );
  MIPSProcInst_registers_registers_27_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_2_dpot_2672
    );
  MIPSProcInst_registers_registers_27_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_3_dpot_2673
    );
  MIPSProcInst_registers_registers_27_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_4_dpot_2674
    );
  MIPSProcInst_registers_registers_27_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_5_dpot_2675
    );
  MIPSProcInst_registers_registers_27_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_6_dpot_2676
    );
  MIPSProcInst_registers_registers_27_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_7_dpot_2677
    );
  MIPSProcInst_registers_registers_27_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_8_dpot_2678
    );
  MIPSProcInst_registers_registers_27_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_9_dpot_2679
    );
  MIPSProcInst_registers_registers_27_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_10_dpot_2680
    );
  MIPSProcInst_registers_registers_27_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_11_dpot_2681
    );
  MIPSProcInst_registers_registers_27_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_12_dpot_2682
    );
  MIPSProcInst_registers_registers_27_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_13_dpot_2683
    );
  MIPSProcInst_registers_registers_27_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_14_dpot_2684
    );
  MIPSProcInst_registers_registers_27_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_15_dpot_2685
    );
  MIPSProcInst_registers_registers_27_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot_2668,
      O => MIPSProcInst_registers_registers_27_16_dpot_2686
    );
  MIPSProcInst_registers_registers_27_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_17_dpot_2687
    );
  MIPSProcInst_registers_registers_27_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_18_dpot_2688
    );
  MIPSProcInst_registers_registers_27_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_19_dpot_2689
    );
  MIPSProcInst_registers_registers_27_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_20_dpot_2690
    );
  MIPSProcInst_registers_registers_27_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_21_dpot_2691
    );
  MIPSProcInst_registers_registers_27_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_22_dpot_2692
    );
  MIPSProcInst_registers_registers_27_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_23_dpot_2693
    );
  MIPSProcInst_registers_registers_27_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_24_dpot_2694
    );
  MIPSProcInst_registers_registers_27_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_25_dpot_2695
    );
  MIPSProcInst_registers_registers_27_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_26_dpot_2696
    );
  MIPSProcInst_registers_registers_27_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_27_dpot_2697
    );
  MIPSProcInst_registers_registers_27_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_28_dpot_2698
    );
  MIPSProcInst_registers_registers_27_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_29_dpot_2699
    );
  MIPSProcInst_registers_registers_27_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_30_dpot_2700
    );
  MIPSProcInst_registers_registers_27_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_27(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0529_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_27_31_dpot_2701
    );
  MIPSProcInst_registers_n0522_inv1_rstpot : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_12_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0522_inv1_rstpot_2702
    );
  MIPSProcInst_registers_registers_26_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_0_dpot_2704
    );
  MIPSProcInst_registers_registers_26_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_1_dpot_2705
    );
  MIPSProcInst_registers_registers_26_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_2_dpot_2706
    );
  MIPSProcInst_registers_registers_26_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_3_dpot_2707
    );
  MIPSProcInst_registers_registers_26_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_4_dpot_2708
    );
  MIPSProcInst_registers_registers_26_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_5_dpot_2709
    );
  MIPSProcInst_registers_registers_26_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_6_dpot_2710
    );
  MIPSProcInst_registers_registers_26_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_7_dpot_2711
    );
  MIPSProcInst_registers_registers_26_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_8_dpot_2712
    );
  MIPSProcInst_registers_registers_26_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_9_dpot_2713
    );
  MIPSProcInst_registers_registers_26_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_10_dpot_2714
    );
  MIPSProcInst_registers_registers_26_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_11_dpot_2715
    );
  MIPSProcInst_registers_registers_26_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_12_dpot_2716
    );
  MIPSProcInst_registers_registers_26_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_13_dpot_2717
    );
  MIPSProcInst_registers_registers_26_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_14_dpot_2718
    );
  MIPSProcInst_registers_registers_26_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_15_dpot_2719
    );
  MIPSProcInst_registers_registers_26_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot_2702,
      O => MIPSProcInst_registers_registers_26_16_dpot_2720
    );
  MIPSProcInst_registers_registers_26_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_17_dpot_2721
    );
  MIPSProcInst_registers_registers_26_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_18_dpot_2722
    );
  MIPSProcInst_registers_registers_26_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_19_dpot_2723
    );
  MIPSProcInst_registers_registers_26_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_20_dpot_2724
    );
  MIPSProcInst_registers_registers_26_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_21_dpot_2725
    );
  MIPSProcInst_registers_registers_26_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_22_dpot_2726
    );
  MIPSProcInst_registers_registers_26_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_23_dpot_2727
    );
  MIPSProcInst_registers_registers_26_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_24_dpot_2728
    );
  MIPSProcInst_registers_registers_26_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_25_dpot_2729
    );
  MIPSProcInst_registers_registers_26_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_26_dpot_2730
    );
  MIPSProcInst_registers_registers_26_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_27_dpot_2731
    );
  MIPSProcInst_registers_registers_26_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_28_dpot_2732
    );
  MIPSProcInst_registers_registers_26_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_29_dpot_2733
    );
  MIPSProcInst_registers_registers_26_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_30_dpot_2734
    );
  MIPSProcInst_registers_registers_26_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_26(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0522_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_26_31_dpot_2735
    );
  MIPSProcInst_registers_n0515_inv1_rstpot : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0515_inv1_rstpot_2736
    );
  MIPSProcInst_registers_registers_25_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_0_dpot_2738
    );
  MIPSProcInst_registers_registers_25_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_1_dpot_2739
    );
  MIPSProcInst_registers_registers_25_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_2_dpot_2740
    );
  MIPSProcInst_registers_registers_25_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_3_dpot_2741
    );
  MIPSProcInst_registers_registers_25_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_4_dpot_2742
    );
  MIPSProcInst_registers_registers_25_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_5_dpot_2743
    );
  MIPSProcInst_registers_registers_25_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_6_dpot_2744
    );
  MIPSProcInst_registers_registers_25_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_7_dpot_2745
    );
  MIPSProcInst_registers_registers_25_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_8_dpot_2746
    );
  MIPSProcInst_registers_registers_25_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_9_dpot_2747
    );
  MIPSProcInst_registers_registers_25_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_10_dpot_2748
    );
  MIPSProcInst_registers_registers_25_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_11_dpot_2749
    );
  MIPSProcInst_registers_registers_25_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_12_dpot_2750
    );
  MIPSProcInst_registers_registers_25_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_13_dpot_2751
    );
  MIPSProcInst_registers_registers_25_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_14_dpot_2752
    );
  MIPSProcInst_registers_registers_25_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_15_dpot_2753
    );
  MIPSProcInst_registers_registers_25_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot_2736,
      O => MIPSProcInst_registers_registers_25_16_dpot_2754
    );
  MIPSProcInst_registers_registers_25_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_17_dpot_2755
    );
  MIPSProcInst_registers_registers_25_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_18_dpot_2756
    );
  MIPSProcInst_registers_registers_25_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_19_dpot_2757
    );
  MIPSProcInst_registers_registers_25_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_20_dpot_2758
    );
  MIPSProcInst_registers_registers_25_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_21_dpot_2759
    );
  MIPSProcInst_registers_registers_25_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_22_dpot_2760
    );
  MIPSProcInst_registers_registers_25_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_23_dpot_2761
    );
  MIPSProcInst_registers_registers_25_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_24_dpot_2762
    );
  MIPSProcInst_registers_registers_25_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_25_dpot_2763
    );
  MIPSProcInst_registers_registers_25_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_26_dpot_2764
    );
  MIPSProcInst_registers_registers_25_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_27_dpot_2765
    );
  MIPSProcInst_registers_registers_25_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_28_dpot_2766
    );
  MIPSProcInst_registers_registers_25_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_29_dpot_2767
    );
  MIPSProcInst_registers_registers_25_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_30_dpot_2768
    );
  MIPSProcInst_registers_registers_25_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_25(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0515_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_25_31_dpot_2769
    );
  MIPSProcInst_registers_n0508_inv1_rstpot : LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_14_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0508_inv1_rstpot_2770
    );
  MIPSProcInst_registers_registers_24_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_0_dpot_2772
    );
  MIPSProcInst_registers_registers_24_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_1_dpot_2773
    );
  MIPSProcInst_registers_registers_24_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_2_dpot_2774
    );
  MIPSProcInst_registers_registers_24_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_3_dpot_2775
    );
  MIPSProcInst_registers_registers_24_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_4_dpot_2776
    );
  MIPSProcInst_registers_registers_24_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_5_dpot_2777
    );
  MIPSProcInst_registers_registers_24_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_6_dpot_2778
    );
  MIPSProcInst_registers_registers_24_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_7_dpot_2779
    );
  MIPSProcInst_registers_registers_24_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_8_dpot_2780
    );
  MIPSProcInst_registers_registers_24_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_9_dpot_2781
    );
  MIPSProcInst_registers_registers_24_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_10_dpot_2782
    );
  MIPSProcInst_registers_registers_24_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_11_dpot_2783
    );
  MIPSProcInst_registers_registers_24_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_12_dpot_2784
    );
  MIPSProcInst_registers_registers_24_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_13_dpot_2785
    );
  MIPSProcInst_registers_registers_24_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_14_dpot_2786
    );
  MIPSProcInst_registers_registers_24_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_15_dpot_2787
    );
  MIPSProcInst_registers_registers_24_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot_2770,
      O => MIPSProcInst_registers_registers_24_16_dpot_2788
    );
  MIPSProcInst_registers_registers_24_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_17_dpot_2789
    );
  MIPSProcInst_registers_registers_24_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_18_dpot_2790
    );
  MIPSProcInst_registers_registers_24_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_19_dpot_2791
    );
  MIPSProcInst_registers_registers_24_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_20_dpot_2792
    );
  MIPSProcInst_registers_registers_24_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_21_dpot_2793
    );
  MIPSProcInst_registers_registers_24_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_22_dpot_2794
    );
  MIPSProcInst_registers_registers_24_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_23_dpot_2795
    );
  MIPSProcInst_registers_registers_24_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_24_dpot_2796
    );
  MIPSProcInst_registers_registers_24_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_25_dpot_2797
    );
  MIPSProcInst_registers_registers_24_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_26_dpot_2798
    );
  MIPSProcInst_registers_registers_24_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_27_dpot_2799
    );
  MIPSProcInst_registers_registers_24_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_28_dpot_2800
    );
  MIPSProcInst_registers_registers_24_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_29_dpot_2801
    );
  MIPSProcInst_registers_registers_24_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_30_dpot_2802
    );
  MIPSProcInst_registers_registers_24_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_24(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0508_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_24_31_dpot_2803
    );
  MIPSProcInst_registers_n0501_inv1_rstpot : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0501_inv1_rstpot_2804
    );
  MIPSProcInst_registers_registers_23_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_0_dpot_2806
    );
  MIPSProcInst_registers_registers_23_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_1_dpot_2807
    );
  MIPSProcInst_registers_registers_23_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_2_dpot_2808
    );
  MIPSProcInst_registers_registers_23_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_3_dpot_2809
    );
  MIPSProcInst_registers_registers_23_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_4_dpot_2810
    );
  MIPSProcInst_registers_registers_23_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_5_dpot_2811
    );
  MIPSProcInst_registers_registers_23_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_6_dpot_2812
    );
  MIPSProcInst_registers_registers_23_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_7_dpot_2813
    );
  MIPSProcInst_registers_registers_23_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_8_dpot_2814
    );
  MIPSProcInst_registers_registers_23_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_9_dpot_2815
    );
  MIPSProcInst_registers_registers_23_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_10_dpot_2816
    );
  MIPSProcInst_registers_registers_23_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_11_dpot_2817
    );
  MIPSProcInst_registers_registers_23_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_12_dpot_2818
    );
  MIPSProcInst_registers_registers_23_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_13_dpot_2819
    );
  MIPSProcInst_registers_registers_23_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_14_dpot_2820
    );
  MIPSProcInst_registers_registers_23_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_15_dpot_2821
    );
  MIPSProcInst_registers_registers_23_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot_2804,
      O => MIPSProcInst_registers_registers_23_16_dpot_2822
    );
  MIPSProcInst_registers_registers_23_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_17_dpot_2823
    );
  MIPSProcInst_registers_registers_23_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_18_dpot_2824
    );
  MIPSProcInst_registers_registers_23_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_19_dpot_2825
    );
  MIPSProcInst_registers_registers_23_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_20_dpot_2826
    );
  MIPSProcInst_registers_registers_23_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_21_dpot_2827
    );
  MIPSProcInst_registers_registers_23_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_22_dpot_2828
    );
  MIPSProcInst_registers_registers_23_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_23_dpot_2829
    );
  MIPSProcInst_registers_registers_23_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_24_dpot_2830
    );
  MIPSProcInst_registers_registers_23_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_25_dpot_2831
    );
  MIPSProcInst_registers_registers_23_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_26_dpot_2832
    );
  MIPSProcInst_registers_registers_23_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_27_dpot_2833
    );
  MIPSProcInst_registers_registers_23_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_28_dpot_2834
    );
  MIPSProcInst_registers_registers_23_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_29_dpot_2835
    );
  MIPSProcInst_registers_registers_23_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_30_dpot_2836
    );
  MIPSProcInst_registers_registers_23_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_23(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0501_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_23_31_dpot_2837
    );
  MIPSProcInst_registers_n0494_inv1_rstpot : LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0494_inv1_rstpot_2838
    );
  MIPSProcInst_registers_registers_22_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_0_dpot_2840
    );
  MIPSProcInst_registers_registers_22_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_1_dpot_2841
    );
  MIPSProcInst_registers_registers_22_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_2_dpot_2842
    );
  MIPSProcInst_registers_registers_22_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_3_dpot_2843
    );
  MIPSProcInst_registers_registers_22_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_4_dpot_2844
    );
  MIPSProcInst_registers_registers_22_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_5_dpot_2845
    );
  MIPSProcInst_registers_registers_22_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_6_dpot_2846
    );
  MIPSProcInst_registers_registers_22_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_7_dpot_2847
    );
  MIPSProcInst_registers_registers_22_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_8_dpot_2848
    );
  MIPSProcInst_registers_registers_22_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_9_dpot_2849
    );
  MIPSProcInst_registers_registers_22_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_10_dpot_2850
    );
  MIPSProcInst_registers_registers_22_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_11_dpot_2851
    );
  MIPSProcInst_registers_registers_22_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_12_dpot_2852
    );
  MIPSProcInst_registers_registers_22_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_13_dpot_2853
    );
  MIPSProcInst_registers_registers_22_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_14_dpot_2854
    );
  MIPSProcInst_registers_registers_22_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_15_dpot_2855
    );
  MIPSProcInst_registers_registers_22_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot_2838,
      O => MIPSProcInst_registers_registers_22_16_dpot_2856
    );
  MIPSProcInst_registers_registers_22_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_17_dpot_2857
    );
  MIPSProcInst_registers_registers_22_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_18_dpot_2858
    );
  MIPSProcInst_registers_registers_22_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_19_dpot_2859
    );
  MIPSProcInst_registers_registers_22_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_20_dpot_2860
    );
  MIPSProcInst_registers_registers_22_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_21_dpot_2861
    );
  MIPSProcInst_registers_registers_22_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_22_dpot_2862
    );
  MIPSProcInst_registers_registers_22_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_23_dpot_2863
    );
  MIPSProcInst_registers_registers_22_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_24_dpot_2864
    );
  MIPSProcInst_registers_registers_22_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_25_dpot_2865
    );
  MIPSProcInst_registers_registers_22_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_26_dpot_2866
    );
  MIPSProcInst_registers_registers_22_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_27_dpot_2867
    );
  MIPSProcInst_registers_registers_22_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_28_dpot_2868
    );
  MIPSProcInst_registers_registers_22_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_29_dpot_2869
    );
  MIPSProcInst_registers_registers_22_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_30_dpot_2870
    );
  MIPSProcInst_registers_registers_22_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_22(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0494_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_22_31_dpot_2871
    );
  MIPSProcInst_registers_n0487_inv1_rstpot : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0487_inv1_rstpot_2872
    );
  MIPSProcInst_registers_registers_21_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_0_dpot_2874
    );
  MIPSProcInst_registers_registers_21_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_1_dpot_2875
    );
  MIPSProcInst_registers_registers_21_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_2_dpot_2876
    );
  MIPSProcInst_registers_registers_21_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_3_dpot_2877
    );
  MIPSProcInst_registers_registers_21_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_4_dpot_2878
    );
  MIPSProcInst_registers_registers_21_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_5_dpot_2879
    );
  MIPSProcInst_registers_registers_21_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_6_dpot_2880
    );
  MIPSProcInst_registers_registers_21_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_7_dpot_2881
    );
  MIPSProcInst_registers_registers_21_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_8_dpot_2882
    );
  MIPSProcInst_registers_registers_21_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_9_dpot_2883
    );
  MIPSProcInst_registers_registers_21_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_10_dpot_2884
    );
  MIPSProcInst_registers_registers_21_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_11_dpot_2885
    );
  MIPSProcInst_registers_registers_21_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_12_dpot_2886
    );
  MIPSProcInst_registers_registers_21_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_13_dpot_2887
    );
  MIPSProcInst_registers_registers_21_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_14_dpot_2888
    );
  MIPSProcInst_registers_registers_21_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_15_dpot_2889
    );
  MIPSProcInst_registers_registers_21_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot_2872,
      O => MIPSProcInst_registers_registers_21_16_dpot_2890
    );
  MIPSProcInst_registers_registers_21_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_17_dpot_2891
    );
  MIPSProcInst_registers_registers_21_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_18_dpot_2892
    );
  MIPSProcInst_registers_registers_21_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_19_dpot_2893
    );
  MIPSProcInst_registers_registers_21_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_20_dpot_2894
    );
  MIPSProcInst_registers_registers_21_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_21_dpot_2895
    );
  MIPSProcInst_registers_registers_21_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_22_dpot_2896
    );
  MIPSProcInst_registers_registers_21_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_23_dpot_2897
    );
  MIPSProcInst_registers_registers_21_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_24_dpot_2898
    );
  MIPSProcInst_registers_registers_21_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_25_dpot_2899
    );
  MIPSProcInst_registers_registers_21_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_26_dpot_2900
    );
  MIPSProcInst_registers_registers_21_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_27_dpot_2901
    );
  MIPSProcInst_registers_registers_21_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_28_dpot_2902
    );
  MIPSProcInst_registers_registers_21_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_29_dpot_2903
    );
  MIPSProcInst_registers_registers_21_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_30_dpot_2904
    );
  MIPSProcInst_registers_registers_21_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_21(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0487_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_21_31_dpot_2905
    );
  MIPSProcInst_registers_n0480_inv1_rstpot : LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0480_inv1_rstpot_2906
    );
  MIPSProcInst_registers_registers_20_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_0_dpot_2908
    );
  MIPSProcInst_registers_registers_20_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_1_dpot_2909
    );
  MIPSProcInst_registers_registers_20_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_2_dpot_2910
    );
  MIPSProcInst_registers_registers_20_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_3_dpot_2911
    );
  MIPSProcInst_registers_registers_20_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_4_dpot_2912
    );
  MIPSProcInst_registers_registers_20_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_5_dpot_2913
    );
  MIPSProcInst_registers_registers_20_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_6_dpot_2914
    );
  MIPSProcInst_registers_registers_20_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_7_dpot_2915
    );
  MIPSProcInst_registers_registers_20_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_8_dpot_2916
    );
  MIPSProcInst_registers_registers_20_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_9_dpot_2917
    );
  MIPSProcInst_registers_registers_20_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_10_dpot_2918
    );
  MIPSProcInst_registers_registers_20_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_11_dpot_2919
    );
  MIPSProcInst_registers_registers_20_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_12_dpot_2920
    );
  MIPSProcInst_registers_registers_20_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_13_dpot_2921
    );
  MIPSProcInst_registers_registers_20_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_14_dpot_2922
    );
  MIPSProcInst_registers_registers_20_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_15_dpot_2923
    );
  MIPSProcInst_registers_registers_20_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot_2906,
      O => MIPSProcInst_registers_registers_20_16_dpot_2924
    );
  MIPSProcInst_registers_registers_20_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_17_dpot_2925
    );
  MIPSProcInst_registers_registers_20_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_18_dpot_2926
    );
  MIPSProcInst_registers_registers_20_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_19_dpot_2927
    );
  MIPSProcInst_registers_registers_20_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_20_dpot_2928
    );
  MIPSProcInst_registers_registers_20_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_21_dpot_2929
    );
  MIPSProcInst_registers_registers_20_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_22_dpot_2930
    );
  MIPSProcInst_registers_registers_20_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_23_dpot_2931
    );
  MIPSProcInst_registers_registers_20_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_24_dpot_2932
    );
  MIPSProcInst_registers_registers_20_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_25_dpot_2933
    );
  MIPSProcInst_registers_registers_20_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_26_dpot_2934
    );
  MIPSProcInst_registers_registers_20_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_27_dpot_2935
    );
  MIPSProcInst_registers_registers_20_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_28_dpot_2936
    );
  MIPSProcInst_registers_registers_20_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_29_dpot_2937
    );
  MIPSProcInst_registers_registers_20_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_30_dpot_2938
    );
  MIPSProcInst_registers_registers_20_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_20(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0480_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_20_31_dpot_2939
    );
  MIPSProcInst_registers_n0473_inv1_rstpot : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0473_inv1_rstpot_2940
    );
  MIPSProcInst_registers_registers_19_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_0_dpot_2942
    );
  MIPSProcInst_registers_registers_19_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_1_dpot_2943
    );
  MIPSProcInst_registers_registers_19_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_2_dpot_2944
    );
  MIPSProcInst_registers_registers_19_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_3_dpot_2945
    );
  MIPSProcInst_registers_registers_19_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_4_dpot_2946
    );
  MIPSProcInst_registers_registers_19_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_5_dpot_2947
    );
  MIPSProcInst_registers_registers_19_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_6_dpot_2948
    );
  MIPSProcInst_registers_registers_19_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_7_dpot_2949
    );
  MIPSProcInst_registers_registers_19_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_8_dpot_2950
    );
  MIPSProcInst_registers_registers_19_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_9_dpot_2951
    );
  MIPSProcInst_registers_registers_19_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_10_dpot_2952
    );
  MIPSProcInst_registers_registers_19_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_11_dpot_2953
    );
  MIPSProcInst_registers_registers_19_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_12_dpot_2954
    );
  MIPSProcInst_registers_registers_19_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_13_dpot_2955
    );
  MIPSProcInst_registers_registers_19_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_14_dpot_2956
    );
  MIPSProcInst_registers_registers_19_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_15_dpot_2957
    );
  MIPSProcInst_registers_registers_19_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot_2940,
      O => MIPSProcInst_registers_registers_19_16_dpot_2958
    );
  MIPSProcInst_registers_registers_19_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_17_dpot_2959
    );
  MIPSProcInst_registers_registers_19_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_18_dpot_2960
    );
  MIPSProcInst_registers_registers_19_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_19_dpot_2961
    );
  MIPSProcInst_registers_registers_19_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_20_dpot_2962
    );
  MIPSProcInst_registers_registers_19_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_21_dpot_2963
    );
  MIPSProcInst_registers_registers_19_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_22_dpot_2964
    );
  MIPSProcInst_registers_registers_19_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_23_dpot_2965
    );
  MIPSProcInst_registers_registers_19_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_24_dpot_2966
    );
  MIPSProcInst_registers_registers_19_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_25_dpot_2967
    );
  MIPSProcInst_registers_registers_19_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_26_dpot_2968
    );
  MIPSProcInst_registers_registers_19_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_27_dpot_2969
    );
  MIPSProcInst_registers_registers_19_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_28_dpot_2970
    );
  MIPSProcInst_registers_registers_19_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_29_dpot_2971
    );
  MIPSProcInst_registers_registers_19_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_30_dpot_2972
    );
  MIPSProcInst_registers_registers_19_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_19(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0473_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_19_31_dpot_2973
    );
  MIPSProcInst_registers_n0466_inv1_rstpot : LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0466_inv1_rstpot_2974
    );
  MIPSProcInst_registers_registers_18_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_0_dpot_2976
    );
  MIPSProcInst_registers_registers_18_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_1_dpot_2977
    );
  MIPSProcInst_registers_registers_18_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_2_dpot_2978
    );
  MIPSProcInst_registers_registers_18_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_3_dpot_2979
    );
  MIPSProcInst_registers_registers_18_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_4_dpot_2980
    );
  MIPSProcInst_registers_registers_18_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_5_dpot_2981
    );
  MIPSProcInst_registers_registers_18_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_6_dpot_2982
    );
  MIPSProcInst_registers_registers_18_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_7_dpot_2983
    );
  MIPSProcInst_registers_registers_18_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_8_dpot_2984
    );
  MIPSProcInst_registers_registers_18_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_9_dpot_2985
    );
  MIPSProcInst_registers_registers_18_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_10_dpot_2986
    );
  MIPSProcInst_registers_registers_18_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_11_dpot_2987
    );
  MIPSProcInst_registers_registers_18_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_12_dpot_2988
    );
  MIPSProcInst_registers_registers_18_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_13_dpot_2989
    );
  MIPSProcInst_registers_registers_18_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_14_dpot_2990
    );
  MIPSProcInst_registers_registers_18_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_15_dpot_2991
    );
  MIPSProcInst_registers_registers_18_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot_2974,
      O => MIPSProcInst_registers_registers_18_16_dpot_2992
    );
  MIPSProcInst_registers_registers_18_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_17_dpot_2993
    );
  MIPSProcInst_registers_registers_18_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_18_dpot_2994
    );
  MIPSProcInst_registers_registers_18_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_19_dpot_2995
    );
  MIPSProcInst_registers_registers_18_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_20_dpot_2996
    );
  MIPSProcInst_registers_registers_18_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_21_dpot_2997
    );
  MIPSProcInst_registers_registers_18_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_22_dpot_2998
    );
  MIPSProcInst_registers_registers_18_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_23_dpot_2999
    );
  MIPSProcInst_registers_registers_18_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_24_dpot_3000
    );
  MIPSProcInst_registers_registers_18_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_25_dpot_3001
    );
  MIPSProcInst_registers_registers_18_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_26_dpot_3002
    );
  MIPSProcInst_registers_registers_18_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_27_dpot_3003
    );
  MIPSProcInst_registers_registers_18_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_28_dpot_3004
    );
  MIPSProcInst_registers_registers_18_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_29_dpot_3005
    );
  MIPSProcInst_registers_registers_18_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_30_dpot_3006
    );
  MIPSProcInst_registers_registers_18_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_18(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0466_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_18_31_dpot_3007
    );
  MIPSProcInst_registers_n0459_inv1_rstpot : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0459_inv1_rstpot_3008
    );
  MIPSProcInst_registers_registers_17_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_0_dpot_3010
    );
  MIPSProcInst_registers_registers_17_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_1_dpot_3011
    );
  MIPSProcInst_registers_registers_17_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_2_dpot_3012
    );
  MIPSProcInst_registers_registers_17_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_3_dpot_3013
    );
  MIPSProcInst_registers_registers_17_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_4_dpot_3014
    );
  MIPSProcInst_registers_registers_17_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_5_dpot_3015
    );
  MIPSProcInst_registers_registers_17_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_6_dpot_3016
    );
  MIPSProcInst_registers_registers_17_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_7_dpot_3017
    );
  MIPSProcInst_registers_registers_17_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_8_dpot_3018
    );
  MIPSProcInst_registers_registers_17_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_9_dpot_3019
    );
  MIPSProcInst_registers_registers_17_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_10_dpot_3020
    );
  MIPSProcInst_registers_registers_17_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_11_dpot_3021
    );
  MIPSProcInst_registers_registers_17_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_12_dpot_3022
    );
  MIPSProcInst_registers_registers_17_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_13_dpot_3023
    );
  MIPSProcInst_registers_registers_17_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_14_dpot_3024
    );
  MIPSProcInst_registers_registers_17_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_15_dpot_3025
    );
  MIPSProcInst_registers_registers_17_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot_3008,
      O => MIPSProcInst_registers_registers_17_16_dpot_3026
    );
  MIPSProcInst_registers_registers_17_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_17_dpot_3027
    );
  MIPSProcInst_registers_registers_17_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_18_dpot_3028
    );
  MIPSProcInst_registers_registers_17_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_19_dpot_3029
    );
  MIPSProcInst_registers_registers_17_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_20_dpot_3030
    );
  MIPSProcInst_registers_registers_17_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_21_dpot_3031
    );
  MIPSProcInst_registers_registers_17_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_22_dpot_3032
    );
  MIPSProcInst_registers_registers_17_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_23_dpot_3033
    );
  MIPSProcInst_registers_registers_17_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_24_dpot_3034
    );
  MIPSProcInst_registers_registers_17_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_25_dpot_3035
    );
  MIPSProcInst_registers_registers_17_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_26_dpot_3036
    );
  MIPSProcInst_registers_registers_17_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_27_dpot_3037
    );
  MIPSProcInst_registers_registers_17_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_28_dpot_3038
    );
  MIPSProcInst_registers_registers_17_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_29_dpot_3039
    );
  MIPSProcInst_registers_registers_17_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_30_dpot_3040
    );
  MIPSProcInst_registers_registers_17_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_17(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0459_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_17_31_dpot_3041
    );
  MIPSProcInst_registers_n0452_inv1_rstpot : LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0452_inv1_rstpot_3042
    );
  MIPSProcInst_registers_registers_16_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_0_dpot_3044
    );
  MIPSProcInst_registers_registers_16_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_1_dpot_3045
    );
  MIPSProcInst_registers_registers_16_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_2_dpot_3046
    );
  MIPSProcInst_registers_registers_16_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_3_dpot_3047
    );
  MIPSProcInst_registers_registers_16_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_4_dpot_3048
    );
  MIPSProcInst_registers_registers_16_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_5_dpot_3049
    );
  MIPSProcInst_registers_registers_16_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_6_dpot_3050
    );
  MIPSProcInst_registers_registers_16_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_7_dpot_3051
    );
  MIPSProcInst_registers_registers_16_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_8_dpot_3052
    );
  MIPSProcInst_registers_registers_16_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_9_dpot_3053
    );
  MIPSProcInst_registers_registers_16_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_10_dpot_3054
    );
  MIPSProcInst_registers_registers_16_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_11_dpot_3055
    );
  MIPSProcInst_registers_registers_16_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_12_dpot_3056
    );
  MIPSProcInst_registers_registers_16_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_13_dpot_3057
    );
  MIPSProcInst_registers_registers_16_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_14_dpot_3058
    );
  MIPSProcInst_registers_registers_16_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_15_dpot_3059
    );
  MIPSProcInst_registers_registers_16_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot_3042,
      O => MIPSProcInst_registers_registers_16_16_dpot_3060
    );
  MIPSProcInst_registers_registers_16_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_17_dpot_3061
    );
  MIPSProcInst_registers_registers_16_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_18_dpot_3062
    );
  MIPSProcInst_registers_registers_16_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_19_dpot_3063
    );
  MIPSProcInst_registers_registers_16_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_20_dpot_3064
    );
  MIPSProcInst_registers_registers_16_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_21_dpot_3065
    );
  MIPSProcInst_registers_registers_16_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_22_dpot_3066
    );
  MIPSProcInst_registers_registers_16_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_23_dpot_3067
    );
  MIPSProcInst_registers_registers_16_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_24_dpot_3068
    );
  MIPSProcInst_registers_registers_16_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_25_dpot_3069
    );
  MIPSProcInst_registers_registers_16_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_26_dpot_3070
    );
  MIPSProcInst_registers_registers_16_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_27_dpot_3071
    );
  MIPSProcInst_registers_registers_16_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_28_dpot_3072
    );
  MIPSProcInst_registers_registers_16_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_29_dpot_3073
    );
  MIPSProcInst_registers_registers_16_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_30_dpot_3074
    );
  MIPSProcInst_registers_registers_16_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_16(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0452_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_16_31_dpot_3075
    );
  MIPSProcInst_registers_n0445_inv1_rstpot : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0445_inv1_rstpot_3076
    );
  MIPSProcInst_registers_registers_15_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_0_dpot_3078
    );
  MIPSProcInst_registers_registers_15_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_1_dpot_3079
    );
  MIPSProcInst_registers_registers_15_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_2_dpot_3080
    );
  MIPSProcInst_registers_registers_15_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_3_dpot_3081
    );
  MIPSProcInst_registers_registers_15_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_4_dpot_3082
    );
  MIPSProcInst_registers_registers_15_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_5_dpot_3083
    );
  MIPSProcInst_registers_registers_15_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_6_dpot_3084
    );
  MIPSProcInst_registers_registers_15_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_7_dpot_3085
    );
  MIPSProcInst_registers_registers_15_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_8_dpot_3086
    );
  MIPSProcInst_registers_registers_15_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_9_dpot_3087
    );
  MIPSProcInst_registers_registers_15_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_10_dpot_3088
    );
  MIPSProcInst_registers_registers_15_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_11_dpot_3089
    );
  MIPSProcInst_registers_registers_15_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_12_dpot_3090
    );
  MIPSProcInst_registers_registers_15_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_13_dpot_3091
    );
  MIPSProcInst_registers_registers_15_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_14_dpot_3092
    );
  MIPSProcInst_registers_registers_15_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_15_dpot_3093
    );
  MIPSProcInst_registers_registers_15_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot_3076,
      O => MIPSProcInst_registers_registers_15_16_dpot_3094
    );
  MIPSProcInst_registers_registers_15_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_17_dpot_3095
    );
  MIPSProcInst_registers_registers_15_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_18_dpot_3096
    );
  MIPSProcInst_registers_registers_15_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_19_dpot_3097
    );
  MIPSProcInst_registers_registers_15_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_20_dpot_3098
    );
  MIPSProcInst_registers_registers_15_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_21_dpot_3099
    );
  MIPSProcInst_registers_registers_15_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_22_dpot_3100
    );
  MIPSProcInst_registers_registers_15_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_23_dpot_3101
    );
  MIPSProcInst_registers_registers_15_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_24_dpot_3102
    );
  MIPSProcInst_registers_registers_15_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_25_dpot_3103
    );
  MIPSProcInst_registers_registers_15_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_26_dpot_3104
    );
  MIPSProcInst_registers_registers_15_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_27_dpot_3105
    );
  MIPSProcInst_registers_registers_15_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_28_dpot_3106
    );
  MIPSProcInst_registers_registers_15_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_29_dpot_3107
    );
  MIPSProcInst_registers_registers_15_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_30_dpot_3108
    );
  MIPSProcInst_registers_registers_15_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_15(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0445_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_15_31_dpot_3109
    );
  MIPSProcInst_registers_n0438_inv1_rstpot : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0438_inv1_rstpot_3110
    );
  MIPSProcInst_registers_registers_14_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_0_dpot_3112
    );
  MIPSProcInst_registers_registers_14_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_1_dpot_3113
    );
  MIPSProcInst_registers_registers_14_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_2_dpot_3114
    );
  MIPSProcInst_registers_registers_14_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_3_dpot_3115
    );
  MIPSProcInst_registers_registers_14_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_4_dpot_3116
    );
  MIPSProcInst_registers_registers_14_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_5_dpot_3117
    );
  MIPSProcInst_registers_registers_14_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_6_dpot_3118
    );
  MIPSProcInst_registers_registers_14_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_7_dpot_3119
    );
  MIPSProcInst_registers_registers_14_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_8_dpot_3120
    );
  MIPSProcInst_registers_registers_14_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_9_dpot_3121
    );
  MIPSProcInst_registers_registers_14_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_10_dpot_3122
    );
  MIPSProcInst_registers_registers_14_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_11_dpot_3123
    );
  MIPSProcInst_registers_registers_14_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_12_dpot_3124
    );
  MIPSProcInst_registers_registers_14_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_13_dpot_3125
    );
  MIPSProcInst_registers_registers_14_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_14_dpot_3126
    );
  MIPSProcInst_registers_registers_14_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_15_dpot_3127
    );
  MIPSProcInst_registers_registers_14_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot_3110,
      O => MIPSProcInst_registers_registers_14_16_dpot_3128
    );
  MIPSProcInst_registers_registers_14_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_17_dpot_3129
    );
  MIPSProcInst_registers_registers_14_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_18_dpot_3130
    );
  MIPSProcInst_registers_registers_14_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_19_dpot_3131
    );
  MIPSProcInst_registers_registers_14_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_20_dpot_3132
    );
  MIPSProcInst_registers_registers_14_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_21_dpot_3133
    );
  MIPSProcInst_registers_registers_14_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_22_dpot_3134
    );
  MIPSProcInst_registers_registers_14_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_23_dpot_3135
    );
  MIPSProcInst_registers_registers_14_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_24_dpot_3136
    );
  MIPSProcInst_registers_registers_14_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_25_dpot_3137
    );
  MIPSProcInst_registers_registers_14_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_26_dpot_3138
    );
  MIPSProcInst_registers_registers_14_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_27_dpot_3139
    );
  MIPSProcInst_registers_registers_14_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_28_dpot_3140
    );
  MIPSProcInst_registers_registers_14_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_29_dpot_3141
    );
  MIPSProcInst_registers_registers_14_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_30_dpot_3142
    );
  MIPSProcInst_registers_registers_14_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_14(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0438_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_14_31_dpot_3143
    );
  MIPSProcInst_registers_n0431_inv1_rstpot : LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0431_inv1_rstpot_3144
    );
  MIPSProcInst_registers_registers_13_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_0_dpot_3146
    );
  MIPSProcInst_registers_registers_13_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_1_dpot_3147
    );
  MIPSProcInst_registers_registers_13_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_2_dpot_3148
    );
  MIPSProcInst_registers_registers_13_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_3_dpot_3149
    );
  MIPSProcInst_registers_registers_13_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_4_dpot_3150
    );
  MIPSProcInst_registers_registers_13_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_5_dpot_3151
    );
  MIPSProcInst_registers_registers_13_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_6_dpot_3152
    );
  MIPSProcInst_registers_registers_13_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_7_dpot_3153
    );
  MIPSProcInst_registers_registers_13_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_8_dpot_3154
    );
  MIPSProcInst_registers_registers_13_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_9_dpot_3155
    );
  MIPSProcInst_registers_registers_13_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_10_dpot_3156
    );
  MIPSProcInst_registers_registers_13_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_11_dpot_3157
    );
  MIPSProcInst_registers_registers_13_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_12_dpot_3158
    );
  MIPSProcInst_registers_registers_13_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_13_dpot_3159
    );
  MIPSProcInst_registers_registers_13_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_14_dpot_3160
    );
  MIPSProcInst_registers_registers_13_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_15_dpot_3161
    );
  MIPSProcInst_registers_registers_13_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot_3144,
      O => MIPSProcInst_registers_registers_13_16_dpot_3162
    );
  MIPSProcInst_registers_registers_13_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_17_dpot_3163
    );
  MIPSProcInst_registers_registers_13_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_18_dpot_3164
    );
  MIPSProcInst_registers_registers_13_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_19_dpot_3165
    );
  MIPSProcInst_registers_registers_13_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_20_dpot_3166
    );
  MIPSProcInst_registers_registers_13_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_21_dpot_3167
    );
  MIPSProcInst_registers_registers_13_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_22_dpot_3168
    );
  MIPSProcInst_registers_registers_13_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_23_dpot_3169
    );
  MIPSProcInst_registers_registers_13_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_24_dpot_3170
    );
  MIPSProcInst_registers_registers_13_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_25_dpot_3171
    );
  MIPSProcInst_registers_registers_13_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_26_dpot_3172
    );
  MIPSProcInst_registers_registers_13_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_27_dpot_3173
    );
  MIPSProcInst_registers_registers_13_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_28_dpot_3174
    );
  MIPSProcInst_registers_registers_13_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_29_dpot_3175
    );
  MIPSProcInst_registers_registers_13_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_30_dpot_3176
    );
  MIPSProcInst_registers_registers_13_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_13(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0431_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_13_31_dpot_3177
    );
  MIPSProcInst_registers_n0424_inv1_rstpot : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0424_inv1_rstpot_3178
    );
  MIPSProcInst_registers_registers_12_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_0_dpot_3180
    );
  MIPSProcInst_registers_registers_12_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_1_dpot_3181
    );
  MIPSProcInst_registers_registers_12_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_2_dpot_3182
    );
  MIPSProcInst_registers_registers_12_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_3_dpot_3183
    );
  MIPSProcInst_registers_registers_12_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_4_dpot_3184
    );
  MIPSProcInst_registers_registers_12_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_5_dpot_3185
    );
  MIPSProcInst_registers_registers_12_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_6_dpot_3186
    );
  MIPSProcInst_registers_registers_12_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_7_dpot_3187
    );
  MIPSProcInst_registers_registers_12_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_8_dpot_3188
    );
  MIPSProcInst_registers_registers_12_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_9_dpot_3189
    );
  MIPSProcInst_registers_registers_12_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_10_dpot_3190
    );
  MIPSProcInst_registers_registers_12_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_11_dpot_3191
    );
  MIPSProcInst_registers_registers_12_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_12_dpot_3192
    );
  MIPSProcInst_registers_registers_12_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_13_dpot_3193
    );
  MIPSProcInst_registers_registers_12_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_14_dpot_3194
    );
  MIPSProcInst_registers_registers_12_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_15_dpot_3195
    );
  MIPSProcInst_registers_registers_12_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot_3178,
      O => MIPSProcInst_registers_registers_12_16_dpot_3196
    );
  MIPSProcInst_registers_registers_12_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_17_dpot_3197
    );
  MIPSProcInst_registers_registers_12_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_18_dpot_3198
    );
  MIPSProcInst_registers_registers_12_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_19_dpot_3199
    );
  MIPSProcInst_registers_registers_12_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_20_dpot_3200
    );
  MIPSProcInst_registers_registers_12_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_21_dpot_3201
    );
  MIPSProcInst_registers_registers_12_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_22_dpot_3202
    );
  MIPSProcInst_registers_registers_12_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_23_dpot_3203
    );
  MIPSProcInst_registers_registers_12_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_24_dpot_3204
    );
  MIPSProcInst_registers_registers_12_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_25_dpot_3205
    );
  MIPSProcInst_registers_registers_12_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_26_dpot_3206
    );
  MIPSProcInst_registers_registers_12_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_27_dpot_3207
    );
  MIPSProcInst_registers_registers_12_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_28_dpot_3208
    );
  MIPSProcInst_registers_registers_12_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_29_dpot_3209
    );
  MIPSProcInst_registers_registers_12_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_30_dpot_3210
    );
  MIPSProcInst_registers_registers_12_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_12(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0424_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_12_31_dpot_3211
    );
  MIPSProcInst_registers_n0417_inv1_rstpot : LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0417_inv1_rstpot_3212
    );
  MIPSProcInst_registers_registers_11_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_0_dpot_3214
    );
  MIPSProcInst_registers_registers_11_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_1_dpot_3215
    );
  MIPSProcInst_registers_registers_11_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_2_dpot_3216
    );
  MIPSProcInst_registers_registers_11_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_3_dpot_3217
    );
  MIPSProcInst_registers_registers_11_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_4_dpot_3218
    );
  MIPSProcInst_registers_registers_11_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_5_dpot_3219
    );
  MIPSProcInst_registers_registers_11_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_6_dpot_3220
    );
  MIPSProcInst_registers_registers_11_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_7_dpot_3221
    );
  MIPSProcInst_registers_registers_11_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_8_dpot_3222
    );
  MIPSProcInst_registers_registers_11_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_9_dpot_3223
    );
  MIPSProcInst_registers_registers_11_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_10_dpot_3224
    );
  MIPSProcInst_registers_registers_11_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_11_dpot_3225
    );
  MIPSProcInst_registers_registers_11_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_12_dpot_3226
    );
  MIPSProcInst_registers_registers_11_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_13_dpot_3227
    );
  MIPSProcInst_registers_registers_11_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_14_dpot_3228
    );
  MIPSProcInst_registers_registers_11_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_15_dpot_3229
    );
  MIPSProcInst_registers_registers_11_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot_3212,
      O => MIPSProcInst_registers_registers_11_16_dpot_3230
    );
  MIPSProcInst_registers_registers_11_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_17_dpot_3231
    );
  MIPSProcInst_registers_registers_11_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_18_dpot_3232
    );
  MIPSProcInst_registers_registers_11_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_19_dpot_3233
    );
  MIPSProcInst_registers_registers_11_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_20_dpot_3234
    );
  MIPSProcInst_registers_registers_11_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_21_dpot_3235
    );
  MIPSProcInst_registers_registers_11_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_22_dpot_3236
    );
  MIPSProcInst_registers_registers_11_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_23_dpot_3237
    );
  MIPSProcInst_registers_registers_11_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_24_dpot_3238
    );
  MIPSProcInst_registers_registers_11_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_25_dpot_3239
    );
  MIPSProcInst_registers_registers_11_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_26_dpot_3240
    );
  MIPSProcInst_registers_registers_11_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_27_dpot_3241
    );
  MIPSProcInst_registers_registers_11_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_28_dpot_3242
    );
  MIPSProcInst_registers_registers_11_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_29_dpot_3243
    );
  MIPSProcInst_registers_registers_11_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_30_dpot_3244
    );
  MIPSProcInst_registers_registers_11_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_11(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0417_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_11_31_dpot_3245
    );
  MIPSProcInst_registers_n0410_inv1_rstpot : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0410_inv1_rstpot_3246
    );
  MIPSProcInst_registers_registers_10_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_0_dpot_3248
    );
  MIPSProcInst_registers_registers_10_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_1_dpot_3249
    );
  MIPSProcInst_registers_registers_10_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_2_dpot_3250
    );
  MIPSProcInst_registers_registers_10_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_3_dpot_3251
    );
  MIPSProcInst_registers_registers_10_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_4_dpot_3252
    );
  MIPSProcInst_registers_registers_10_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_5_dpot_3253
    );
  MIPSProcInst_registers_registers_10_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_6_dpot_3254
    );
  MIPSProcInst_registers_registers_10_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_7_dpot_3255
    );
  MIPSProcInst_registers_registers_10_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_8_dpot_3256
    );
  MIPSProcInst_registers_registers_10_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_9_dpot_3257
    );
  MIPSProcInst_registers_registers_10_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_10_dpot_3258
    );
  MIPSProcInst_registers_registers_10_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_11_dpot_3259
    );
  MIPSProcInst_registers_registers_10_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_12_dpot_3260
    );
  MIPSProcInst_registers_registers_10_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_13_dpot_3261
    );
  MIPSProcInst_registers_registers_10_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_14_dpot_3262
    );
  MIPSProcInst_registers_registers_10_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_15_dpot_3263
    );
  MIPSProcInst_registers_registers_10_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot_3246,
      O => MIPSProcInst_registers_registers_10_16_dpot_3264
    );
  MIPSProcInst_registers_registers_10_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_17_dpot_3265
    );
  MIPSProcInst_registers_registers_10_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_18_dpot_3266
    );
  MIPSProcInst_registers_registers_10_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_19_dpot_3267
    );
  MIPSProcInst_registers_registers_10_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_20_dpot_3268
    );
  MIPSProcInst_registers_registers_10_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_21_dpot_3269
    );
  MIPSProcInst_registers_registers_10_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_22_dpot_3270
    );
  MIPSProcInst_registers_registers_10_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_23_dpot_3271
    );
  MIPSProcInst_registers_registers_10_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_24_dpot_3272
    );
  MIPSProcInst_registers_registers_10_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_25_dpot_3273
    );
  MIPSProcInst_registers_registers_10_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_26_dpot_3274
    );
  MIPSProcInst_registers_registers_10_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_27_dpot_3275
    );
  MIPSProcInst_registers_registers_10_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_28_dpot_3276
    );
  MIPSProcInst_registers_registers_10_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_29_dpot_3277
    );
  MIPSProcInst_registers_registers_10_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_30_dpot_3278
    );
  MIPSProcInst_registers_registers_10_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_10(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0410_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_10_31_dpot_3279
    );
  MIPSProcInst_registers_n0403_inv1_rstpot : LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0403_inv1_rstpot_3280
    );
  MIPSProcInst_registers_registers_9_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_0_dpot_3282
    );
  MIPSProcInst_registers_registers_9_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_1_dpot_3283
    );
  MIPSProcInst_registers_registers_9_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_2_dpot_3284
    );
  MIPSProcInst_registers_registers_9_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_3_dpot_3285
    );
  MIPSProcInst_registers_registers_9_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_4_dpot_3286
    );
  MIPSProcInst_registers_registers_9_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_5_dpot_3287
    );
  MIPSProcInst_registers_registers_9_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_6_dpot_3288
    );
  MIPSProcInst_registers_registers_9_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_7_dpot_3289
    );
  MIPSProcInst_registers_registers_9_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_8_dpot_3290
    );
  MIPSProcInst_registers_registers_9_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_9_dpot_3291
    );
  MIPSProcInst_registers_registers_9_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_10_dpot_3292
    );
  MIPSProcInst_registers_registers_9_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_11_dpot_3293
    );
  MIPSProcInst_registers_registers_9_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_12_dpot_3294
    );
  MIPSProcInst_registers_registers_9_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_13_dpot_3295
    );
  MIPSProcInst_registers_registers_9_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_14_dpot_3296
    );
  MIPSProcInst_registers_registers_9_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_15_dpot_3297
    );
  MIPSProcInst_registers_registers_9_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot_3280,
      O => MIPSProcInst_registers_registers_9_16_dpot_3298
    );
  MIPSProcInst_registers_registers_9_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_17_dpot_3299
    );
  MIPSProcInst_registers_registers_9_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_18_dpot_3300
    );
  MIPSProcInst_registers_registers_9_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_19_dpot_3301
    );
  MIPSProcInst_registers_registers_9_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_20_dpot_3302
    );
  MIPSProcInst_registers_registers_9_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_21_dpot_3303
    );
  MIPSProcInst_registers_registers_9_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_22_dpot_3304
    );
  MIPSProcInst_registers_registers_9_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_23_dpot_3305
    );
  MIPSProcInst_registers_registers_9_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_24_dpot_3306
    );
  MIPSProcInst_registers_registers_9_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_25_dpot_3307
    );
  MIPSProcInst_registers_registers_9_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_26_dpot_3308
    );
  MIPSProcInst_registers_registers_9_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_27_dpot_3309
    );
  MIPSProcInst_registers_registers_9_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_28_dpot_3310
    );
  MIPSProcInst_registers_registers_9_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_29_dpot_3311
    );
  MIPSProcInst_registers_registers_9_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_30_dpot_3312
    );
  MIPSProcInst_registers_registers_9_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_9(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0403_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_9_31_dpot_3313
    );
  MIPSProcInst_registers_n0396_inv1_rstpot : LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0396_inv1_rstpot_3314
    );
  MIPSProcInst_registers_registers_8_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_0_dpot_3316
    );
  MIPSProcInst_registers_registers_8_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_1_dpot_3317
    );
  MIPSProcInst_registers_registers_8_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_2_dpot_3318
    );
  MIPSProcInst_registers_registers_8_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_3_dpot_3319
    );
  MIPSProcInst_registers_registers_8_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_4_dpot_3320
    );
  MIPSProcInst_registers_registers_8_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_5_dpot_3321
    );
  MIPSProcInst_registers_registers_8_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_6_dpot_3322
    );
  MIPSProcInst_registers_registers_8_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_7_dpot_3323
    );
  MIPSProcInst_registers_registers_8_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_8_dpot_3324
    );
  MIPSProcInst_registers_registers_8_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_9_dpot_3325
    );
  MIPSProcInst_registers_registers_8_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_10_dpot_3326
    );
  MIPSProcInst_registers_registers_8_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_11_dpot_3327
    );
  MIPSProcInst_registers_registers_8_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_12_dpot_3328
    );
  MIPSProcInst_registers_registers_8_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_13_dpot_3329
    );
  MIPSProcInst_registers_registers_8_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_14_dpot_3330
    );
  MIPSProcInst_registers_registers_8_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_15_dpot_3331
    );
  MIPSProcInst_registers_registers_8_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot_3314,
      O => MIPSProcInst_registers_registers_8_16_dpot_3332
    );
  MIPSProcInst_registers_registers_8_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_17_dpot_3333
    );
  MIPSProcInst_registers_registers_8_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_18_dpot_3334
    );
  MIPSProcInst_registers_registers_8_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_19_dpot_3335
    );
  MIPSProcInst_registers_registers_8_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_20_dpot_3336
    );
  MIPSProcInst_registers_registers_8_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_21_dpot_3337
    );
  MIPSProcInst_registers_registers_8_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_22_dpot_3338
    );
  MIPSProcInst_registers_registers_8_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_23_dpot_3339
    );
  MIPSProcInst_registers_registers_8_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_24_dpot_3340
    );
  MIPSProcInst_registers_registers_8_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_25_dpot_3341
    );
  MIPSProcInst_registers_registers_8_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_26_dpot_3342
    );
  MIPSProcInst_registers_registers_8_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_27_dpot_3343
    );
  MIPSProcInst_registers_registers_8_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_28_dpot_3344
    );
  MIPSProcInst_registers_registers_8_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_29_dpot_3345
    );
  MIPSProcInst_registers_registers_8_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_30_dpot_3346
    );
  MIPSProcInst_registers_registers_8_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_8(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0396_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_8_31_dpot_3347
    );
  MIPSProcInst_registers_n0389_inv1_rstpot : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0389_inv1_rstpot_3348
    );
  MIPSProcInst_registers_registers_7_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_0_dpot_3350
    );
  MIPSProcInst_registers_registers_7_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_1_dpot_3351
    );
  MIPSProcInst_registers_registers_7_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_2_dpot_3352
    );
  MIPSProcInst_registers_registers_7_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_3_dpot_3353
    );
  MIPSProcInst_registers_registers_7_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_4_dpot_3354
    );
  MIPSProcInst_registers_registers_7_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_5_dpot_3355
    );
  MIPSProcInst_registers_registers_7_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_6_dpot_3356
    );
  MIPSProcInst_registers_registers_7_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_7_dpot_3357
    );
  MIPSProcInst_registers_registers_7_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_8_dpot_3358
    );
  MIPSProcInst_registers_registers_7_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_9_dpot_3359
    );
  MIPSProcInst_registers_registers_7_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_10_dpot_3360
    );
  MIPSProcInst_registers_registers_7_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_11_dpot_3361
    );
  MIPSProcInst_registers_registers_7_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_12_dpot_3362
    );
  MIPSProcInst_registers_registers_7_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_13_dpot_3363
    );
  MIPSProcInst_registers_registers_7_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_14_dpot_3364
    );
  MIPSProcInst_registers_registers_7_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_15_dpot_3365
    );
  MIPSProcInst_registers_registers_7_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot_3348,
      O => MIPSProcInst_registers_registers_7_16_dpot_3366
    );
  MIPSProcInst_registers_registers_7_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_17_dpot_3367
    );
  MIPSProcInst_registers_registers_7_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_18_dpot_3368
    );
  MIPSProcInst_registers_registers_7_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_19_dpot_3369
    );
  MIPSProcInst_registers_registers_7_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_20_dpot_3370
    );
  MIPSProcInst_registers_registers_7_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_21_dpot_3371
    );
  MIPSProcInst_registers_registers_7_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_22_dpot_3372
    );
  MIPSProcInst_registers_registers_7_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_23_dpot_3373
    );
  MIPSProcInst_registers_registers_7_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_24_dpot_3374
    );
  MIPSProcInst_registers_registers_7_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_25_dpot_3375
    );
  MIPSProcInst_registers_registers_7_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_26_dpot_3376
    );
  MIPSProcInst_registers_registers_7_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_27_dpot_3377
    );
  MIPSProcInst_registers_registers_7_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_28_dpot_3378
    );
  MIPSProcInst_registers_registers_7_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_29_dpot_3379
    );
  MIPSProcInst_registers_registers_7_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_30_dpot_3380
    );
  MIPSProcInst_registers_registers_7_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_7(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0389_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_7_31_dpot_3381
    );
  MIPSProcInst_registers_n0382_inv1_rstpot : LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0382_inv1_rstpot_3382
    );
  MIPSProcInst_registers_registers_6_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_0_dpot_3384
    );
  MIPSProcInst_registers_registers_6_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_1_dpot_3385
    );
  MIPSProcInst_registers_registers_6_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_2_dpot_3386
    );
  MIPSProcInst_registers_registers_6_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_3_dpot_3387
    );
  MIPSProcInst_registers_registers_6_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_4_dpot_3388
    );
  MIPSProcInst_registers_registers_6_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_5_dpot_3389
    );
  MIPSProcInst_registers_registers_6_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_6_dpot_3390
    );
  MIPSProcInst_registers_registers_6_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_7_dpot_3391
    );
  MIPSProcInst_registers_registers_6_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_8_dpot_3392
    );
  MIPSProcInst_registers_registers_6_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_9_dpot_3393
    );
  MIPSProcInst_registers_registers_6_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_10_dpot_3394
    );
  MIPSProcInst_registers_registers_6_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_11_dpot_3395
    );
  MIPSProcInst_registers_registers_6_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_12_dpot_3396
    );
  MIPSProcInst_registers_registers_6_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_13_dpot_3397
    );
  MIPSProcInst_registers_registers_6_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_14_dpot_3398
    );
  MIPSProcInst_registers_registers_6_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_15_dpot_3399
    );
  MIPSProcInst_registers_registers_6_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot_3382,
      O => MIPSProcInst_registers_registers_6_16_dpot_3400
    );
  MIPSProcInst_registers_registers_6_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_17_dpot_3401
    );
  MIPSProcInst_registers_registers_6_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_18_dpot_3402
    );
  MIPSProcInst_registers_registers_6_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_19_dpot_3403
    );
  MIPSProcInst_registers_registers_6_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_20_dpot_3404
    );
  MIPSProcInst_registers_registers_6_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_21_dpot_3405
    );
  MIPSProcInst_registers_registers_6_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_22_dpot_3406
    );
  MIPSProcInst_registers_registers_6_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_23_dpot_3407
    );
  MIPSProcInst_registers_registers_6_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_24_dpot_3408
    );
  MIPSProcInst_registers_registers_6_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_25_dpot_3409
    );
  MIPSProcInst_registers_registers_6_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_26_dpot_3410
    );
  MIPSProcInst_registers_registers_6_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_27_dpot_3411
    );
  MIPSProcInst_registers_registers_6_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_28_dpot_3412
    );
  MIPSProcInst_registers_registers_6_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_29_dpot_3413
    );
  MIPSProcInst_registers_registers_6_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_30_dpot_3414
    );
  MIPSProcInst_registers_registers_6_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_6(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0382_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_6_31_dpot_3415
    );
  MIPSProcInst_registers_n0375_inv1_rstpot : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0375_inv1_rstpot_3416
    );
  MIPSProcInst_registers_registers_5_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_0_dpot_3418
    );
  MIPSProcInst_registers_registers_5_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_1_dpot_3419
    );
  MIPSProcInst_registers_registers_5_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_2_dpot_3420
    );
  MIPSProcInst_registers_registers_5_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_3_dpot_3421
    );
  MIPSProcInst_registers_registers_5_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_4_dpot_3422
    );
  MIPSProcInst_registers_registers_5_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_5_dpot_3423
    );
  MIPSProcInst_registers_registers_5_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_6_dpot_3424
    );
  MIPSProcInst_registers_registers_5_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_7_dpot_3425
    );
  MIPSProcInst_registers_registers_5_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_8_dpot_3426
    );
  MIPSProcInst_registers_registers_5_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_9_dpot_3427
    );
  MIPSProcInst_registers_registers_5_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_10_dpot_3428
    );
  MIPSProcInst_registers_registers_5_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_11_dpot_3429
    );
  MIPSProcInst_registers_registers_5_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_12_dpot_3430
    );
  MIPSProcInst_registers_registers_5_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_13_dpot_3431
    );
  MIPSProcInst_registers_registers_5_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_14_dpot_3432
    );
  MIPSProcInst_registers_registers_5_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_15_dpot_3433
    );
  MIPSProcInst_registers_registers_5_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot_3416,
      O => MIPSProcInst_registers_registers_5_16_dpot_3434
    );
  MIPSProcInst_registers_registers_5_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_17_dpot_3435
    );
  MIPSProcInst_registers_registers_5_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_18_dpot_3436
    );
  MIPSProcInst_registers_registers_5_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_19_dpot_3437
    );
  MIPSProcInst_registers_registers_5_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_20_dpot_3438
    );
  MIPSProcInst_registers_registers_5_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_21_dpot_3439
    );
  MIPSProcInst_registers_registers_5_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_22_dpot_3440
    );
  MIPSProcInst_registers_registers_5_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_23_dpot_3441
    );
  MIPSProcInst_registers_registers_5_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_24_dpot_3442
    );
  MIPSProcInst_registers_registers_5_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_25_dpot_3443
    );
  MIPSProcInst_registers_registers_5_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_26_dpot_3444
    );
  MIPSProcInst_registers_registers_5_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_27_dpot_3445
    );
  MIPSProcInst_registers_registers_5_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_28_dpot_3446
    );
  MIPSProcInst_registers_registers_5_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_29_dpot_3447
    );
  MIPSProcInst_registers_registers_5_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_30_dpot_3448
    );
  MIPSProcInst_registers_registers_5_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_5(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0375_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_5_31_dpot_3449
    );
  MIPSProcInst_registers_n0368_inv1_rstpot : LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0368_inv1_rstpot_3450
    );
  MIPSProcInst_registers_registers_4_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_0_dpot_3452
    );
  MIPSProcInst_registers_registers_4_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_1_dpot_3453
    );
  MIPSProcInst_registers_registers_4_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_2_dpot_3454
    );
  MIPSProcInst_registers_registers_4_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_3_dpot_3455
    );
  MIPSProcInst_registers_registers_4_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_4_dpot_3456
    );
  MIPSProcInst_registers_registers_4_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_5_dpot_3457
    );
  MIPSProcInst_registers_registers_4_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_6_dpot_3458
    );
  MIPSProcInst_registers_registers_4_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_7_dpot_3459
    );
  MIPSProcInst_registers_registers_4_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_8_dpot_3460
    );
  MIPSProcInst_registers_registers_4_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_9_dpot_3461
    );
  MIPSProcInst_registers_registers_4_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_10_dpot_3462
    );
  MIPSProcInst_registers_registers_4_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_11_dpot_3463
    );
  MIPSProcInst_registers_registers_4_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_12_dpot_3464
    );
  MIPSProcInst_registers_registers_4_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_13_dpot_3465
    );
  MIPSProcInst_registers_registers_4_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_14_dpot_3466
    );
  MIPSProcInst_registers_registers_4_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_15_dpot_3467
    );
  MIPSProcInst_registers_registers_4_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot_3450,
      O => MIPSProcInst_registers_registers_4_16_dpot_3468
    );
  MIPSProcInst_registers_registers_4_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_17_dpot_3469
    );
  MIPSProcInst_registers_registers_4_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_18_dpot_3470
    );
  MIPSProcInst_registers_registers_4_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_19_dpot_3471
    );
  MIPSProcInst_registers_registers_4_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_20_dpot_3472
    );
  MIPSProcInst_registers_registers_4_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_21_dpot_3473
    );
  MIPSProcInst_registers_registers_4_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_22_dpot_3474
    );
  MIPSProcInst_registers_registers_4_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_23_dpot_3475
    );
  MIPSProcInst_registers_registers_4_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_24_dpot_3476
    );
  MIPSProcInst_registers_registers_4_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_25_dpot_3477
    );
  MIPSProcInst_registers_registers_4_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_26_dpot_3478
    );
  MIPSProcInst_registers_registers_4_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_27_dpot_3479
    );
  MIPSProcInst_registers_registers_4_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_28_dpot_3480
    );
  MIPSProcInst_registers_registers_4_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_29_dpot_3481
    );
  MIPSProcInst_registers_registers_4_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_30_dpot_3482
    );
  MIPSProcInst_registers_registers_4_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_4(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0368_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_4_31_dpot_3483
    );
  MIPSProcInst_registers_n0361_inv1_rstpot : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0361_inv1_rstpot_3484
    );
  MIPSProcInst_registers_registers_3_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_0_dpot_3486
    );
  MIPSProcInst_registers_registers_3_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_1_dpot_3487
    );
  MIPSProcInst_registers_registers_3_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_2_dpot_3488
    );
  MIPSProcInst_registers_registers_3_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_3_dpot_3489
    );
  MIPSProcInst_registers_registers_3_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_4_dpot_3490
    );
  MIPSProcInst_registers_registers_3_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_5_dpot_3491
    );
  MIPSProcInst_registers_registers_3_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_6_dpot_3492
    );
  MIPSProcInst_registers_registers_3_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_7_dpot_3493
    );
  MIPSProcInst_registers_registers_3_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_8_dpot_3494
    );
  MIPSProcInst_registers_registers_3_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_9_dpot_3495
    );
  MIPSProcInst_registers_registers_3_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_10_dpot_3496
    );
  MIPSProcInst_registers_registers_3_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_11_dpot_3497
    );
  MIPSProcInst_registers_registers_3_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_12_dpot_3498
    );
  MIPSProcInst_registers_registers_3_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_13_dpot_3499
    );
  MIPSProcInst_registers_registers_3_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_14_dpot_3500
    );
  MIPSProcInst_registers_registers_3_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_15_dpot_3501
    );
  MIPSProcInst_registers_registers_3_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot_3484,
      O => MIPSProcInst_registers_registers_3_16_dpot_3502
    );
  MIPSProcInst_registers_registers_3_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_17_dpot_3503
    );
  MIPSProcInst_registers_registers_3_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_18_dpot_3504
    );
  MIPSProcInst_registers_registers_3_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_19_dpot_3505
    );
  MIPSProcInst_registers_registers_3_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_20_dpot_3506
    );
  MIPSProcInst_registers_registers_3_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_21_dpot_3507
    );
  MIPSProcInst_registers_registers_3_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_22_dpot_3508
    );
  MIPSProcInst_registers_registers_3_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_23_dpot_3509
    );
  MIPSProcInst_registers_registers_3_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_24_dpot_3510
    );
  MIPSProcInst_registers_registers_3_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_25_dpot_3511
    );
  MIPSProcInst_registers_registers_3_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_26_dpot_3512
    );
  MIPSProcInst_registers_registers_3_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_27_dpot_3513
    );
  MIPSProcInst_registers_registers_3_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_28_dpot_3514
    );
  MIPSProcInst_registers_registers_3_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_29_dpot_3515
    );
  MIPSProcInst_registers_registers_3_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_30_dpot_3516
    );
  MIPSProcInst_registers_registers_3_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_3(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0361_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_3_31_dpot_3517
    );
  MIPSProcInst_registers_n0354_inv1_rstpot : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0354_inv1_rstpot_3518
    );
  MIPSProcInst_registers_registers_2_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_0_dpot_3520
    );
  MIPSProcInst_registers_registers_2_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_1_dpot_3521
    );
  MIPSProcInst_registers_registers_2_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_2_dpot_3522
    );
  MIPSProcInst_registers_registers_2_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_3_dpot_3523
    );
  MIPSProcInst_registers_registers_2_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_4_dpot_3524
    );
  MIPSProcInst_registers_registers_2_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_5_dpot_3525
    );
  MIPSProcInst_registers_registers_2_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_6_dpot_3526
    );
  MIPSProcInst_registers_registers_2_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_7_dpot_3527
    );
  MIPSProcInst_registers_registers_2_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_8_dpot_3528
    );
  MIPSProcInst_registers_registers_2_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_9_dpot_3529
    );
  MIPSProcInst_registers_registers_2_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_10_dpot_3530
    );
  MIPSProcInst_registers_registers_2_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_11_dpot_3531
    );
  MIPSProcInst_registers_registers_2_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_12_dpot_3532
    );
  MIPSProcInst_registers_registers_2_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_13_dpot_3533
    );
  MIPSProcInst_registers_registers_2_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_14_dpot_3534
    );
  MIPSProcInst_registers_registers_2_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_15_dpot_3535
    );
  MIPSProcInst_registers_registers_2_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot_3518,
      O => MIPSProcInst_registers_registers_2_16_dpot_3536
    );
  MIPSProcInst_registers_registers_2_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_17_dpot_3537
    );
  MIPSProcInst_registers_registers_2_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_18_dpot_3538
    );
  MIPSProcInst_registers_registers_2_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_19_dpot_3539
    );
  MIPSProcInst_registers_registers_2_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_20_dpot_3540
    );
  MIPSProcInst_registers_registers_2_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_21_dpot_3541
    );
  MIPSProcInst_registers_registers_2_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_22_dpot_3542
    );
  MIPSProcInst_registers_registers_2_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_23_dpot_3543
    );
  MIPSProcInst_registers_registers_2_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_24_dpot_3544
    );
  MIPSProcInst_registers_registers_2_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_25_dpot_3545
    );
  MIPSProcInst_registers_registers_2_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_26_dpot_3546
    );
  MIPSProcInst_registers_registers_2_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_27_dpot_3547
    );
  MIPSProcInst_registers_registers_2_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_28_dpot_3548
    );
  MIPSProcInst_registers_registers_2_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_29_dpot_3549
    );
  MIPSProcInst_registers_registers_2_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_30_dpot_3550
    );
  MIPSProcInst_registers_registers_2_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_2(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0354_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_2_31_dpot_3551
    );
  MIPSProcInst_registers_n0347_inv1_rstpot : LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0347_inv1_rstpot_3552
    );
  MIPSProcInst_registers_registers_1_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(0),
      I1 => procDMemReadData(0),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_0_dpot_3554
    );
  MIPSProcInst_registers_registers_1_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(1),
      I1 => procDMemReadData(1),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_1_dpot_3555
    );
  MIPSProcInst_registers_registers_1_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(2),
      I1 => procDMemReadData(2),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_2_dpot_3556
    );
  MIPSProcInst_registers_registers_1_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(3),
      I1 => procDMemReadData(3),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_3_dpot_3557
    );
  MIPSProcInst_registers_registers_1_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(4),
      I1 => procDMemReadData(4),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_4_dpot_3558
    );
  MIPSProcInst_registers_registers_1_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(5),
      I1 => procDMemReadData(5),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_5_dpot_3559
    );
  MIPSProcInst_registers_registers_1_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(6),
      I1 => procDMemReadData(6),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_6_dpot_3560
    );
  MIPSProcInst_registers_registers_1_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(7),
      I1 => procDMemReadData(7),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_7_dpot_3561
    );
  MIPSProcInst_registers_registers_1_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(8),
      I1 => procDMemReadData(8),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_8_dpot_3562
    );
  MIPSProcInst_registers_registers_1_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(9),
      I1 => procDMemReadData(9),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_9_dpot_3563
    );
  MIPSProcInst_registers_registers_1_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(10),
      I1 => procDMemReadData(10),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_10_dpot_3564
    );
  MIPSProcInst_registers_registers_1_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(11),
      I1 => procDMemReadData(11),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_11_dpot_3565
    );
  MIPSProcInst_registers_registers_1_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(12),
      I1 => procDMemReadData(12),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_12_dpot_3566
    );
  MIPSProcInst_registers_registers_1_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(13),
      I1 => procDMemReadData(13),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_13_dpot_3567
    );
  MIPSProcInst_registers_registers_1_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(14),
      I1 => procDMemReadData(14),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_14_dpot_3568
    );
  MIPSProcInst_registers_registers_1_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(15),
      I1 => procDMemReadData(15),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_15_dpot_3569
    );
  MIPSProcInst_registers_registers_1_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(16),
      I1 => procDMemReadData(16),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot_3552,
      O => MIPSProcInst_registers_registers_1_16_dpot_3570
    );
  MIPSProcInst_registers_registers_1_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(17),
      I1 => procDMemReadData(17),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_17_dpot_3571
    );
  MIPSProcInst_registers_registers_1_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(18),
      I1 => procDMemReadData(18),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_18_dpot_3572
    );
  MIPSProcInst_registers_registers_1_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(19),
      I1 => procDMemReadData(19),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_19_dpot_3573
    );
  MIPSProcInst_registers_registers_1_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(20),
      I1 => procDMemReadData(20),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_20_dpot_3574
    );
  MIPSProcInst_registers_registers_1_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(21),
      I1 => procDMemReadData(21),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_21_dpot_3575
    );
  MIPSProcInst_registers_registers_1_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(22),
      I1 => procDMemReadData(22),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_22_dpot_3576
    );
  MIPSProcInst_registers_registers_1_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(23),
      I1 => procDMemReadData(23),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_23_dpot_3577
    );
  MIPSProcInst_registers_registers_1_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(24),
      I1 => procDMemReadData(24),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_24_dpot_3578
    );
  MIPSProcInst_registers_registers_1_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(25),
      I1 => procDMemReadData(25),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_25_dpot_3579
    );
  MIPSProcInst_registers_registers_1_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(26),
      I1 => procDMemReadData(26),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_26_dpot_3580
    );
  MIPSProcInst_registers_registers_1_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(27),
      I1 => procDMemReadData(27),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_27_dpot_3581
    );
  MIPSProcInst_registers_registers_1_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(28),
      I1 => procDMemReadData(28),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_28_dpot_3582
    );
  MIPSProcInst_registers_registers_1_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(29),
      I1 => procDMemReadData(29),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_29_dpot_3583
    );
  MIPSProcInst_registers_registers_1_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(30),
      I1 => procDMemReadData(30),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_30_dpot_3584
    );
  MIPSProcInst_registers_registers_1_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => MIPSProcInst_registers_registers_1(31),
      I1 => procDMemReadData(31),
      I2 => MIPSProcInst_registers_n0347_inv1_rstpot1,
      O => MIPSProcInst_registers_registers_1_31_dpot_3585
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_In,
      Q => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_1_3586
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_In_2184,
      Q => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_1_3587
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_In,
      Q => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_1_3588
    );
  HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_170_o11_1 : LUT6
    generic map(
      INIT => X"00800080008000C0"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I3 => N35,
      I4 => HostCommInst_UARTHandlerInst_up_dataInHexRange1_2432,
      I5 => HostCommInst_UARTHandlerInst_up_dataInHexRange2_2433,
      O => HostCommInst_UARTHandlerInst_up_mainSm_3_dataInHexRange_AND_170_o11_3589
    );
  MIPSProcInst_registers_n0557_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0557_inv1_rstpot1
    );
  MIPSProcInst_registers_n0550_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0550_inv1_rstpot1
    );
  MIPSProcInst_registers_n0543_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0543_inv1_rstpot1
    );
  MIPSProcInst_registers_n0536_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_13_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0536_inv1_rstpot1
    );
  MIPSProcInst_registers_n0529_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0529_inv1_rstpot1
    );
  MIPSProcInst_registers_n0522_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_12_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0522_inv1_rstpot1
    );
  MIPSProcInst_registers_n0515_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0515_inv1_rstpot1
    );
  MIPSProcInst_registers_n0508_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_14_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0508_inv1_rstpot1
    );
  MIPSProcInst_registers_n0501_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0501_inv1_rstpot1
    );
  MIPSProcInst_registers_n0494_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0494_inv1_rstpot1
    );
  MIPSProcInst_registers_n0487_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0487_inv1_rstpot1
    );
  MIPSProcInst_registers_n0480_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0480_inv1_rstpot1
    );
  MIPSProcInst_registers_n0473_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0473_inv1_rstpot1
    );
  MIPSProcInst_registers_n0466_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0466_inv1_rstpot1
    );
  MIPSProcInst_registers_n0459_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0459_inv1_rstpot1
    );
  MIPSProcInst_registers_n0452_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0452_inv1_rstpot1
    );
  MIPSProcInst_registers_n0445_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0445_inv1_rstpot1
    );
  MIPSProcInst_registers_n0438_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0438_inv1_rstpot1
    );
  MIPSProcInst_registers_n0431_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0431_inv1_rstpot1
    );
  MIPSProcInst_registers_n0424_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0424_inv1_rstpot1
    );
  MIPSProcInst_registers_n0417_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0417_inv1_rstpot1
    );
  MIPSProcInst_registers_n0410_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0410_inv1_rstpot1
    );
  MIPSProcInst_registers_n0403_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0403_inv1_rstpot1
    );
  MIPSProcInst_registers_n0396_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0396_inv1_rstpot1
    );
  MIPSProcInst_registers_n0389_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0389_inv1_rstpot1
    );
  MIPSProcInst_registers_n0382_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0382_inv1_rstpot1
    );
  MIPSProcInst_registers_n0375_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0375_inv1_rstpot1
    );
  MIPSProcInst_registers_n0368_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0368_inv1_rstpot1
    );
  MIPSProcInst_registers_n0361_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0361_inv1_rstpot1
    );
  MIPSProcInst_registers_n0354_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_12_Q,
      I2 => procIMemReadData_13_Q,
      I3 => procIMemReadData_15_Q,
      I4 => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0354_inv1_rstpot1
    );
  MIPSProcInst_registers_n0347_inv1_rstpot_1 : LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => MIPSProcInst_decode_RegWrite_157,
      I1 => procIMemReadData_13_Q,
      I2 => procIMemReadData_15_Q,
      I3 => procIMemReadData_14_Q,
      I4 => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0347_inv1_rstpot1
    );
  clk_BUFGP : BUFGP
    port map (
      I => clk,
      O => clk_BUFGP_0
    );
  HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_lut_0_INV_0 : INV
    port map (
      I => HostCommInst_UARTHandlerInst_up_iIntAddress(0),
      O => HostCommInst_UARTHandlerInst_up_Madd_iIntAddress_15_GND_64_o_add_85_OUT_lut_0_Q
    );
  MIPSProcInst_registers_reset_inv1_INV_0 : INV
    port map (
      I => HostCommInst_procResetSignal_72,
      O => MIPSProcInst_registers_reset_inv
    );
  MIPSProcInst_program_counter_Madd_address_7_GND_8_o_add_0_OUT_xor_0_11_INV_0 : INV
    port map (
      I => MIPSProcInst_program_counter_address_out(0),
      O => MIPSProcInst_program_counter_address_7_GND_8_o_add_0_OUT_0_Q
    );
  HostCommInst_UARTHandlerInst_up_rxData_1_INV_120_o1_INV_0 : INV
    port map (
      I => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      O => HostCommInst_UARTHandlerInst_up_rxData_1_INV_120_o
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_4_INV_0 : INV
    port map (
      I => HostCommInst_UARTHandlerInst_ut_bg_counter(4),
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_4_Q
    );
  HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_5_INV_0 : INV
    port map (
      I => HostCommInst_UARTHandlerInst_ut_bg_counter(5),
      O => HostCommInst_UARTHandlerInst_ut_bg_Maccum_counter_lut_5_Q
    );
  HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot_INV_0 : INV
    port map (
      I => HostCommInst_UARTHandlerInst_up_txSm_FSM_FFd2_2279,
      O => HostCommInst_UARTHandlerInst_up_n0406_inv1_cepot
    );
  MIPSProcInst_registers_n0550_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0550_inv1_cepot
    );
  MIPSProcInst_registers_n0543_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_12_Q,
      O => MIPSProcInst_registers_n0543_inv1_cepot
    );
  MIPSProcInst_registers_n0536_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0536_inv1_cepot
    );
  MIPSProcInst_registers_n0529_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_13_Q,
      O => MIPSProcInst_registers_n0529_inv1_cepot
    );
  MIPSProcInst_registers_n0522_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0522_inv1_cepot
    );
  MIPSProcInst_registers_n0515_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_12_Q,
      O => MIPSProcInst_registers_n0515_inv1_cepot
    );
  MIPSProcInst_registers_n0508_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_13_Q,
      O => MIPSProcInst_registers_n0508_inv1_cepot
    );
  MIPSProcInst_registers_n0501_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_14_Q,
      O => MIPSProcInst_registers_n0501_inv1_cepot
    );
  MIPSProcInst_registers_n0494_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0494_inv1_cepot
    );
  MIPSProcInst_registers_n0487_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_12_Q,
      O => MIPSProcInst_registers_n0487_inv1_cepot
    );
  MIPSProcInst_registers_n0480_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0480_inv1_cepot
    );
  MIPSProcInst_registers_n0473_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_13_Q,
      O => MIPSProcInst_registers_n0473_inv1_cepot
    );
  MIPSProcInst_registers_n0466_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0466_inv1_cepot
    );
  MIPSProcInst_registers_n0459_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_12_Q,
      O => MIPSProcInst_registers_n0459_inv1_cepot
    );
  MIPSProcInst_registers_n0452_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_13_Q,
      O => MIPSProcInst_registers_n0452_inv1_cepot
    );
  MIPSProcInst_registers_n0445_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_15_Q,
      O => MIPSProcInst_registers_n0445_inv1_cepot
    );
  MIPSProcInst_registers_n0438_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0438_inv1_cepot
    );
  MIPSProcInst_registers_n0431_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_12_Q,
      O => MIPSProcInst_registers_n0431_inv1_cepot
    );
  MIPSProcInst_registers_n0424_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0424_inv1_cepot
    );
  MIPSProcInst_registers_n0417_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_13_Q,
      O => MIPSProcInst_registers_n0417_inv1_cepot
    );
  MIPSProcInst_registers_n0410_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0410_inv1_cepot
    );
  MIPSProcInst_registers_n0403_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_12_Q,
      O => MIPSProcInst_registers_n0403_inv1_cepot
    );
  MIPSProcInst_registers_n0396_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_13_Q,
      O => MIPSProcInst_registers_n0396_inv1_cepot
    );
  MIPSProcInst_registers_n0389_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_15_Q,
      O => MIPSProcInst_registers_n0389_inv1_cepot
    );
  MIPSProcInst_registers_n0382_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0382_inv1_cepot
    );
  MIPSProcInst_registers_n0375_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_12_Q,
      O => MIPSProcInst_registers_n0375_inv1_cepot
    );
  MIPSProcInst_registers_n0368_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0368_inv1_cepot
    );
  MIPSProcInst_registers_n0361_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_13_Q,
      O => MIPSProcInst_registers_n0361_inv1_cepot
    );
  MIPSProcInst_registers_n0354_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_11_Q,
      O => MIPSProcInst_registers_n0354_inv1_cepot
    );
  MIPSProcInst_registers_n0347_inv1_cepot_INV_0 : INV
    port map (
      I => procIMemReadData_12_Q,
      O => MIPSProcInst_registers_n0347_inv1_cepot
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_In : MUXF7
    port map (
      I0 => N88,
      I1 => N89,
      S => HostCommInst_UARTHandlerInst_up_binLastByte,
      O => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_In_2184
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_In_F : LUT6
    generic map(
      INIT => X"AAB3AAAAAAA2AAAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      I3 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I4 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      O => N88
    );
  HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_In_G : LUT6
    generic map(
      INIT => X"2B23AAAA2A22AAAA"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd3_2182,
      I3 => HostCommInst_UARTHandlerInst_up_binWriteOp_2302,
      I4 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I5 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd2_2181,
      O => N89
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT14 : MUXF7
    port map (
      I0 => N90,
      I1 => N91,
      S => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      O => HostCommInst_UARTHandlerInst_up_addrParam_15_GND_64_o_mux_68_OUT_7_Q
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT14_F : LUT5
    generic map(
      INIT => X"EEEA222A"
    )
    port map (
      I0 => N37,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_newRxData_2114,
      I2 => HostCommInst_UARTHandlerInst_up_dataInHexRange1_2432,
      I3 => HostCommInst_UARTHandlerInst_up_dataInHexRange2_2433,
      I4 => N39,
      O => N90
    );
  HostCommInst_UARTHandlerInst_up_Mmux_addrParam_15_GND_64_o_mux_68_OUT14_G : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd1_2180,
      I1 => HostCommInst_UARTHandlerInst_up_mainSm_3_PWR_31_o_equal_65_o,
      I2 => HostCommInst_UARTHandlerInst_up_mainSm_FSM_FFd4_2183,
      I3 => N37,
      O => N91
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxBusy_rstpot : MUXF7
    port map (
      I0 => N92,
      I1 => N93,
      S => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_2399,
      O => HostCommInst_UARTHandlerInst_ut_ur_rxBusy_rstpot_2482
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxBusy_rstpot_F : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => N29,
      I1 => HostCommInst_UARTHandlerInst_ut_ur_count16(3),
      I2 => HostCommInst_UARTHandlerInst_ut_bg_ce16_2095,
      I3 => HostCommInst_UARTHandlerInst_ut_ur_count16(0),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_count16(1),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_count16(2),
      O => N92
    );
  HostCommInst_UARTHandlerInst_ut_ur_rxBusy_rstpot_G : LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(3),
      I1 => N29,
      I2 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(0),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(2),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_bitCount(1),
      O => N93
    );
  HostCommInst_Mmux_regReadData6 : MUXF7
    port map (
      I0 => N94,
      I1 => N95,
      S => HostCommInst_UARTHandlerInst_up_iIntAddress(15),
      O => HostCommInst_regReadData(5)
    );
  HostCommInst_Mmux_regReadData6_F : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(0),
      I1 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_11_2406,
      I2 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I3 => HostCommInst_UARTHandlerInst_up_iIntAddress(1),
      I4 => HostCommInst_GND_30_o_regAddress_15_equal_3_o_15_1,
      O => N94
    );
  HostCommInst_Mmux_regReadData6_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_up_iIntAddress(14),
      I1 => hcDMemReadData(5),
      I2 => hcIMemReadData(5),
      O => N95
    );
  HostCommInst_UARTHandlerInst_up_dataInHexRange3 : MUXF7
    port map (
      I0 => N96,
      I1 => N97,
      S => HostCommInst_UARTHandlerInst_ut_ur_rxData(4),
      O => HostCommInst_UARTHandlerInst_up_dataInHexRange
    );
  HostCommInst_UARTHandlerInst_up_dataInHexRange3_F : LUT6
    generic map(
      INIT => X"0002020202020200"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(0),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      O => N96
    );
  HostCommInst_UARTHandlerInst_up_dataInHexRange3_G : LUT6
    generic map(
      INIT => X"0000000404040404"
    )
    port map (
      I0 => HostCommInst_UARTHandlerInst_ut_ur_rxData(7),
      I1 => HostCommInst_UARTHandlerInst_ut_ur_rxData(5),
      I2 => HostCommInst_UARTHandlerInst_ut_ur_rxData(6),
      I3 => HostCommInst_UARTHandlerInst_ut_ur_rxData(2),
      I4 => HostCommInst_UARTHandlerInst_ut_ur_rxData(1),
      I5 => HostCommInst_UARTHandlerInst_ut_ur_rxData(3),
      O => N97
    );
  MIPSProcInst_decode_decode_func_Mram_func_5_GND_19_o_wide_mux_0_OUT41 : LUT6
    generic map(
      INIT => X"1000011010000100"
    )
    port map (
      I0 => procIMemReadData_2_Q,
      I1 => procIMemReadData_4_Q,
      I2 => procIMemReadData_1_Q,
      I3 => procIMemReadData_3_Q,
      I4 => procIMemReadData_5_Q,
      I5 => procIMemReadData_0_Q,
      O => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_4_Q
    );
  MIPSProcInst_decode_decode_func_Mram_func_5_GND_19_o_wide_mux_0_OUT31 : LUT5
    generic map(
      INIT => X"00014041"
    )
    port map (
      I0 => procIMemReadData_3_Q,
      I1 => procIMemReadData_2_Q,
      I2 => procIMemReadData_5_Q,
      I3 => procIMemReadData_0_Q,
      I4 => procIMemReadData_4_Q,
      O => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_3_Q
    );
  MIPSProcInst_decode_decode_func_Mram_func_5_GND_19_o_wide_mux_0_OUT21 : LUT6
    generic map(
      INIT => X"1008100910101001"
    )
    port map (
      I0 => procIMemReadData_2_Q,
      I1 => procIMemReadData_5_Q,
      I2 => procIMemReadData_3_Q,
      I3 => procIMemReadData_4_Q,
      I4 => procIMemReadData_0_Q,
      I5 => procIMemReadData_1_Q,
      O => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_2_Q
    );
  MIPSProcInst_decode_decode_func_Mram_func_5_GND_19_o_wide_mux_0_OUT111 : LUT6
    generic map(
      INIT => X"1400100104013021"
    )
    port map (
      I0 => procIMemReadData_2_Q,
      I1 => procIMemReadData_4_Q,
      I2 => procIMemReadData_5_Q,
      I3 => procIMemReadData_0_Q,
      I4 => procIMemReadData_3_Q,
      I5 => procIMemReadData_1_Q,
      O => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_1_Q
    );
  MIPSProcInst_decode_decode_func_Mram_func_5_GND_19_o_wide_mux_0_OUT12 : LUT6
    generic map(
      INIT => X"0020002206002A12"
    )
    port map (
      I0 => procIMemReadData_1_Q,
      I1 => procIMemReadData_2_Q,
      I2 => procIMemReadData_3_Q,
      I3 => procIMemReadData_5_Q,
      I4 => procIMemReadData_0_Q,
      I5 => procIMemReadData_4_Q,
      O => MIPSProcInst_decode_decode_func_func_5_GND_19_o_wide_mux_0_OUT_0_Q
    );
  DataMem : DualPortMem
    port map (
      clka => clk_BUFGP_0,
      clkb => clk_BUFGP_0,
      wea(0) => MIPSProcInst_decode_MemWrite_51,
      web(0) => hcDMemWriteEnable,
      addra(7) => MIPSProcInst_ALU_result(7),
      addra(6) => MIPSProcInst_ALU_result(6),
      addra(5) => MIPSProcInst_ALU_result(5),
      addra(4) => MIPSProcInst_ALU_result(4),
      addra(3) => MIPSProcInst_ALU_result(3),
      addra(2) => MIPSProcInst_ALU_result(2),
      addra(1) => MIPSProcInst_ALU_result(1),
      addra(0) => MIPSProcInst_ALU_result(0),
      addrb(9) => HostCommInst_UARTHandlerInst_up_iIntAddress(9),
      addrb(8) => HostCommInst_UARTHandlerInst_up_iIntAddress(8),
      addrb(7) => HostCommInst_UARTHandlerInst_up_iIntAddress(7),
      addrb(6) => HostCommInst_UARTHandlerInst_up_iIntAddress(6),
      addrb(5) => HostCommInst_UARTHandlerInst_up_iIntAddress(5),
      addrb(4) => HostCommInst_UARTHandlerInst_up_iIntAddress(4),
      addrb(3) => HostCommInst_UARTHandlerInst_up_iIntAddress(3),
      addrb(2) => HostCommInst_UARTHandlerInst_up_iIntAddress(2),
      addrb(1) => HostCommInst_UARTHandlerInst_up_iIntAddress(1),
      addrb(0) => HostCommInst_UARTHandlerInst_up_iIntAddress(0),
      douta(31) => procDMemReadData(31),
      douta(30) => procDMemReadData(30),
      douta(29) => procDMemReadData(29),
      douta(28) => procDMemReadData(28),
      douta(27) => procDMemReadData(27),
      douta(26) => procDMemReadData(26),
      douta(25) => procDMemReadData(25),
      douta(24) => procDMemReadData(24),
      douta(23) => procDMemReadData(23),
      douta(22) => procDMemReadData(22),
      douta(21) => procDMemReadData(21),
      douta(20) => procDMemReadData(20),
      douta(19) => procDMemReadData(19),
      douta(18) => procDMemReadData(18),
      douta(17) => procDMemReadData(17),
      douta(16) => procDMemReadData(16),
      douta(15) => procDMemReadData(15),
      douta(14) => procDMemReadData(14),
      douta(13) => procDMemReadData(13),
      douta(12) => procDMemReadData(12),
      douta(11) => procDMemReadData(11),
      douta(10) => procDMemReadData(10),
      douta(9) => procDMemReadData(9),
      douta(8) => procDMemReadData(8),
      douta(7) => procDMemReadData(7),
      douta(6) => procDMemReadData(6),
      douta(5) => procDMemReadData(5),
      douta(4) => procDMemReadData(4),
      douta(3) => procDMemReadData(3),
      douta(2) => procDMemReadData(2),
      douta(1) => procDMemReadData(1),
      douta(0) => procDMemReadData(0),
      doutb(7) => hcDMemReadData(7),
      doutb(6) => hcDMemReadData(6),
      doutb(5) => hcDMemReadData(5),
      doutb(4) => hcDMemReadData(4),
      doutb(3) => hcDMemReadData(3),
      doutb(2) => hcDMemReadData(2),
      doutb(1) => hcDMemReadData(1),
      doutb(0) => hcDMemReadData(0),
      dina(31) => MIPSProcInst_registers_data2(31),
      dina(30) => MIPSProcInst_registers_data2(30),
      dina(29) => MIPSProcInst_registers_data2(29),
      dina(28) => MIPSProcInst_registers_data2(28),
      dina(27) => MIPSProcInst_registers_data2(27),
      dina(26) => MIPSProcInst_registers_data2(26),
      dina(25) => MIPSProcInst_registers_data2(25),
      dina(24) => MIPSProcInst_registers_data2(24),
      dina(23) => MIPSProcInst_registers_data2(23),
      dina(22) => MIPSProcInst_registers_data2(22),
      dina(21) => MIPSProcInst_registers_data2(21),
      dina(20) => MIPSProcInst_registers_data2(20),
      dina(19) => MIPSProcInst_registers_data2(19),
      dina(18) => MIPSProcInst_registers_data2(18),
      dina(17) => MIPSProcInst_registers_data2(17),
      dina(16) => MIPSProcInst_registers_data2(16),
      dina(15) => MIPSProcInst_registers_data2(15),
      dina(14) => MIPSProcInst_registers_data2(14),
      dina(13) => MIPSProcInst_registers_data2(13),
      dina(12) => MIPSProcInst_registers_data2(12),
      dina(11) => MIPSProcInst_registers_data2(11),
      dina(10) => MIPSProcInst_registers_data2(10),
      dina(9) => MIPSProcInst_registers_data2(9),
      dina(8) => MIPSProcInst_registers_data2(8),
      dina(7) => MIPSProcInst_registers_data2(7),
      dina(6) => MIPSProcInst_registers_data2(6),
      dina(5) => MIPSProcInst_registers_data2(5),
      dina(4) => MIPSProcInst_registers_data2(4),
      dina(3) => MIPSProcInst_registers_data2(3),
      dina(2) => MIPSProcInst_registers_data2(2),
      dina(1) => MIPSProcInst_registers_data2(1),
      dina(0) => MIPSProcInst_registers_data2(0),
      dinb(7) => HostCommInst_UARTHandlerInst_up_intWrData(7),
      dinb(6) => HostCommInst_UARTHandlerInst_up_intWrData(6),
      dinb(5) => HostCommInst_UARTHandlerInst_up_intWrData(5),
      dinb(4) => HostCommInst_UARTHandlerInst_up_intWrData(4),
      dinb(3) => HostCommInst_UARTHandlerInst_up_intWrData(3),
      dinb(2) => HostCommInst_UARTHandlerInst_up_intWrData(2),
      dinb(1) => HostCommInst_UARTHandlerInst_up_intWrData(1),
      dinb(0) => HostCommInst_UARTHandlerInst_up_intWrData(0)
    );
  InstrMem : DualPortMem
    port map (
      clka => clk_BUFGP_0,
      clkb => clk_BUFGP_0,
      wea(0) => leds_0_OBUF_151,
      web(0) => hcIMemWriteEnable,
      addra(7) => MIPSProcInst_imem_address(7),
      addra(6) => MIPSProcInst_imem_address(6),
      addra(5) => MIPSProcInst_imem_address(5),
      addra(4) => MIPSProcInst_imem_address(4),
      addra(3) => MIPSProcInst_imem_address(3),
      addra(2) => MIPSProcInst_imem_address(2),
      addra(1) => MIPSProcInst_imem_address(1),
      addra(0) => MIPSProcInst_imem_address(0),
      addrb(9) => HostCommInst_UARTHandlerInst_up_iIntAddress(9),
      addrb(8) => HostCommInst_UARTHandlerInst_up_iIntAddress(8),
      addrb(7) => HostCommInst_UARTHandlerInst_up_iIntAddress(7),
      addrb(6) => HostCommInst_UARTHandlerInst_up_iIntAddress(6),
      addrb(5) => HostCommInst_UARTHandlerInst_up_iIntAddress(5),
      addrb(4) => HostCommInst_UARTHandlerInst_up_iIntAddress(4),
      addrb(3) => HostCommInst_UARTHandlerInst_up_iIntAddress(3),
      addrb(2) => HostCommInst_UARTHandlerInst_up_iIntAddress(2),
      addrb(1) => HostCommInst_UARTHandlerInst_up_iIntAddress(1),
      addrb(0) => HostCommInst_UARTHandlerInst_up_iIntAddress(0),
      douta(31) => procIMemReadData_31_Q,
      douta(30) => procIMemReadData_30_Q,
      douta(29) => procIMemReadData_29_Q,
      douta(28) => procIMemReadData_28_Q,
      douta(27) => procIMemReadData_27_Q,
      douta(26) => procIMemReadData_26_Q,
      douta(25) => procIMemReadData_25_Q,
      douta(24) => procIMemReadData_24_Q,
      douta(23) => procIMemReadData_23_Q,
      douta(22) => procIMemReadData_22_Q,
      douta(21) => procIMemReadData_21_Q,
      douta(20) => procIMemReadData_20_Q,
      douta(19) => procIMemReadData_19_Q,
      douta(18) => procIMemReadData_18_Q,
      douta(17) => procIMemReadData_17_Q,
      douta(16) => procIMemReadData_16_Q,
      douta(15) => procIMemReadData_15_Q,
      douta(14) => procIMemReadData_14_Q,
      douta(13) => procIMemReadData_13_Q,
      douta(12) => procIMemReadData_12_Q,
      douta(11) => procIMemReadData_11_Q,
      douta(10) => NLW_InstrMem_douta_10_UNCONNECTED,
      douta(9) => NLW_InstrMem_douta_9_UNCONNECTED,
      douta(8) => NLW_InstrMem_douta_8_UNCONNECTED,
      douta(7) => NLW_InstrMem_douta_7_UNCONNECTED,
      douta(6) => NLW_InstrMem_douta_6_UNCONNECTED,
      douta(5) => procIMemReadData_5_Q,
      douta(4) => procIMemReadData_4_Q,
      douta(3) => procIMemReadData_3_Q,
      douta(2) => procIMemReadData_2_Q,
      douta(1) => procIMemReadData_1_Q,
      douta(0) => procIMemReadData_0_Q,
      doutb(7) => hcIMemReadData(7),
      doutb(6) => hcIMemReadData(6),
      doutb(5) => hcIMemReadData(5),
      doutb(4) => hcIMemReadData(4),
      doutb(3) => hcIMemReadData(3),
      doutb(2) => hcIMemReadData(2),
      doutb(1) => hcIMemReadData(1),
      doutb(0) => hcIMemReadData(0),
      dina(31) => leds_0_OBUF_151,
      dina(30) => leds_0_OBUF_151,
      dina(29) => leds_0_OBUF_151,
      dina(28) => leds_0_OBUF_151,
      dina(27) => leds_0_OBUF_151,
      dina(26) => leds_0_OBUF_151,
      dina(25) => leds_0_OBUF_151,
      dina(24) => leds_0_OBUF_151,
      dina(23) => leds_0_OBUF_151,
      dina(22) => leds_0_OBUF_151,
      dina(21) => leds_0_OBUF_151,
      dina(20) => leds_0_OBUF_151,
      dina(19) => leds_0_OBUF_151,
      dina(18) => leds_0_OBUF_151,
      dina(17) => leds_0_OBUF_151,
      dina(16) => leds_0_OBUF_151,
      dina(15) => leds_0_OBUF_151,
      dina(14) => leds_0_OBUF_151,
      dina(13) => leds_0_OBUF_151,
      dina(12) => leds_0_OBUF_151,
      dina(11) => leds_0_OBUF_151,
      dina(10) => leds_0_OBUF_151,
      dina(9) => leds_0_OBUF_151,
      dina(8) => leds_0_OBUF_151,
      dina(7) => leds_0_OBUF_151,
      dina(6) => leds_0_OBUF_151,
      dina(5) => leds_0_OBUF_151,
      dina(4) => leds_0_OBUF_151,
      dina(3) => leds_0_OBUF_151,
      dina(2) => leds_0_OBUF_151,
      dina(1) => leds_0_OBUF_151,
      dina(0) => leds_0_OBUF_151,
      dinb(7) => HostCommInst_UARTHandlerInst_up_intWrData(7),
      dinb(6) => HostCommInst_UARTHandlerInst_up_intWrData(6),
      dinb(5) => HostCommInst_UARTHandlerInst_up_intWrData(5),
      dinb(4) => HostCommInst_UARTHandlerInst_up_intWrData(4),
      dinb(3) => HostCommInst_UARTHandlerInst_up_intWrData(3),
      dinb(2) => HostCommInst_UARTHandlerInst_up_intWrData(2),
      dinb(1) => HostCommInst_UARTHandlerInst_up_intWrData(1),
      dinb(0) => HostCommInst_UARTHandlerInst_up_intWrData(0)
    );

end Structure;

-- synthesis translate_on
