

================================================================
== Vivado HLS Report for 'dut_max_pool'
================================================================
* Date:           Fri Dec  9 16:58:24 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  7796|  39710|  7796|  39710|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                          |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |         Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- LOOP_MAX_POOL_0         |  3072|   3072|           1|          -|          -|    3072|    no    |
        |- LOOP_MAX_POOL_1         |  4722|  36636| 787 ~ 6106 |          -|          -|       6|    no    |
        | + LOOP_MAX_POOL_2        |   785|   6104|  157 ~ 436 |          -|          -| 5 ~ 14 |    no    |
        |  ++ LOOP_MAX_POOL_3      |   155|    434|          31|          -|          -| 5 ~ 14 |    no    |
        |   +++ LOOP_MAX_POOL_4    |    28|     28|          14|          -|          -|       2|    no    |
        |    ++++ LOOP_MAX_POOL_5  |    12|     12|           6|          -|          -|       2|    no    |
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    143|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    150|
|Register         |        -|      -|     256|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     322|    532|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP48E| FF | LUT |
    +---------------------------+------------------------+---------+-------+----+-----+
    |dut_fcmp_32ns_32ns_1_1_U6  |dut_fcmp_32ns_32ns_1_1  |        0|      0|  66|  239|
    +---------------------------+------------------------+---------+-------+----+-----+
    |Total                      |                        |        0|      0|  66|  239|
    +---------------------------+------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp4_fu_354_p2       |     *    |      1|  0|   2|           4|           7|
    |tmp6_fu_425_p2       |     *    |      1|  0|   0|           6|           8|
    |tmp_2_fu_298_p2      |     *    |      1|  0|   7|           4|           3|
    |c_2_fu_385_p2        |     +    |      0|  0|   2|           2|           1|
    |i_2_fu_260_p2        |     +    |      0|  0|  12|          12|           1|
    |i_index_fu_434_p2    |     +    |      0|  0|   2|          13|          13|
    |m_1_fu_292_p2        |     +    |      0|  0|   3|           3|           1|
    |next_mul_fu_277_p2   |     +    |      0|  0|   8|           8|           8|
    |o_index_fu_359_p2    |     +    |      0|  0|  11|          11|          11|
    |r_1_fu_405_p2        |     +    |      0|  0|   2|           2|           1|
    |tmp1_fu_411_p2       |     +    |      0|  0|   2|           8|           8|
    |tmp2_fu_430_p2       |     +    |      0|  0|   2|          13|          13|
    |tmp5_fu_417_p2       |     +    |      0|  0|   2|           8|           8|
    |tmp_fu_345_p2        |     +    |      0|  0|   7|           7|           7|
    |x_2_fu_312_p2        |     +    |      0|  0|   4|           4|           1|
    |y_2_fu_339_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp_25_fu_515_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_27_fu_521_p2     |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_379_p2  |   icmp   |      0|  0|   2|           2|           3|
    |exitcond2_fu_334_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_254_p2  |   icmp   |      0|  0|   5|          12|          12|
    |exitcond4_fu_307_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond7_fu_286_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_fu_399_p2   |   icmp   |      0|  0|   2|           2|           3|
    |notlhs3_fu_497_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_479_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs4_fu_503_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_485_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_23_fu_491_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_24_fu_509_p2     |    or    |      0|  0|   1|           1|           1|
    |max_2_fu_526_p3      |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 143|         203|         163|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   6|         14|    1|         14|
    |c_reg_197          |   2|          2|    2|          4|
    |i_reg_127          |  12|          2|   12|         24|
    |m_reg_138          |   3|          2|    3|          6|
    |max_1_reg_208      |  32|          2|   32|         64|
    |max_reg_184        |  32|          2|   32|         64|
    |output_r_address0  |  13|          3|   13|         39|
    |output_r_d0        |  32|          3|   32|         96|
    |phi_mul_reg_149    |   8|          2|    8|         16|
    |r_reg_220          |   2|          2|    2|          4|
    |x_reg_161          |   4|          2|    4|          8|
    |y_reg_172          |   4|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 150|         38|  145|        347|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |I_cast2_reg_563         |   6|   0|    8|          2|
    |I_cast_reg_568          |   6|   0|   13|          7|
    |O_cast10_cast1_reg_545  |   4|   0|   11|          7|
    |O_cast10_cast_reg_550   |   4|   0|    7|          3|
    |O_reg_539               |   4|   0|    4|          0|
    |ap_CS_fsm               |  13|   0|   13|          0|
    |c_2_reg_640             |   2|   0|    2|          0|
    |c_cast4_reg_632         |   2|   0|   13|         11|
    |c_reg_197               |   2|   0|    2|          0|
    |i_reg_127               |  12|   0|   12|          0|
    |input_load_reg_668      |  32|   0|   32|          0|
    |m_1_reg_581             |   3|   0|    3|          0|
    |m_reg_138               |   3|   0|    3|          0|
    |max_1_reg_208           |  32|   0|   32|          0|
    |max_reg_184             |  32|   0|   32|          0|
    |next_mul_reg_573        |   8|   0|    8|          0|
    |o_index_reg_622         |  11|   0|   11|          0|
    |phi_mul_reg_149         |   8|   0|    8|          0|
    |r_1_reg_648             |   2|   0|    2|          0|
    |r_reg_220               |   2|   0|    2|          0|
    |tmp4_reg_617            |  11|   0|   11|          0|
    |tmp5_reg_653            |   8|   0|    8|          0|
    |tmp6_reg_658            |  13|   0|   13|          0|
    |tmp_26_reg_675          |   1|   0|    1|          0|
    |tmp_2_reg_586           |   7|   0|    7|          0|
    |tmp_5_cast_reg_604      |   4|   0|   13|          9|
    |tmp_6_cast_reg_627      |   4|   0|    8|          4|
    |x_2_reg_599             |   4|   0|    4|          0|
    |x_cast6_reg_591         |   4|   0|   11|          7|
    |x_reg_161               |   4|   0|    4|          0|
    |y_2_reg_612             |   4|   0|    4|          0|
    |y_reg_172               |   4|   0|    4|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 256|   0|  306|         50|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

