{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-2",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "c_shift_ram_0": "",
      "c_shift_ram_1": "",
      "c_shift_ram_2": "",
      "median_filter_0": "",
      "Serial2Parallel_0": "",
      "Serial2Parallel_1": "",
      "Serial2Parallel_2": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I"
      },
      "i_stream": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "c_shift_ram_0": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_c_shift_ram_0_0",
        "parameters": {
          "AsyncInitRadix": {
            "value": "16"
          },
          "AsyncInitVal": {
            "value": "00"
          },
          "DefaultData": {
            "value": "00000000"
          },
          "DefaultDataRadix": {
            "value": "2"
          },
          "Depth": {
            "value": "600"
          },
          "ReadMifFile": {
            "value": "false"
          },
          "SCLR": {
            "value": "false"
          },
          "SINIT": {
            "value": "false"
          },
          "SSET": {
            "value": "false"
          },
          "ShiftRegType": {
            "value": "Fixed_Length"
          },
          "Width": {
            "value": "8"
          }
        }
      },
      "c_shift_ram_1": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_c_shift_ram_0_1",
        "parameters": {
          "AsyncInitRadix": {
            "value": "16"
          },
          "AsyncInitVal": {
            "value": "00"
          },
          "DefaultData": {
            "value": "00000000"
          },
          "DefaultDataRadix": {
            "value": "2"
          },
          "Depth": {
            "value": "600"
          },
          "ReadMifFile": {
            "value": "false"
          },
          "SCLR": {
            "value": "false"
          },
          "SINIT": {
            "value": "false"
          },
          "SSET": {
            "value": "false"
          },
          "ShiftRegType": {
            "value": "Fixed_Length"
          },
          "Width": {
            "value": "8"
          }
        }
      },
      "c_shift_ram_2": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_c_shift_ram_0_2",
        "parameters": {
          "AsyncInitRadix": {
            "value": "16"
          },
          "AsyncInitVal": {
            "value": "00"
          },
          "DefaultData": {
            "value": "00000000"
          },
          "DefaultDataRadix": {
            "value": "2"
          },
          "Depth": {
            "value": "600"
          },
          "ReadMifFile": {
            "value": "false"
          },
          "SCLR": {
            "value": "false"
          },
          "SINIT": {
            "value": "false"
          },
          "SSET": {
            "value": "false"
          },
          "ShiftRegType": {
            "value": "Fixed_Length"
          },
          "Width": {
            "value": "8"
          }
        }
      },
      "median_filter_0": {
        "vlnv": "xilinx.com:module_ref:median_filter:1.0",
        "xci_name": "design_1_median_filter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "median_filter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "i_data_sig": {
            "direction": "I"
          },
          "i_data_11": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_12": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_13": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_21": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_22": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_23": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_31": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_32": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_33": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_done_sig": {
            "direction": "O"
          }
        }
      },
      "Serial2Parallel_0": {
        "vlnv": "xilinx.com:module_ref:Serial2Parallel:1.0",
        "xci_name": "design_1_Serial2Parallel_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Serial2Parallel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "i_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_data_1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_sig": {
            "direction": "O"
          }
        }
      },
      "Serial2Parallel_1": {
        "vlnv": "xilinx.com:module_ref:Serial2Parallel:1.0",
        "xci_name": "design_1_Serial2Parallel_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Serial2Parallel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "i_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_data_1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_sig": {
            "direction": "O"
          }
        }
      },
      "Serial2Parallel_2": {
        "vlnv": "xilinx.com:module_ref:Serial2Parallel:1.0",
        "xci_name": "design_1_Serial2Parallel_0_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Serial2Parallel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "i_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_data_1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_sig": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "c_shift_ram_0_Q": {
        "ports": [
          "c_shift_ram_0/Q",
          "c_shift_ram_1/D",
          "Serial2Parallel_2/i_data"
        ]
      },
      "c_shift_ram_1_Q": {
        "ports": [
          "c_shift_ram_1/Q",
          "c_shift_ram_2/D",
          "Serial2Parallel_1/i_data"
        ]
      },
      "c_shift_ram_2_Q": {
        "ports": [
          "c_shift_ram_2/Q",
          "Serial2Parallel_0/i_data"
        ]
      },
      "Serial2Parallel_0_o_data_1": {
        "ports": [
          "Serial2Parallel_0/o_data_1",
          "median_filter_0/i_data_11"
        ]
      },
      "Serial2Parallel_0_o_data_2": {
        "ports": [
          "Serial2Parallel_0/o_data_2",
          "median_filter_0/i_data_12"
        ]
      },
      "Serial2Parallel_0_o_data_3": {
        "ports": [
          "Serial2Parallel_0/o_data_3",
          "median_filter_0/i_data_13"
        ]
      },
      "Serial2Parallel_1_o_data_1": {
        "ports": [
          "Serial2Parallel_1/o_data_1",
          "median_filter_0/i_data_21"
        ]
      },
      "Serial2Parallel_1_o_data_2": {
        "ports": [
          "Serial2Parallel_1/o_data_2",
          "median_filter_0/i_data_22"
        ]
      },
      "Serial2Parallel_1_o_data_3": {
        "ports": [
          "Serial2Parallel_1/o_data_3",
          "median_filter_0/i_data_23"
        ]
      },
      "Serial2Parallel_2_o_data_1": {
        "ports": [
          "Serial2Parallel_2/o_data_1",
          "median_filter_0/i_data_31"
        ]
      },
      "Serial2Parallel_2_o_data_2": {
        "ports": [
          "Serial2Parallel_2/o_data_2",
          "median_filter_0/i_data_32"
        ]
      },
      "Serial2Parallel_2_o_data_3": {
        "ports": [
          "Serial2Parallel_2/o_data_3",
          "median_filter_0/i_data_33"
        ]
      },
      "Net": {
        "ports": [
          "clk",
          "median_filter_0/clk",
          "c_shift_ram_2/CLK",
          "c_shift_ram_1/CLK",
          "c_shift_ram_0/CLK",
          "Serial2Parallel_0/clk",
          "Serial2Parallel_1/clk",
          "Serial2Parallel_2/clk"
        ]
      },
      "Net1": {
        "ports": [
          "rst_n",
          "median_filter_0/rst_n",
          "Serial2Parallel_0/rst_n",
          "Serial2Parallel_1/rst_n",
          "Serial2Parallel_2/rst_n"
        ]
      },
      "i_stream_1": {
        "ports": [
          "i_stream",
          "c_shift_ram_0/D"
        ]
      }
    }
  }
}