Classic Timing Analyzer report for projetoVerilog
Sun Oct 13 00:46:52 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+-------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                         ; To                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+-------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.464 ns                         ; reset                                        ; Controle:controle|RegWrite          ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.141 ns                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]       ; AluResult[30]                       ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.167 ns                        ; reset                                        ; Controle:controle|RegDst[1]         ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 43.34 MHz ( period = 23.074 ns ) ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]       ; Registrador:AluOut|Saida[30]        ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Instr_Reg:InstructionRegisters|Instr25_21[0] ; MuxRegDst:MuxRegDst|MuxRegDstOut[0] ; clock      ; clock    ; 340          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                              ;                                     ;            ;          ; 340          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+-------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 43.34 MHz ( period = 23.074 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 7.721 ns                ;
; N/A                                     ; 43.38 MHz ( period = 23.052 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 7.712 ns                ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 7.698 ns                ;
; N/A                                     ; 43.47 MHz ( period = 23.006 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 7.689 ns                ;
; N/A                                     ; 44.06 MHz ( period = 22.694 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 7.531 ns                ;
; N/A                                     ; 44.11 MHz ( period = 22.672 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 44.37 MHz ( period = 22.538 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 7.453 ns                ;
; N/A                                     ; 44.41 MHz ( period = 22.516 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 7.444 ns                ;
; N/A                                     ; 44.83 MHz ( period = 22.308 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 44.84 MHz ( period = 22.302 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 7.335 ns                ;
; N/A                                     ; 44.87 MHz ( period = 22.286 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 44.88 MHz ( period = 22.284 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 44.88 MHz ( period = 22.280 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 44.92 MHz ( period = 22.264 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 7.317 ns                ;
; N/A                                     ; 44.97 MHz ( period = 22.238 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 45.01 MHz ( period = 22.218 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 45.65 MHz ( period = 21.904 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 7.148 ns                ;
; N/A                                     ; 45.70 MHz ( period = 21.884 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 7.127 ns                ;
; N/A                                     ; 45.95 MHz ( period = 21.762 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 7.065 ns                ;
; N/A                                     ; 45.96 MHz ( period = 21.760 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 7.064 ns                ;
; N/A                                     ; 45.98 MHz ( period = 21.748 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 46.00 MHz ( period = 21.740 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 46.00 MHz ( period = 21.738 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 7.055 ns                ;
; N/A                                     ; 46.02 MHz ( period = 21.728 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 46.07 MHz ( period = 21.706 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 7.057 ns                ;
; N/A                                     ; 46.17 MHz ( period = 21.660 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 46.29 MHz ( period = 21.602 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 6.989 ns                ;
; N/A                                     ; 46.34 MHz ( period = 21.580 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 6.980 ns                ;
; N/A                                     ; 46.47 MHz ( period = 21.518 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 6.955 ns                ;
; N/A                                     ; 46.49 MHz ( period = 21.512 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 6.952 ns                ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 6.934 ns                ;
; N/A                                     ; 46.53 MHz ( period = 21.492 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 46.70 MHz ( period = 21.414 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[27]       ; clock      ; clock    ; None                        ; None                      ; 6.895 ns                ;
; N/A                                     ; 46.75 MHz ( period = 21.392 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[27]       ; clock      ; clock    ; None                        ; None                      ; 6.886 ns                ;
; N/A                                     ; 46.89 MHz ( period = 21.326 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 6.867 ns                ;
; N/A                                     ; 47.24 MHz ( period = 21.170 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 6.789 ns                ;
; N/A                                     ; 47.68 MHz ( period = 20.972 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 6.682 ns                ;
; N/A                                     ; 47.69 MHz ( period = 20.970 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 6.681 ns                ;
; N/A                                     ; 47.73 MHz ( period = 20.952 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 6.661 ns                ;
; N/A                                     ; 47.73 MHz ( period = 20.950 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 6.660 ns                ;
; N/A                                     ; 47.76 MHz ( period = 20.940 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 47.77 MHz ( period = 20.934 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 6.671 ns                ;
; N/A                                     ; 48.05 MHz ( period = 20.812 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 48.10 MHz ( period = 20.792 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 6.585 ns                ;
; N/A                                     ; 48.11 MHz ( period = 20.784 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 48.17 MHz ( period = 20.760 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 6.604 ns                ;
; N/A                                     ; 48.22 MHz ( period = 20.738 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 48.27 MHz ( period = 20.716 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[24]           ; clock      ; clock    ; None                        ; None                      ; 6.542 ns                ;
; N/A                                     ; 48.28 MHz ( period = 20.714 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 6.581 ns                ;
; N/A                                     ; 48.32 MHz ( period = 20.694 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[24]           ; clock      ; clock    ; None                        ; None                      ; 6.533 ns                ;
; N/A                                     ; 48.35 MHz ( period = 20.684 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 48.37 MHz ( period = 20.674 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[26]       ; clock      ; clock    ; None                        ; None                      ; 6.525 ns                ;
; N/A                                     ; 48.37 MHz ( period = 20.672 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[27]           ; clock      ; clock    ; None                        ; None                      ; 6.524 ns                ;
; N/A                                     ; 48.38 MHz ( period = 20.670 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[27]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 6.523 ns                ;
; N/A                                     ; 48.42 MHz ( period = 20.652 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[26]       ; clock      ; clock    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 48.43 MHz ( period = 20.650 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[27]           ; clock      ; clock    ; None                        ; None                      ; 6.515 ns                ;
; N/A                                     ; 48.43 MHz ( period = 20.648 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[27]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 6.514 ns                ;
; N/A                                     ; 48.45 MHz ( period = 20.638 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 6.524 ns                ;
; N/A                                     ; 48.49 MHz ( period = 20.624 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[27]       ; clock      ; clock    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 48.49 MHz ( period = 20.624 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[22]       ; clock      ; clock    ; None                        ; None                      ; 6.496 ns                ;
; N/A                                     ; 48.53 MHz ( period = 20.604 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[27]       ; clock      ; clock    ; None                        ; None                      ; 6.491 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.602 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[22]       ; clock      ; clock    ; None                        ; None                      ; 6.487 ns                ;
; N/A                                     ; 48.71 MHz ( period = 20.530 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[25]           ; clock      ; clock    ; None                        ; None                      ; 6.451 ns                ;
; N/A                                     ; 48.76 MHz ( period = 20.508 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[25]           ; clock      ; clock    ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 48.95 MHz ( period = 20.428 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 49.01 MHz ( period = 20.404 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 6.406 ns                ;
; N/A                                     ; 49.03 MHz ( period = 20.394 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 6.401 ns                ;
; N/A                                     ; 49.04 MHz ( period = 20.392 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 49.06 MHz ( period = 20.382 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 6.406 ns                ;
; N/A                                     ; 49.07 MHz ( period = 20.380 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 6.414 ns                ;
; N/A                                     ; 49.25 MHz ( period = 20.304 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 49.39 MHz ( period = 20.248 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 6.328 ns                ;
; N/A                                     ; 49.42 MHz ( period = 20.234 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.224 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 6.336 ns                ;
; N/A                                     ; 49.63 MHz ( period = 20.148 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 49.88 MHz ( period = 20.048 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 6.239 ns                ;
; N/A                                     ; 49.89 MHz ( period = 20.046 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[27]       ; clock      ; clock    ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 49.94 MHz ( period = 20.026 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[23]       ; clock      ; clock    ; None                        ; None                      ; 6.195 ns                ;
; N/A                                     ; 49.96 MHz ( period = 20.018 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 6.213 ns                ;
; N/A                                     ; 49.97 MHz ( period = 20.012 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 49.97 MHz ( period = 20.012 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 49.99 MHz ( period = 20.004 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[23]       ; clock      ; clock    ; None                        ; None                      ; 6.186 ns                ;
; N/A                                     ; 50.02 MHz ( period = 19.994 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 50.03 MHz ( period = 19.988 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 50.09 MHz ( period = 19.966 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 50.09 MHz ( period = 19.964 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 50.19 MHz ( period = 19.926 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[24]           ; clock      ; clock    ; None                        ; None                      ; 6.159 ns                ;
; N/A                                     ; 50.21 MHz ( period = 19.918 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 50.21 MHz ( period = 19.918 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 6.175 ns                ;
; N/A                                     ; 50.22 MHz ( period = 19.912 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 50.24 MHz ( period = 19.906 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[24]           ; clock      ; clock    ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 50.25 MHz ( period = 19.900 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[20]       ; clock      ; clock    ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 50.27 MHz ( period = 19.892 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 50.29 MHz ( period = 19.884 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[26]       ; clock      ; clock    ; None                        ; None                      ; 6.142 ns                ;
; N/A                                     ; 50.30 MHz ( period = 19.882 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[27]           ; clock      ; clock    ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 50.30 MHz ( period = 19.880 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[27]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 6.140 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.878 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[20]       ; clock      ; clock    ; None                        ; None                      ; 6.125 ns                ;
; N/A                                     ; 50.34 MHz ( period = 19.864 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[26]       ; clock      ; clock    ; None                        ; None                      ; 6.121 ns                ;
; N/A                                     ; 50.35 MHz ( period = 19.862 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[27]           ; clock      ; clock    ; None                        ; None                      ; 6.120 ns                ;
; N/A                                     ; 50.35 MHz ( period = 19.860 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[27]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 6.119 ns                ;
; N/A                                     ; 50.42 MHz ( period = 19.834 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[22]       ; clock      ; clock    ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 50.47 MHz ( period = 19.814 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[22]       ; clock      ; clock    ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 50.56 MHz ( period = 19.778 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[30]       ; clock      ; clock    ; None                        ; None                      ; 6.105 ns                ;
; N/A                                     ; 50.57 MHz ( period = 19.776 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[24]       ; clock      ; clock    ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 50.58 MHz ( period = 19.772 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[25]       ; clock      ; clock    ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 50.62 MHz ( period = 19.754 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[24]       ; clock      ; clock    ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 50.63 MHz ( period = 19.750 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[25]       ; clock      ; clock    ; None                        ; None                      ; 6.063 ns                ;
; N/A                                     ; 50.66 MHz ( period = 19.740 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[25]           ; clock      ; clock    ; None                        ; None                      ; 6.068 ns                ;
; N/A                                     ; 50.68 MHz ( period = 19.732 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:PC|Saida[31]           ; clock      ; clock    ; None                        ; None                      ; 6.082 ns                ;
; N/A                                     ; 50.71 MHz ( period = 19.720 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[25]           ; clock      ; clock    ; None                        ; None                      ; 6.047 ns                ;
; N/A                                     ; 50.86 MHz ( period = 19.662 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 6.046 ns                ;
; N/A                                     ; 50.88 MHz ( period = 19.656 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 6.043 ns                ;
; N/A                                     ; 50.94 MHz ( period = 19.632 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 6.033 ns                ;
; N/A                                     ; 51.06 MHz ( period = 19.584 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 51.35 MHz ( period = 19.476 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 5.955 ns                ;
; N/A                                     ; 51.36 MHz ( period = 19.472 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 5.940 ns                ;
; N/A                                     ; 51.36 MHz ( period = 19.470 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 51.42 MHz ( period = 19.448 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 51.42 MHz ( period = 19.446 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 51.47 MHz ( period = 19.428 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 51.55 MHz ( period = 19.398 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:PC|Saida[28]           ; clock      ; clock    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 51.62 MHz ( period = 19.372 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 5.891 ns                ;
; N/A                                     ; 51.63 MHz ( period = 19.370 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 51.68 MHz ( period = 19.348 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:PC|Saida[24]           ; clock      ; clock    ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 51.77 MHz ( period = 19.318 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[21]           ; clock      ; clock    ; None                        ; None                      ; 5.839 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.312 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 5.864 ns                ;
; N/A                                     ; 51.80 MHz ( period = 19.306 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[26]       ; clock      ; clock    ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 51.80 MHz ( period = 19.304 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[22]           ; clock      ; clock    ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 51.80 MHz ( period = 19.304 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:PC|Saida[27]           ; clock      ; clock    ; None                        ; None                      ; 5.860 ns                ;
; N/A                                     ; 51.81 MHz ( period = 19.302 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:PC|Saida[27]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 5.859 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.296 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[21]           ; clock      ; clock    ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 51.85 MHz ( period = 19.288 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 5.872 ns                ;
; N/A                                     ; 51.85 MHz ( period = 19.286 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[23]           ; clock      ; clock    ; None                        ; None                      ; 5.825 ns                ;
; N/A                                     ; 51.86 MHz ( period = 19.282 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[22]           ; clock      ; clock    ; None                        ; None                      ; 5.825 ns                ;
; N/A                                     ; 51.89 MHz ( period = 19.272 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[18]       ; clock      ; clock    ; None                        ; None                      ; 5.827 ns                ;
; N/A                                     ; 51.91 MHz ( period = 19.264 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[23]           ; clock      ; clock    ; None                        ; None                      ; 5.816 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.256 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[22]       ; clock      ; clock    ; None                        ; None                      ; 5.832 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.250 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[18]       ; clock      ; clock    ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 51.96 MHz ( period = 19.246 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 51.97 MHz ( period = 19.242 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[29]       ; clock      ; clock    ; None                        ; None                      ; 5.837 ns                ;
; N/A                                     ; 51.98 MHz ( period = 19.240 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 5.837 ns                ;
; N/A                                     ; 51.99 MHz ( period = 19.236 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[23]       ; clock      ; clock    ; None                        ; None                      ; 5.812 ns                ;
; N/A                                     ; 52.04 MHz ( period = 19.216 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[23]       ; clock      ; clock    ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 52.05 MHz ( period = 19.212 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 52.09 MHz ( period = 19.198 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 52.11 MHz ( period = 19.192 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 5.812 ns                ;
; N/A                                     ; 52.19 MHz ( period = 19.162 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:PC|Saida[25]           ; clock      ; clock    ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 52.29 MHz ( period = 19.124 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[27]       ; clock      ; clock    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 52.31 MHz ( period = 19.116 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 5.773 ns                ;
; N/A                                     ; 52.32 MHz ( period = 19.114 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 5.772 ns                ;
; N/A                                     ; 52.33 MHz ( period = 19.110 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[20]       ; clock      ; clock    ; None                        ; None                      ; 5.751 ns                ;
; N/A                                     ; 52.36 MHz ( period = 19.100 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[27]       ; clock      ; clock    ; None                        ; None                      ; 5.778 ns                ;
; N/A                                     ; 52.38 MHz ( period = 19.090 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[20]       ; clock      ; clock    ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 52.57 MHz ( period = 19.024 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[27]       ; clock      ; clock    ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 52.60 MHz ( period = 19.012 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[31]       ; clock      ; clock    ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 52.61 MHz ( period = 19.006 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:PC|Saida[30]           ; clock      ; clock    ; None                        ; None                      ; 5.719 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[24]       ; clock      ; clock    ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 52.68 MHz ( period = 18.982 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[25]       ; clock      ; clock    ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 52.73 MHz ( period = 18.966 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[24]       ; clock      ; clock    ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 52.74 MHz ( period = 18.962 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[25]       ; clock      ; clock    ; None                        ; None                      ; 5.668 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.956 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 5.697 ns                ;
; N/A                                     ; 53.28 MHz ( period = 18.768 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[27]       ; clock      ; clock    ; None                        ; None                      ; 5.603 ns                ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 53.48 MHz ( period = 18.698 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 5.566 ns                ;
; N/A                                     ; 53.60 MHz ( period = 18.658 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[23]       ; clock      ; clock    ; None                        ; None                      ; 5.531 ns                ;
; N/A                                     ; 53.61 MHz ( period = 18.652 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 53.62 MHz ( period = 18.650 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 53.79 MHz ( period = 18.590 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[17]       ; clock      ; clock    ; None                        ; None                      ; 5.462 ns                ;
; N/A                                     ; 53.83 MHz ( period = 18.578 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[21]       ; clock      ; clock    ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[17]       ; clock      ; clock    ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 53.88 MHz ( period = 18.560 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:PC|Saida[20]           ; clock      ; clock    ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 53.89 MHz ( period = 18.556 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[21]       ; clock      ; clock    ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 53.94 MHz ( period = 18.540 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 5.491 ns                ;
; N/A                                     ; 53.94 MHz ( period = 18.538 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:PC|Saida[20]           ; clock      ; clock    ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 53.96 MHz ( period = 18.532 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[20]       ; clock      ; clock    ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 53.97 MHz ( period = 18.528 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[21]           ; clock      ; clock    ; None                        ; None                      ; 5.456 ns                ;
; N/A                                     ; 54.01 MHz ( period = 18.514 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[22]           ; clock      ; clock    ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 54.03 MHz ( period = 18.508 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[21]           ; clock      ; clock    ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 54.07 MHz ( period = 18.496 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:PC|Saida[23]           ; clock      ; clock    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; 54.07 MHz ( period = 18.494 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[22]           ; clock      ; clock    ; None                        ; None                      ; 5.430 ns                ;
; N/A                                     ; 54.08 MHz ( period = 18.492 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:PC|Saida[26]           ; clock      ; clock    ; None                        ; None                      ; 5.466 ns                ;
; N/A                                     ; 54.11 MHz ( period = 18.482 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[18]       ; clock      ; clock    ; None                        ; None                      ; 5.444 ns                ;
; N/A                                     ; 54.12 MHz ( period = 18.476 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:PC|Saida[23]           ; clock      ; clock    ; None                        ; None                      ; 5.421 ns                ;
; N/A                                     ; 54.15 MHz ( period = 18.466 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:PC|Saida[29]           ; clock      ; clock    ; None                        ; None                      ; 5.449 ns                ;
; N/A                                     ; 54.16 MHz ( period = 18.464 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[28]       ; clock      ; clock    ; None                        ; None                      ; 5.448 ns                ;
; N/A                                     ; 54.17 MHz ( period = 18.462 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[18]       ; clock      ; clock    ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 54.27 MHz ( period = 18.426 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:PC|Saida[24]           ; clock      ; clock    ; None                        ; None                      ; 5.417 ns                ;
; N/A                                     ; 54.32 MHz ( period = 18.408 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[24]       ; clock      ; clock    ; None                        ; None                      ; 5.410 ns                ;
; N/A                                     ; 54.34 MHz ( period = 18.404 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[25]       ; clock      ; clock    ; None                        ; None                      ; 5.408 ns                ;
; N/A                                     ; 54.34 MHz ( period = 18.402 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:PC|Saida[24]           ; clock      ; clock    ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 54.40 MHz ( period = 18.384 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[26]       ; clock      ; clock    ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 54.40 MHz ( period = 18.382 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:PC|Saida[27]           ; clock      ; clock    ; None                        ; None                      ; 5.399 ns                ;
; N/A                                     ; 54.41 MHz ( period = 18.380 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:PC|Saida[27]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 54.47 MHz ( period = 18.360 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[26]       ; clock      ; clock    ; None                        ; None                      ; 5.408 ns                ;
; N/A                                     ; 54.47 MHz ( period = 18.358 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:PC|Saida[27]           ; clock      ; clock    ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 54.48 MHz ( period = 18.356 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:PC|Saida[27]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 5.406 ns                ;
; N/A                                     ; 54.49 MHz ( period = 18.352 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[27]       ; clock      ; clock    ; None                        ; None                      ; 5.397 ns                ;
; N/A                                     ; 54.54 MHz ( period = 18.334 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[22]       ; clock      ; clock    ; None                        ; None                      ; 5.371 ns                ;
; N/A                                     ; 54.57 MHz ( period = 18.326 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:PC|Saida[24]           ; clock      ; clock    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 54.61 MHz ( period = 18.310 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[22]       ; clock      ; clock    ; None                        ; None                      ; 5.379 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr25_21[0]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[0]        ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 0.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 0.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 0.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[13]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 0.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 0.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[10]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[9]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 0.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[15]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15] ; clock      ; clock    ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[11]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 0.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[9]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[2]        ; clock      ; clock    ; None                       ; None                       ; 1.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[3]        ; clock      ; clock    ; None                       ; None                       ; 1.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[0]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[23]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[17]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17] ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[2]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[2]        ; clock      ; clock    ; None                       ; None                       ; 1.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[13]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[20]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[20] ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[18]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[18] ; clock      ; clock    ; None                       ; None                       ; 0.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[4]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]  ; clock      ; clock    ; None                       ; None                       ; 0.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[12]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12] ; clock      ; clock    ; None                       ; None                       ; 0.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[2]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[1]        ; clock      ; clock    ; None                       ; None                       ; 1.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[8]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]  ; clock      ; clock    ; None                       ; None                       ; 0.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[3]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]  ; clock      ; clock    ; None                       ; None                       ; 0.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[10]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[7]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]  ; clock      ; clock    ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr20_16[0]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[0]        ; clock      ; clock    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[5]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]  ; clock      ; clock    ; None                       ; None                       ; 0.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[22]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 0.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[2]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[4]        ; clock      ; clock    ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[2]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[0]        ; clock      ; clock    ; None                       ; None                       ; 1.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[2]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[3]        ; clock      ; clock    ; None                       ; None                       ; 1.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr20_16[1]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[1]        ; clock      ; clock    ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[25]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[16]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[10]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[6]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[4]        ; clock      ; clock    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[0]        ; clock      ; clock    ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[10]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[1]        ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[4]        ; clock      ; clock    ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[0]        ; clock      ; clock    ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[1]        ; clock      ; clock    ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[4]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[9]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr20_16[4]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[4]        ; clock      ; clock    ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[19]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[27]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[4]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr25_21[4]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[4]        ; clock      ; clock    ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[17]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[0]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr25_21[2]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[2]        ; clock      ; clock    ; None                       ; None                       ; 2.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[6]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr20_16[3]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[3]        ; clock      ; clock    ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[2]        ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr25_21[1]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[1]        ; clock      ; clock    ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr20_16[2]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[2]        ; clock      ; clock    ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr25_21[3]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[3]        ; clock      ; clock    ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[1]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[9]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[14]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[2]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[3]        ; clock      ; clock    ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[1]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[3]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[9]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[13]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[1]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[3]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[13]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[6]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[30]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[1]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[6]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[15]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[0]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[4]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[8]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[1]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]     ; clock      ; clock    ; None                       ; None                       ; 2.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[18]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[26]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[2]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[2]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[25]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[5]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[3]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[3]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[28]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 2.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[3]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[2]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[1]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[26]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[0]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[3]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|ShiftSrc                          ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[23]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[1]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 2.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[1]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]     ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[1]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[6]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[3]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 2.064 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                              ; To Clock ;
+-------+--------------+------------+-------+---------------------------------+----------+
; N/A   ; None         ; 4.464 ns   ; reset ; Controle:controle|RegWrite      ; clock    ;
; N/A   ; None         ; 4.224 ns   ; reset ; Controle:controle|MemToReg[0]   ; clock    ;
; N/A   ; None         ; 4.224 ns   ; reset ; Controle:controle|MemToReg[3]   ; clock    ;
; N/A   ; None         ; 4.224 ns   ; reset ; Controle:controle|MemToReg[1]   ; clock    ;
; N/A   ; None         ; 4.224 ns   ; reset ; Controle:controle|RegDst[2]     ; clock    ;
; N/A   ; None         ; 4.224 ns   ; reset ; Controle:controle|RegDst[0]     ; clock    ;
; N/A   ; None         ; 3.547 ns   ; reset ; Controle:controle|estado[3]     ; clock    ;
; N/A   ; None         ; 3.517 ns   ; reset ; Controle:controle|estado[2]     ; clock    ;
; N/A   ; None         ; 3.517 ns   ; reset ; Controle:controle|estado[0]     ; clock    ;
; N/A   ; None         ; 3.517 ns   ; reset ; Controle:controle|estado[6]     ; clock    ;
; N/A   ; None         ; 1.482 ns   ; reset ; Controle:controle|IRWrite       ; clock    ;
; N/A   ; None         ; 1.445 ns   ; reset ; Controle:controle|AluSrcB[0]    ; clock    ;
; N/A   ; None         ; 1.379 ns   ; reset ; Controle:controle|AluOp[0]      ; clock    ;
; N/A   ; None         ; 1.379 ns   ; reset ; Controle:controle|AluOp[1]      ; clock    ;
; N/A   ; None         ; 1.379 ns   ; reset ; Controle:controle|AluSrcA[1]    ; clock    ;
; N/A   ; None         ; 1.379 ns   ; reset ; Controle:controle|AluOutControl ; clock    ;
; N/A   ; None         ; 1.379 ns   ; reset ; Controle:controle|ShiftCtrl[0]  ; clock    ;
; N/A   ; None         ; 1.379 ns   ; reset ; Controle:controle|ShiftCtrl[1]  ; clock    ;
; N/A   ; None         ; 1.379 ns   ; reset ; Controle:controle|ShiftAmt      ; clock    ;
; N/A   ; None         ; 1.379 ns   ; reset ; Controle:controle|ShiftCtrl[2]  ; clock    ;
; N/A   ; None         ; 1.283 ns   ; reset ; Controle:controle|ShiftSrc      ; clock    ;
; N/A   ; None         ; 1.283 ns   ; reset ; Controle:controle|AluSrcB[1]    ; clock    ;
; N/A   ; None         ; 1.283 ns   ; reset ; Controle:controle|RegDst[1]     ; clock    ;
; N/A   ; None         ; 0.604 ns   ; reset ; Controle:controle|estado[1]     ; clock    ;
+-------+--------------+------------+-------+---------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 17.141 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.130 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.109 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.098 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.895 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.884 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.867 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.856 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.746 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.736 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.714 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.704 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.515 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.504 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.500 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.490 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.472 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.462 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.457 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.425 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.265 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.254 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.211 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.183 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.120 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.110 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.996 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.984 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.964 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.952 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.946 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.914 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.873 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.870 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.862 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.860 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.834 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.831 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.823 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.818 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.786 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.750 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.738 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.722 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.710 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.700 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.672 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.610 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.586 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.581 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.578 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.572 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.554 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.544 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.506 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.495 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.493 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.478 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.468 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.461 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.461 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.450 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.439 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.429 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.370 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.364 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.358 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.340 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.336 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.320 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.312 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.247 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.219 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.212 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.201 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.192 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.189 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.150 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.120 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.111 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.108 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.101 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.070 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.066 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.056 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.984 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.960 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.942 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.934 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.923 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.890 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.879 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.867 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.822 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.817 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.807 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.777 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.751 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.734 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.728 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.719 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.716 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.710 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.689 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.684 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.678 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.677 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.666 ns  ; Controle:controle|AluOp[0]              ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.652 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.639 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.634 ns  ; Controle:controle|AluOp[0]              ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.617 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.607 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.602 ns  ; Controle:controle|AluOp[1]              ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.575 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.570 ns  ; Controle:controle|AluOp[1]              ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.563 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.550 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.539 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.531 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.529 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.528 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.511 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.495 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.491 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.485 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.477 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.468 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[11] ; clock      ;
; N/A                                     ; None                                                ; 14.457 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[11] ; clock      ;
; N/A                                     ; None                                                ; 14.438 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.420 ns  ; Controle:controle|AluOp[0]              ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.410 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.392 ns  ; Controle:controle|AluOp[0]              ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.367 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.361 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.361 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.356 ns  ; Controle:controle|AluOp[1]              ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.356 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.349 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.342 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.333 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.328 ns  ; Controle:controle|AluOp[1]              ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.318 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.317 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.316 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.312 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.311 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.304 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.303 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.301 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.289 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.279 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.266 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.252 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.250 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.241 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.238 ns  ; Controle:controle|AluSrcA[1]            ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.225 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.206 ns  ; Controle:controle|AluSrcA[1]            ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.206 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.186 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.183 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.157 ns  ; Registrador:A|Saida[2]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.138 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.125 ns  ; Registrador:A|Saida[2]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.125 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.091 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.073 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[11] ; clock      ;
; N/A                                     ; None                                                ; 14.067 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.063 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[11] ; clock      ;
; N/A                                     ; None                                                ; 14.059 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.058 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.055 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.040 ns  ; Controle:controle|AluOp[0]              ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.027 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.017 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.995 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.992 ns  ; Controle:controle|AluSrcA[1]            ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.983 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.981 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.976 ns  ; Controle:controle|AluOp[1]              ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.975 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.972 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.964 ns  ; Controle:controle|AluSrcA[1]            ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.962 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.951 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.951 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.937 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.930 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.917 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.911 ns  ; Registrador:A|Saida[2]                  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.907 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.906 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.902 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 13.899 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; AluResult[12] ; clock      ;
; N/A                                     ; None                                                ; 13.891 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 13.889 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.888 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; AluResult[12] ; clock      ;
; N/A                                     ; None                                                ; 13.883 ns  ; Registrador:A|Saida[2]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.861 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; AluResult[27] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                              ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; N/A           ; None        ; -0.167 ns ; reset ; Controle:controle|ShiftSrc      ; clock    ;
; N/A           ; None        ; -0.167 ns ; reset ; Controle:controle|AluSrcB[1]    ; clock    ;
; N/A           ; None        ; -0.167 ns ; reset ; Controle:controle|RegDst[1]     ; clock    ;
; N/A           ; None        ; -0.365 ns ; reset ; Controle:controle|estado[1]     ; clock    ;
; N/A           ; None        ; -0.366 ns ; reset ; Controle:controle|IRWrite       ; clock    ;
; N/A           ; None        ; -0.400 ns ; reset ; Controle:controle|MemToReg[0]   ; clock    ;
; N/A           ; None        ; -0.400 ns ; reset ; Controle:controle|MemToReg[3]   ; clock    ;
; N/A           ; None        ; -0.400 ns ; reset ; Controle:controle|MemToReg[1]   ; clock    ;
; N/A           ; None        ; -0.400 ns ; reset ; Controle:controle|RegDst[2]     ; clock    ;
; N/A           ; None        ; -0.400 ns ; reset ; Controle:controle|RegDst[0]     ; clock    ;
; N/A           ; None        ; -0.575 ns ; reset ; Controle:controle|AluSrcB[0]    ; clock    ;
; N/A           ; None        ; -0.640 ns ; reset ; Controle:controle|RegWrite      ; clock    ;
; N/A           ; None        ; -0.774 ns ; reset ; Controle:controle|AluOp[0]      ; clock    ;
; N/A           ; None        ; -0.774 ns ; reset ; Controle:controle|AluOp[1]      ; clock    ;
; N/A           ; None        ; -0.774 ns ; reset ; Controle:controle|AluSrcA[1]    ; clock    ;
; N/A           ; None        ; -0.774 ns ; reset ; Controle:controle|AluOutControl ; clock    ;
; N/A           ; None        ; -0.774 ns ; reset ; Controle:controle|ShiftCtrl[0]  ; clock    ;
; N/A           ; None        ; -0.774 ns ; reset ; Controle:controle|ShiftCtrl[1]  ; clock    ;
; N/A           ; None        ; -0.774 ns ; reset ; Controle:controle|ShiftAmt      ; clock    ;
; N/A           ; None        ; -0.774 ns ; reset ; Controle:controle|ShiftCtrl[2]  ; clock    ;
; N/A           ; None        ; -3.278 ns ; reset ; Controle:controle|estado[2]     ; clock    ;
; N/A           ; None        ; -3.278 ns ; reset ; Controle:controle|estado[0]     ; clock    ;
; N/A           ; None        ; -3.278 ns ; reset ; Controle:controle|estado[6]     ; clock    ;
; N/A           ; None        ; -3.308 ns ; reset ; Controle:controle|estado[3]     ; clock    ;
+---------------+-------------+-----------+-------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Oct 13 00:46:51 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[24]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[27]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[29]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[30]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[31]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[1]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[0]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[4]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[1]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[3]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[2]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[24]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[18]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[20]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[26]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[30]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[25]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[29]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[31]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[23]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[22]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[21]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[19]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDst:MuxRegDst|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[0]" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[2]" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[1]" as buffer
    Info: Detected gated clock "MuxMemToReg:MuxMemToReg|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[1]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[3]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[0]" as buffer
    Info: Detected gated clock "MuxAluSrcB:MuxAluSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:controle|ShiftSrc" as buffer
Info: Clock "clock" has Internal fmax of 43.34 MHz between source register "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]" and destination register "Registrador:AluOut|Saida[30]" (period= 23.074 ns)
    Info: + Longest register to register delay is 7.721 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 5; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]'
        Info: 2: + IC(0.271 ns) + CELL(0.272 ns) = 0.543 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~28'
        Info: 3: + IC(0.253 ns) + CELL(0.154 ns) = 0.950 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[2]~1DUPLICATE'
        Info: 4: + IC(0.315 ns) + CELL(0.154 ns) = 1.419 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[3]~3'
        Info: 5: + IC(0.236 ns) + CELL(0.053 ns) = 1.708 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[4]~4'
        Info: 6: + IC(0.238 ns) + CELL(0.154 ns) = 2.100 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[6]~7DUPLICATE'
        Info: 7: + IC(0.221 ns) + CELL(0.154 ns) = 2.475 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[7]~9DUPLICATE'
        Info: 8: + IC(0.208 ns) + CELL(0.053 ns) = 2.736 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~69'
        Info: 9: + IC(0.239 ns) + CELL(0.053 ns) = 3.028 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~65'
        Info: 10: + IC(0.594 ns) + CELL(0.053 ns) = 3.675 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[13]~61'
        Info: 11: + IC(0.205 ns) + CELL(0.053 ns) = 3.933 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~57'
        Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 4.205 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~53'
        Info: 13: + IC(0.508 ns) + CELL(0.053 ns) = 4.766 ns; Loc. = LCCOMB_X25_Y16_N14; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[18]~19'
        Info: 14: + IC(0.532 ns) + CELL(0.225 ns) = 5.523 ns; Loc. = LCCOMB_X21_Y16_N30; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[20]~20'
        Info: 15: + IC(0.204 ns) + CELL(0.053 ns) = 5.780 ns; Loc. = LCCOMB_X21_Y16_N20; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[22]~22'
        Info: 16: + IC(0.201 ns) + CELL(0.053 ns) = 6.034 ns; Loc. = LCCOMB_X21_Y16_N18; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[24]~24'
        Info: 17: + IC(0.537 ns) + CELL(0.053 ns) = 6.624 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~26'
        Info: 18: + IC(0.235 ns) + CELL(0.053 ns) = 6.912 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[29]~27'
        Info: 19: + IC(0.215 ns) + CELL(0.053 ns) = 7.180 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 3; COMB Node = 'Ula32:Alu|Mux1~0'
        Info: 20: + IC(0.232 ns) + CELL(0.309 ns) = 7.721 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 1; REG Node = 'Registrador:AluOut|Saida[30]'
        Info: Total cell delay = 2.058 ns ( 26.65 % )
        Info: Total interconnect delay = 5.663 ns ( 73.35 % )
    Info: - Smallest clock skew is -3.726 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.469 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1361; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 1; REG Node = 'Registrador:AluOut|Saida[30]'
            Info: Total cell delay = 1.472 ns ( 59.62 % )
            Info: Total interconnect delay = 0.997 ns ( 40.38 % )
        Info: - Longest clock path from clock "clock" to source register is 6.195 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.194 ns) + CELL(0.712 ns) = 2.760 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 67; REG Node = 'Controle:controle|AluSrcB[0]'
            Info: 3: + IC(0.735 ns) + CELL(0.225 ns) = 3.720 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0'
            Info: 4: + IC(1.482 ns) + CELL(0.000 ns) = 5.202 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.940 ns) + CELL(0.053 ns) = 6.195 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 5; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]'
            Info: Total cell delay = 1.844 ns ( 29.77 % )
            Info: Total interconnect delay = 4.351 ns ( 70.23 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Instr_Reg:InstructionRegisters|Instr25_21[0]" and destination pin or register "MuxRegDst:MuxRegDst|MuxRegDstOut[0]" for clock "clock" (Hold time is 3.308 ns)
    Info: + Largest clock skew is 4.167 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.648 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.248 ns) + CELL(0.712 ns) = 2.814 ns; Loc. = LCFF_X21_Y11_N15; Fanout = 6; REG Node = 'Controle:controle|RegDst[0]'
            Info: 3: + IC(1.065 ns) + CELL(0.228 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 1; COMB Node = 'MuxRegDst:MuxRegDst|Mux5~0'
            Info: 4: + IC(1.561 ns) + CELL(0.000 ns) = 5.668 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'MuxRegDst:MuxRegDst|Mux5~0clkctrl'
            Info: 5: + IC(0.927 ns) + CELL(0.053 ns) = 6.648 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 32; REG Node = 'MuxRegDst:MuxRegDst|MuxRegDstOut[0]'
            Info: Total cell delay = 1.847 ns ( 27.78 % )
            Info: Total interconnect delay = 4.801 ns ( 72.22 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1361; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X21_Y12_N7; Fanout = 33; REG Node = 'Instr_Reg:InstructionRegisters|Instr25_21[0]'
            Info: Total cell delay = 1.472 ns ( 59.33 % )
            Info: Total interconnect delay = 1.009 ns ( 40.67 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.765 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y12_N7; Fanout = 33; REG Node = 'Instr_Reg:InstructionRegisters|Instr25_21[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X21_Y12_N6; Fanout = 1; COMB Node = 'MuxRegDst:MuxRegDst|Mux0~0'
        Info: 3: + IC(0.207 ns) + CELL(0.225 ns) = 0.765 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 32; REG Node = 'MuxRegDst:MuxRegDst|MuxRegDstOut[0]'
        Info: Total cell delay = 0.558 ns ( 72.94 % )
        Info: Total interconnect delay = 0.207 ns ( 27.06 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Controle:controle|RegWrite" (data pin = "reset", clock pin = "clock") is 4.464 ns
    Info: + Longest pin to register delay is 6.854 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 20; PIN Node = 'reset'
        Info: 2: + IC(4.646 ns) + CELL(0.272 ns) = 5.782 ns; Loc. = LCCOMB_X21_Y11_N24; Fanout = 6; COMB Node = 'Controle:controle|MemToReg[1]~1'
        Info: 3: + IC(0.326 ns) + CELL(0.746 ns) = 6.854 ns; Loc. = LCFF_X21_Y11_N21; Fanout = 32; REG Node = 'Controle:controle|RegWrite'
        Info: Total cell delay = 1.882 ns ( 27.46 % )
        Info: Total interconnect delay = 4.972 ns ( 72.54 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1361; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X21_Y11_N21; Fanout = 32; REG Node = 'Controle:controle|RegWrite'
        Info: Total cell delay = 1.472 ns ( 59.35 % )
        Info: Total interconnect delay = 1.008 ns ( 40.65 % )
Info: tco from clock "clock" to destination pin "AluResult[30]" through register "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]" is 17.141 ns
    Info: + Longest clock path from clock "clock" to source register is 6.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(1.194 ns) + CELL(0.712 ns) = 2.760 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 67; REG Node = 'Controle:controle|AluSrcB[0]'
        Info: 3: + IC(0.735 ns) + CELL(0.225 ns) = 3.720 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0'
        Info: 4: + IC(1.482 ns) + CELL(0.000 ns) = 5.202 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.940 ns) + CELL(0.053 ns) = 6.195 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 5; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]'
        Info: Total cell delay = 1.844 ns ( 29.77 % )
        Info: Total interconnect delay = 4.351 ns ( 70.23 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.946 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 5; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]'
        Info: 2: + IC(0.271 ns) + CELL(0.272 ns) = 0.543 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~28'
        Info: 3: + IC(0.253 ns) + CELL(0.154 ns) = 0.950 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[2]~1DUPLICATE'
        Info: 4: + IC(0.315 ns) + CELL(0.154 ns) = 1.419 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[3]~3'
        Info: 5: + IC(0.236 ns) + CELL(0.053 ns) = 1.708 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[4]~4'
        Info: 6: + IC(0.238 ns) + CELL(0.154 ns) = 2.100 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[6]~7DUPLICATE'
        Info: 7: + IC(0.221 ns) + CELL(0.154 ns) = 2.475 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[7]~9DUPLICATE'
        Info: 8: + IC(0.208 ns) + CELL(0.053 ns) = 2.736 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~69'
        Info: 9: + IC(0.239 ns) + CELL(0.053 ns) = 3.028 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~65'
        Info: 10: + IC(0.594 ns) + CELL(0.053 ns) = 3.675 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[13]~61'
        Info: 11: + IC(0.205 ns) + CELL(0.053 ns) = 3.933 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~57'
        Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 4.205 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~53'
        Info: 13: + IC(0.508 ns) + CELL(0.053 ns) = 4.766 ns; Loc. = LCCOMB_X25_Y16_N14; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[18]~19'
        Info: 14: + IC(0.532 ns) + CELL(0.225 ns) = 5.523 ns; Loc. = LCCOMB_X21_Y16_N30; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[20]~20'
        Info: 15: + IC(0.204 ns) + CELL(0.053 ns) = 5.780 ns; Loc. = LCCOMB_X21_Y16_N20; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[22]~22'
        Info: 16: + IC(0.201 ns) + CELL(0.053 ns) = 6.034 ns; Loc. = LCCOMB_X21_Y16_N18; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[24]~24'
        Info: 17: + IC(0.537 ns) + CELL(0.053 ns) = 6.624 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~26'
        Info: 18: + IC(0.235 ns) + CELL(0.053 ns) = 6.912 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[29]~27'
        Info: 19: + IC(0.215 ns) + CELL(0.053 ns) = 7.180 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 3; COMB Node = 'Ula32:Alu|Mux1~0'
        Info: 20: + IC(1.642 ns) + CELL(2.124 ns) = 10.946 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'AluResult[30]'
        Info: Total cell delay = 3.873 ns ( 35.38 % )
        Info: Total interconnect delay = 7.073 ns ( 64.62 % )
Info: th for register "Controle:controle|ShiftSrc" (data pin = "reset", clock pin = "clock") is -0.167 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(1.194 ns) + CELL(0.618 ns) = 2.666 ns; Loc. = LCFF_X18_Y11_N13; Fanout = 105; REG Node = 'Controle:controle|ShiftSrc'
        Info: Total cell delay = 1.472 ns ( 55.21 % )
        Info: Total interconnect delay = 1.194 ns ( 44.79 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.982 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 20; PIN Node = 'reset'
        Info: 2: + IC(1.721 ns) + CELL(0.397 ns) = 2.982 ns; Loc. = LCFF_X18_Y11_N13; Fanout = 105; REG Node = 'Controle:controle|ShiftSrc'
        Info: Total cell delay = 1.261 ns ( 42.29 % )
        Info: Total interconnect delay = 1.721 ns ( 57.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Sun Oct 13 00:46:53 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


