// Seed: 4094399925
module module_0;
  wire id_2, id_3, id_4;
  integer id_5;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1
);
  wor  id_3;
  wire id_4;
  nor primCall (id_0, id_1, id_3, id_4, id_5);
  assign id_0 = id_1;
  tri id_5 = -1;
  module_0 modCall_1 ();
  wire id_6, id_7;
  wire id_8;
  parameter id_9 = id_3;
endmodule
module module_2 (
    output logic id_0,
    input  logic id_1,
    output tri   id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign id_0 = 1;
  initial @(id_1) id_0 <= id_1;
endmodule
