GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v'
Compiling module 'SPI7001'("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":1)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":204)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":229)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":284)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":298)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":328)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":355)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 20("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":435)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":478)
NOTE  (EX0101) : Current top module is "SPI7001"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk_1M is unused("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":3)
WARN  (CV0016) : Input cnt_s is unused("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":8)
WARN  (CV0016) : Input cnt_ms is unused("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":9)
WARN  (CV0016) : Input cnt_us is unused("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":10)
WARN  (CV0016) : Input cntlatch is unused("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\led_part\SPI7001.v":11)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\SPI7001_pack\temp\gwsyn\SPI7001.vg" completed
Generate wrapper file "D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\SPI7001_pack\temp\gwsyn\SPI7001_wrapper.v" completed
[100%] Generate report file "D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_matter\7001_unpack\project\src\SPI7001_pack\temp\gwsyn\SPI7001_syn.rpt.html" completed
GowinSynthesis finish
