# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2024 22:27:23

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 58.31 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 76.90 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           482851      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            7826        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                    Setup Times  Clock Reference:Phase  
---------  --------------------------------------------  -----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout  1339         clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            2548         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            2983         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                    Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  ------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout  13528         clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout  13900         clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout  13673         clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            12921         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            13862         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                    Hold Times  Clock Reference:Phase  
---------  --------------------------------------------  ----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout  -160        clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            -1236       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            -2031       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                    Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  --------------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout  12971                 clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout  13271                 clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout  13075                 clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            9767                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            10191                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_27_12_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_27_12_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_27_12_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2411/I                                   Odrv12                         0              1420  RISE       1
I__2411/O                                   Odrv12                       724              2143  RISE       1
I__2412/I                                   Span12Mux_v                    0              2143  RISE       1
I__2412/O                                   Span12Mux_v                  724              2867  RISE       1
I__2413/I                                   Span12Mux_v                    0              2867  RISE       1
I__2413/O                                   Span12Mux_v                  724              3590  RISE       1
I__2414/I                                   Span12Mux_h                    0              3590  RISE       1
I__2414/O                                   Span12Mux_h                  724              4314  RISE       1
I__2415/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2415/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2416/I                                   LocalMux                       0              4665  RISE       1
I__2416/O                                   LocalMux                     486              5151  RISE       1
I__2417/I                                   IoInMux                        0              5151  RISE       1
I__2417/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21669/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21669/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21670/I                                  GlobalMux                      0              6443  RISE       1
I__21670/O                                  GlobalMux                    227              6671  RISE       1
I__21672/I                                  ClkMux                         0              6671  RISE       1
I__21672/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_27_12_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_27_12_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__21675/I                                    LocalMux                       0              7922  60143  RISE       1
I__21675/O                                    LocalMux                     486              8407  60143  RISE       1
I__21677/I                                    InMux                          0              8407  60143  RISE       1
I__21677/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_27_12_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2411/I                                   Odrv12                         0              1420  RISE       1
I__2411/O                                   Odrv12                       724              2143  RISE       1
I__2412/I                                   Span12Mux_v                    0              2143  RISE       1
I__2412/O                                   Span12Mux_v                  724              2867  RISE       1
I__2413/I                                   Span12Mux_v                    0              2867  RISE       1
I__2413/O                                   Span12Mux_v                  724              3590  RISE       1
I__2414/I                                   Span12Mux_h                    0              3590  RISE       1
I__2414/O                                   Span12Mux_h                  724              4314  RISE       1
I__2415/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2415/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2416/I                                   LocalMux                       0              4665  RISE       1
I__2416/O                                   LocalMux                     486              5151  RISE       1
I__2417/I                                   IoInMux                        0              5151  RISE       1
I__2417/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21669/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21669/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21670/I                                  GlobalMux                      0              6443  RISE       1
I__21670/O                                  GlobalMux                    227              6671  RISE       1
I__21672/I                                  ClkMux                         0              6671  RISE       1
I__21672/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_27_12_1/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 58.31 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_flash_spi.wait_cnt_q_15_LC_21_14_6/lcout
Path End         : u_app.u_flash_spi.byte_cnt_q_4_LC_23_10_6/ce
Capture Clock    : u_app.u_flash_spi.byte_cnt_q_4_LC_23_10_6/clk
Setup Constraint : 500000p
Path slack       : 482851p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3794
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             503794

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3794
+ Clock To Q                                796
+ Data Path Delay                         16353
---------------------------------------   ----- 
End-of-path arrival time (ps)             20943
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__21683/I                                      Odrv4                          0                 0  RISE       1
I__21683/O                                      Odrv4                        517               517  RISE       1
I__21685/I                                      Span4Mux_v                     0               517  RISE       1
I__21685/O                                      Span4Mux_v                   517              1034  RISE       1
I__21686/I                                      Span4Mux_s2_h                  0              1034  RISE       1
I__21686/O                                      Span4Mux_s2_h                300              1333  RISE       1
I__21687/I                                      LocalMux                       0              1333  RISE       1
I__21687/O                                      LocalMux                     486              1819  RISE       1
I__21688/I                                      IoInMux                        0              1819  RISE       1
I__21688/O                                      IoInMux                      382              2202  RISE       1
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2202  RISE       1
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                       910              3111  RISE     295
I__21959/I                                      gio2CtrlBuf                    0              3111  RISE       1
I__21959/O                                      gio2CtrlBuf                    0              3111  RISE       1
I__21960/I                                      GlobalMux                      0              3111  RISE       1
I__21960/O                                      GlobalMux                    227              3339  RISE       1
I__21989/I                                      ClkMux                         0              3339  RISE       1
I__21989/O                                      ClkMux                       455              3794  RISE       1
u_app.u_flash_spi.wait_cnt_q_15_LC_21_14_6/clk  LogicCell40_SEQ_MODE_1010      0              3794  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_flash_spi.wait_cnt_q_15_LC_21_14_6/lcout                           LogicCell40_SEQ_MODE_1010    796              4590  482851  FALL       4
I__17889/I                                                                 Odrv12                         0              4590  482851  FALL       1
I__17889/O                                                                 Odrv12                       796              5386  482851  FALL       1
I__17892/I                                                                 Span12Mux_v                    0              5386  482851  FALL       1
I__17892/O                                                                 Span12Mux_v                  796              6181  482851  FALL       1
I__17896/I                                                                 LocalMux                       0              6181  482851  FALL       1
I__17896/O                                                                 LocalMux                     455              6636  482851  FALL       1
I__17899/I                                                                 InMux                          0              6636  482851  FALL       1
I__17899/O                                                                 InMux                        320              6957  482851  FALL       1
I__17901/I                                                                 CascadeMux                     0              6957  482851  FALL       1
I__17901/O                                                                 CascadeMux                     0              6957  482851  FALL       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_RNO_LC_19_10_0/in2                LogicCell40_SEQ_MODE_0000      0              6957  482851  FALL       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_RNO_LC_19_10_0/lcout              LogicCell40_SEQ_MODE_0000    558              7515  482851  RISE       1
I__13636/I                                                                 Odrv4                          0              7515  482851  RISE       1
I__13636/O                                                                 Odrv4                        517              8032  482851  RISE       1
I__13637/I                                                                 Span4Mux_v                     0              8032  482851  RISE       1
I__13637/O                                                                 Span4Mux_v                   517              8549  482851  RISE       1
I__13638/I                                                                 LocalMux                       0              8549  482851  RISE       1
I__13638/O                                                                 LocalMux                     486              9034  482851  RISE       1
I__13639/I                                                                 InMux                          0              9034  482851  RISE       1
I__13639/O                                                                 InMux                        382              9417  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_LC_20_14_7/in1                    LogicCell40_SEQ_MODE_0000      0              9417  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_LC_20_14_7/carryout               LogicCell40_SEQ_MODE_0000    382              9799  482851  RISE       1
IN_MUX_bfv_20_15_0_/carryinitin                                            ICE_CARRY_IN_MUX               0              9799  482851  RISE       1
IN_MUX_bfv_20_15_0_/carryinitout                                           ICE_CARRY_IN_MUX             289             10089  482851  RISE       1
I__13691/I                                                                 InMux                          0             10089  482851  RISE       1
I__13691/O                                                                 InMux                        382             10471  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_data_tmp_7_THRU_LUT4_0_LC_20_15_0/in3    LogicCell40_SEQ_MODE_0000      0             10471  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_data_tmp_7_THRU_LUT4_0_LC_20_15_0/lcout  LogicCell40_SEQ_MODE_0000    465             10936  482851  RISE       6
I__16212/I                                                                 Odrv4                          0             10936  482851  RISE       1
I__16212/O                                                                 Odrv4                        517             11453  482851  RISE       1
I__16215/I                                                                 Span4Mux_v                     0             11453  482851  RISE       1
I__16215/O                                                                 Span4Mux_v                   517             11970  482851  RISE       1
I__16219/I                                                                 Span4Mux_h                     0             11970  482851  RISE       1
I__16219/O                                                                 Span4Mux_h                   444             12415  482851  RISE       1
I__16223/I                                                                 LocalMux                       0             12415  482851  RISE       1
I__16223/O                                                                 LocalMux                     486             12900  482851  RISE       1
I__16228/I                                                                 InMux                          0             12900  482851  RISE       1
I__16228/O                                                                 InMux                        382             13283  482851  RISE       1
I__16233/I                                                                 CascadeMux                     0             13283  482851  RISE       1
I__16233/O                                                                 CascadeMux                     0             13283  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_RNIEI7E6_LC_23_9_0/in2            LogicCell40_SEQ_MODE_0000      0             13283  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_RNIEI7E6_LC_23_9_0/lcout          LogicCell40_SEQ_MODE_0000    558             13841  482851  RISE       1
I__15878/I                                                                 LocalMux                       0             13841  482851  RISE       1
I__15878/O                                                                 LocalMux                     486             14327  482851  RISE       1
I__15879/I                                                                 InMux                          0             14327  482851  RISE       1
I__15879/O                                                                 InMux                        382             14709  482851  RISE       1
u_app.u_flash_spi.state_q_RNIJFCOB_17_LC_22_8_4/in0                        LogicCell40_SEQ_MODE_0000      0             14709  482851  RISE       1
u_app.u_flash_spi.state_q_RNIJFCOB_17_LC_22_8_4/lcout                      LogicCell40_SEQ_MODE_0000    662             15371  482851  RISE       1
I__15866/I                                                                 LocalMux                       0             15371  482851  RISE       1
I__15866/O                                                                 LocalMux                     486             15857  482851  RISE       1
I__15867/I                                                                 InMux                          0             15857  482851  RISE       1
I__15867/O                                                                 InMux                        382             16239  482851  RISE       1
u_app.u_flash_spi.state_q_RNIA61KG_17_LC_23_9_1/in3                        LogicCell40_SEQ_MODE_0000      0             16239  482851  RISE       1
u_app.u_flash_spi.state_q_RNIA61KG_17_LC_23_9_1/ltout                      LogicCell40_SEQ_MODE_0000    403             16642  482851  FALL       1
I__15858/I                                                                 CascadeMux                     0             16642  482851  FALL       1
I__15858/O                                                                 CascadeMux                     0             16642  482851  FALL       1
u_app.u_flash_spi.state_q_RNI8JH1V_8_LC_23_9_2/in2                         LogicCell40_SEQ_MODE_0000      0             16642  482851  FALL       1
u_app.u_flash_spi.state_q_RNI8JH1V_8_LC_23_9_2/lcout                       LogicCell40_SEQ_MODE_0000    558             17201  482851  RISE       1
I__15840/I                                                                 LocalMux                       0             17201  482851  RISE       1
I__15840/O                                                                 LocalMux                     486             17686  482851  RISE       1
I__15841/I                                                                 InMux                          0             17686  482851  RISE       1
I__15841/O                                                                 InMux                        382             18069  482851  RISE       1
u_app.u_flash_spi.state_q_RNIN3SPQ4_1_LC_23_9_5/in3                        LogicCell40_SEQ_MODE_0000      0             18069  482851  RISE       1
u_app.u_flash_spi.state_q_RNIN3SPQ4_1_LC_23_9_5/lcout                      LogicCell40_SEQ_MODE_0000    465             18534  482851  RISE       8
I__17316/I                                                                 Odrv4                          0             18534  482851  RISE       1
I__17316/O                                                                 Odrv4                        517             19051  482851  RISE       1
I__17318/I                                                                 Span4Mux_v                     0             19051  482851  RISE       1
I__17318/O                                                                 Span4Mux_v                   517             19568  482851  RISE       1
I__17320/I                                                                 LocalMux                       0             19568  482851  RISE       1
I__17320/O                                                                 LocalMux                     486             20054  482851  RISE       1
I__17322/I                                                                 CEMux                          0             20054  482851  RISE       1
I__17322/O                                                                 CEMux                        889             20943  482851  RISE       1
u_app.u_flash_spi.byte_cnt_q_4_LC_23_10_6/ce                               LogicCell40_SEQ_MODE_1010      0             20943  482851  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__21683/I                                      Odrv4                          0                 0  RISE       1
I__21683/O                                      Odrv4                        517               517  RISE       1
I__21685/I                                      Span4Mux_v                     0               517  RISE       1
I__21685/O                                      Span4Mux_v                   517              1034  RISE       1
I__21686/I                                      Span4Mux_s2_h                  0              1034  RISE       1
I__21686/O                                      Span4Mux_s2_h                300              1333  RISE       1
I__21687/I                                      LocalMux                       0              1333  RISE       1
I__21687/O                                      LocalMux                     486              1819  RISE       1
I__21688/I                                      IoInMux                        0              1819  RISE       1
I__21688/O                                      IoInMux                      382              2202  RISE       1
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2202  RISE       1
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                       910              3111  RISE     295
I__21959/I                                      gio2CtrlBuf                    0              3111  RISE       1
I__21959/O                                      gio2CtrlBuf                    0              3111  RISE       1
I__21960/I                                      GlobalMux                      0              3111  RISE       1
I__21960/O                                      GlobalMux                    227              3339  RISE       1
I__22011/I                                      ClkMux                         0              3339  RISE       1
I__22011/O                                      ClkMux                       455              3794  RISE       1
u_app.u_flash_spi.byte_cnt_q_4_LC_23_10_6/clk   LogicCell40_SEQ_MODE_1010      0              3794  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 76.90 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_1_LC_14_25_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_1_LC_6_10_0/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_1_LC_6_10_0/clk
Setup Constraint : 20830p
Path slack       : 7826p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         11805
---------------------------------------   ----- 
End-of-path arrival time (ps)             13283
 
Launch Clock Path
pin name                              model name                          delay  cumulative delay  edge  Fanout
------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__12076/I                            GlobalMux                               0                 0  RISE       1
I__12076/O                            GlobalMux                             227               227  RISE       1
I__12202/I                            ClkMux                                  0               227  RISE       1
I__12202/O                            ClkMux                                455               682  RISE       1
u_usb_cdc.clk_cnt_q_1_LC_14_25_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_1_LC_14_25_1/lcout                                                    LogicCell40_SEQ_MODE_1010    796              1478   7826  RISE       3
I__7624/I                                                                                 LocalMux                       0              1478   7826  RISE       1
I__7624/O                                                                                 LocalMux                     486              1964   7826  RISE       1
I__7627/I                                                                                 InMux                          0              1964   7826  RISE       1
I__7627/O                                                                                 InMux                        382              2346   7826  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_14_26_6/in0                                              LogicCell40_SEQ_MODE_0000      0              2346   7826  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_14_26_6/lcout                                            LogicCell40_SEQ_MODE_0000    662              3008   7826  RISE       1
I__6795/I                                                                                 Odrv4                          0              3008   7826  RISE       1
I__6795/O                                                                                 Odrv4                        517              3525   7826  RISE       1
I__6796/I                                                                                 Span4Mux_v                     0              3525   7826  RISE       1
I__6796/O                                                                                 Span4Mux_v                   517              4042   7826  RISE       1
I__6797/I                                                                                 Span4Mux_s2_v                  0              4042   7826  RISE       1
I__6797/O                                                                                 Span4Mux_s2_v                372              4414   7826  RISE       1
I__6798/I                                                                                 LocalMux                       0              4414   7826  RISE       1
I__6798/O                                                                                 LocalMux                     486              4900   7826  RISE       1
I__6799/I                                                                                 IoInMux                        0              4900   7826  RISE       1
I__6799/O                                                                                 IoInMux                      382              5282   7826  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                  ICE_GB                         0              5282   7826  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                        ICE_GB                       910              6192   7826  RISE      92
I__11969/I                                                                                gio2CtrlBuf                    0              6192   7826  RISE       1
I__11969/O                                                                                gio2CtrlBuf                    0              6192   7826  RISE       1
I__11970/I                                                                                GlobalMux                      0              6192   7826  RISE       1
I__11970/O                                                                                GlobalMux                    227              6419   7826  RISE       1
I__11971/I                                                                                Glb2LocalMux                   0              6419   7826  RISE       1
I__11971/O                                                                                Glb2LocalMux                 662              7081   7826  RISE       1
I__12012/I                                                                                LocalMux                       0              7081   7826  RISE       1
I__12012/O                                                                                LocalMux                     486              7567   7826  RISE       1
I__12033/I                                                                                InMux                          0              7567   7826  RISE       1
I__12033/O                                                                                InMux                        382              7949   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNI71CB_LC_13_10_2/in3    LogicCell40_SEQ_MODE_0000      0              7949   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNI71CB_LC_13_10_2/ltout  LogicCell40_SEQ_MODE_0000    403              8352   7826  FALL       1
I__4677/I                                                                                 CascadeMux                     0              8352   7826  FALL       1
I__4677/O                                                                                 CascadeMux                     0              8352   7826  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_13_10_3/in2    LogicCell40_SEQ_MODE_0000      0              8352   7826  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_13_10_3/lcout  LogicCell40_SEQ_MODE_0000    558              8910   7826  RISE       2
I__4672/I                                                                                 LocalMux                       0              8910   7826  RISE       1
I__4672/O                                                                                 LocalMux                     486              9396   7826  RISE       1
I__4674/I                                                                                 InMux                          0              9396   7826  RISE       1
I__4674/O                                                                                 InMux                        382              9779   7826  RISE       1
I__4676/I                                                                                 CascadeMux                     0              9779   7826  RISE       1
I__4676/O                                                                                 CascadeMux                     0              9779   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_13_9_0/in2         LogicCell40_SEQ_MODE_0000      0              9779   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_13_9_0/carryout    LogicCell40_SEQ_MODE_0000    341             10120   7826  RISE       2
I__4651/I                                                                                 InMux                          0             10120   7826  RISE       1
I__4651/O                                                                                 InMux                        382             10502   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_13_9_1/in3         LogicCell40_SEQ_MODE_0000      0             10502   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_13_9_1/lcout       LogicCell40_SEQ_MODE_0000    465             10967   7826  RISE       1
I__4652/I                                                                                 Odrv12                         0             10967   7826  RISE       1
I__4652/O                                                                                 Odrv12                       724             11691   7826  RISE       1
I__4653/I                                                                                 Span12Mux_h                    0             11691   7826  RISE       1
I__4653/O                                                                                 Span12Mux_h                  724             12415   7826  RISE       1
I__4654/I                                                                                 LocalMux                       0             12415   7826  RISE       1
I__4654/O                                                                                 LocalMux                     486             12900   7826  RISE       1
I__4655/I                                                                                 InMux                          0             12900   7826  RISE       1
I__4655/O                                                                                 InMux                        382             13283   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_1_LC_6_10_0/in3               LogicCell40_SEQ_MODE_1010      0             13283   7826  RISE       1

Capture Clock Path
pin name                                                                     model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                           SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__12076/I                                                                   GlobalMux                               0                 0  RISE       1
I__12076/O                                                                   GlobalMux                             227               227  RISE       1
I__12149/I                                                                   ClkMux                                  0               227  RISE       1
I__12149/O                                                                   ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_1_LC_6_10_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_27_12_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_27_12_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_27_12_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2411/I                                   Odrv12                         0              1420  RISE       1
I__2411/O                                   Odrv12                       724              2143  RISE       1
I__2412/I                                   Span12Mux_v                    0              2143  RISE       1
I__2412/O                                   Span12Mux_v                  724              2867  RISE       1
I__2413/I                                   Span12Mux_v                    0              2867  RISE       1
I__2413/O                                   Span12Mux_v                  724              3590  RISE       1
I__2414/I                                   Span12Mux_h                    0              3590  RISE       1
I__2414/O                                   Span12Mux_h                  724              4314  RISE       1
I__2415/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2415/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2416/I                                   LocalMux                       0              4665  RISE       1
I__2416/O                                   LocalMux                     486              5151  RISE       1
I__2417/I                                   IoInMux                        0              5151  RISE       1
I__2417/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21669/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21669/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21670/I                                  GlobalMux                      0              6443  RISE       1
I__21670/O                                  GlobalMux                    227              6671  RISE       1
I__21672/I                                  ClkMux                         0              6671  RISE       1
I__21672/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_27_12_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_27_12_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__21675/I                                    LocalMux                       0              7922  60143  RISE       1
I__21675/O                                    LocalMux                     486              8407  60143  RISE       1
I__21677/I                                    InMux                          0              8407  60143  RISE       1
I__21677/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_27_12_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2411/I                                   Odrv12                         0              1420  RISE       1
I__2411/O                                   Odrv12                       724              2143  RISE       1
I__2412/I                                   Span12Mux_v                    0              2143  RISE       1
I__2412/O                                   Span12Mux_v                  724              2867  RISE       1
I__2413/I                                   Span12Mux_v                    0              2867  RISE       1
I__2413/O                                   Span12Mux_v                  724              3590  RISE       1
I__2414/I                                   Span12Mux_h                    0              3590  RISE       1
I__2414/O                                   Span12Mux_h                  724              4314  RISE       1
I__2415/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2415/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2416/I                                   LocalMux                       0              4665  RISE       1
I__2416/O                                   LocalMux                     486              5151  RISE       1
I__2417/I                                   IoInMux                        0              5151  RISE       1
I__2417/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21669/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21669/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21670/I                                  GlobalMux                      0              6443  RISE       1
I__21670/O                                  GlobalMux                    227              6671  RISE       1
I__21672/I                                  ClkMux                         0              6671  RISE       1
I__21672/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_27_12_1/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_1_LC_14_25_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_1_LC_6_10_0/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_1_LC_6_10_0/clk
Setup Constraint : 20830p
Path slack       : 7826p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         11805
---------------------------------------   ----- 
End-of-path arrival time (ps)             13283
 
Launch Clock Path
pin name                              model name                          delay  cumulative delay  edge  Fanout
------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__12076/I                            GlobalMux                               0                 0  RISE       1
I__12076/O                            GlobalMux                             227               227  RISE       1
I__12202/I                            ClkMux                                  0               227  RISE       1
I__12202/O                            ClkMux                                455               682  RISE       1
u_usb_cdc.clk_cnt_q_1_LC_14_25_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_1_LC_14_25_1/lcout                                                    LogicCell40_SEQ_MODE_1010    796              1478   7826  RISE       3
I__7624/I                                                                                 LocalMux                       0              1478   7826  RISE       1
I__7624/O                                                                                 LocalMux                     486              1964   7826  RISE       1
I__7627/I                                                                                 InMux                          0              1964   7826  RISE       1
I__7627/O                                                                                 InMux                        382              2346   7826  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_14_26_6/in0                                              LogicCell40_SEQ_MODE_0000      0              2346   7826  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_14_26_6/lcout                                            LogicCell40_SEQ_MODE_0000    662              3008   7826  RISE       1
I__6795/I                                                                                 Odrv4                          0              3008   7826  RISE       1
I__6795/O                                                                                 Odrv4                        517              3525   7826  RISE       1
I__6796/I                                                                                 Span4Mux_v                     0              3525   7826  RISE       1
I__6796/O                                                                                 Span4Mux_v                   517              4042   7826  RISE       1
I__6797/I                                                                                 Span4Mux_s2_v                  0              4042   7826  RISE       1
I__6797/O                                                                                 Span4Mux_s2_v                372              4414   7826  RISE       1
I__6798/I                                                                                 LocalMux                       0              4414   7826  RISE       1
I__6798/O                                                                                 LocalMux                     486              4900   7826  RISE       1
I__6799/I                                                                                 IoInMux                        0              4900   7826  RISE       1
I__6799/O                                                                                 IoInMux                      382              5282   7826  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                  ICE_GB                         0              5282   7826  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                        ICE_GB                       910              6192   7826  RISE      92
I__11969/I                                                                                gio2CtrlBuf                    0              6192   7826  RISE       1
I__11969/O                                                                                gio2CtrlBuf                    0              6192   7826  RISE       1
I__11970/I                                                                                GlobalMux                      0              6192   7826  RISE       1
I__11970/O                                                                                GlobalMux                    227              6419   7826  RISE       1
I__11971/I                                                                                Glb2LocalMux                   0              6419   7826  RISE       1
I__11971/O                                                                                Glb2LocalMux                 662              7081   7826  RISE       1
I__12012/I                                                                                LocalMux                       0              7081   7826  RISE       1
I__12012/O                                                                                LocalMux                     486              7567   7826  RISE       1
I__12033/I                                                                                InMux                          0              7567   7826  RISE       1
I__12033/O                                                                                InMux                        382              7949   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNI71CB_LC_13_10_2/in3    LogicCell40_SEQ_MODE_0000      0              7949   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNI71CB_LC_13_10_2/ltout  LogicCell40_SEQ_MODE_0000    403              8352   7826  FALL       1
I__4677/I                                                                                 CascadeMux                     0              8352   7826  FALL       1
I__4677/O                                                                                 CascadeMux                     0              8352   7826  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_13_10_3/in2    LogicCell40_SEQ_MODE_0000      0              8352   7826  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_13_10_3/lcout  LogicCell40_SEQ_MODE_0000    558              8910   7826  RISE       2
I__4672/I                                                                                 LocalMux                       0              8910   7826  RISE       1
I__4672/O                                                                                 LocalMux                     486              9396   7826  RISE       1
I__4674/I                                                                                 InMux                          0              9396   7826  RISE       1
I__4674/O                                                                                 InMux                        382              9779   7826  RISE       1
I__4676/I                                                                                 CascadeMux                     0              9779   7826  RISE       1
I__4676/O                                                                                 CascadeMux                     0              9779   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_13_9_0/in2         LogicCell40_SEQ_MODE_0000      0              9779   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_13_9_0/carryout    LogicCell40_SEQ_MODE_0000    341             10120   7826  RISE       2
I__4651/I                                                                                 InMux                          0             10120   7826  RISE       1
I__4651/O                                                                                 InMux                        382             10502   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_13_9_1/in3         LogicCell40_SEQ_MODE_0000      0             10502   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_13_9_1/lcout       LogicCell40_SEQ_MODE_0000    465             10967   7826  RISE       1
I__4652/I                                                                                 Odrv12                         0             10967   7826  RISE       1
I__4652/O                                                                                 Odrv12                       724             11691   7826  RISE       1
I__4653/I                                                                                 Span12Mux_h                    0             11691   7826  RISE       1
I__4653/O                                                                                 Span12Mux_h                  724             12415   7826  RISE       1
I__4654/I                                                                                 LocalMux                       0             12415   7826  RISE       1
I__4654/O                                                                                 LocalMux                     486             12900   7826  RISE       1
I__4655/I                                                                                 InMux                          0             12900   7826  RISE       1
I__4655/O                                                                                 InMux                        382             13283   7826  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_1_LC_6_10_0/in3               LogicCell40_SEQ_MODE_1010      0             13283   7826  RISE       1

Capture Clock Path
pin name                                                                     model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                           SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__12076/I                                                                   GlobalMux                               0                 0  RISE       1
I__12076/O                                                                   GlobalMux                             227               227  RISE       1
I__12149/I                                                                   ClkMux                                  0               227  RISE       1
I__12149/O                                                                   ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_1_LC_6_10_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_flash_spi.wait_cnt_q_15_LC_21_14_6/lcout
Path End         : u_app.u_flash_spi.byte_cnt_q_4_LC_23_10_6/ce
Capture Clock    : u_app.u_flash_spi.byte_cnt_q_4_LC_23_10_6/clk
Setup Constraint : 500000p
Path slack       : 482851p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3794
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             503794

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3794
+ Clock To Q                                796
+ Data Path Delay                         16353
---------------------------------------   ----- 
End-of-path arrival time (ps)             20943
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__21683/I                                      Odrv4                          0                 0  RISE       1
I__21683/O                                      Odrv4                        517               517  RISE       1
I__21685/I                                      Span4Mux_v                     0               517  RISE       1
I__21685/O                                      Span4Mux_v                   517              1034  RISE       1
I__21686/I                                      Span4Mux_s2_h                  0              1034  RISE       1
I__21686/O                                      Span4Mux_s2_h                300              1333  RISE       1
I__21687/I                                      LocalMux                       0              1333  RISE       1
I__21687/O                                      LocalMux                     486              1819  RISE       1
I__21688/I                                      IoInMux                        0              1819  RISE       1
I__21688/O                                      IoInMux                      382              2202  RISE       1
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2202  RISE       1
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                       910              3111  RISE     295
I__21959/I                                      gio2CtrlBuf                    0              3111  RISE       1
I__21959/O                                      gio2CtrlBuf                    0              3111  RISE       1
I__21960/I                                      GlobalMux                      0              3111  RISE       1
I__21960/O                                      GlobalMux                    227              3339  RISE       1
I__21989/I                                      ClkMux                         0              3339  RISE       1
I__21989/O                                      ClkMux                       455              3794  RISE       1
u_app.u_flash_spi.wait_cnt_q_15_LC_21_14_6/clk  LogicCell40_SEQ_MODE_1010      0              3794  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_flash_spi.wait_cnt_q_15_LC_21_14_6/lcout                           LogicCell40_SEQ_MODE_1010    796              4590  482851  FALL       4
I__17889/I                                                                 Odrv12                         0              4590  482851  FALL       1
I__17889/O                                                                 Odrv12                       796              5386  482851  FALL       1
I__17892/I                                                                 Span12Mux_v                    0              5386  482851  FALL       1
I__17892/O                                                                 Span12Mux_v                  796              6181  482851  FALL       1
I__17896/I                                                                 LocalMux                       0              6181  482851  FALL       1
I__17896/O                                                                 LocalMux                     455              6636  482851  FALL       1
I__17899/I                                                                 InMux                          0              6636  482851  FALL       1
I__17899/O                                                                 InMux                        320              6957  482851  FALL       1
I__17901/I                                                                 CascadeMux                     0              6957  482851  FALL       1
I__17901/O                                                                 CascadeMux                     0              6957  482851  FALL       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_RNO_LC_19_10_0/in2                LogicCell40_SEQ_MODE_0000      0              6957  482851  FALL       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_RNO_LC_19_10_0/lcout              LogicCell40_SEQ_MODE_0000    558              7515  482851  RISE       1
I__13636/I                                                                 Odrv4                          0              7515  482851  RISE       1
I__13636/O                                                                 Odrv4                        517              8032  482851  RISE       1
I__13637/I                                                                 Span4Mux_v                     0              8032  482851  RISE       1
I__13637/O                                                                 Span4Mux_v                   517              8549  482851  RISE       1
I__13638/I                                                                 LocalMux                       0              8549  482851  RISE       1
I__13638/O                                                                 LocalMux                     486              9034  482851  RISE       1
I__13639/I                                                                 InMux                          0              9034  482851  RISE       1
I__13639/O                                                                 InMux                        382              9417  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_LC_20_14_7/in1                    LogicCell40_SEQ_MODE_0000      0              9417  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_LC_20_14_7/carryout               LogicCell40_SEQ_MODE_0000    382              9799  482851  RISE       1
IN_MUX_bfv_20_15_0_/carryinitin                                            ICE_CARRY_IN_MUX               0              9799  482851  RISE       1
IN_MUX_bfv_20_15_0_/carryinitout                                           ICE_CARRY_IN_MUX             289             10089  482851  RISE       1
I__13691/I                                                                 InMux                          0             10089  482851  RISE       1
I__13691/O                                                                 InMux                        382             10471  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_data_tmp_7_THRU_LUT4_0_LC_20_15_0/in3    LogicCell40_SEQ_MODE_0000      0             10471  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_data_tmp_7_THRU_LUT4_0_LC_20_15_0/lcout  LogicCell40_SEQ_MODE_0000    465             10936  482851  RISE       6
I__16212/I                                                                 Odrv4                          0             10936  482851  RISE       1
I__16212/O                                                                 Odrv4                        517             11453  482851  RISE       1
I__16215/I                                                                 Span4Mux_v                     0             11453  482851  RISE       1
I__16215/O                                                                 Span4Mux_v                   517             11970  482851  RISE       1
I__16219/I                                                                 Span4Mux_h                     0             11970  482851  RISE       1
I__16219/O                                                                 Span4Mux_h                   444             12415  482851  RISE       1
I__16223/I                                                                 LocalMux                       0             12415  482851  RISE       1
I__16223/O                                                                 LocalMux                     486             12900  482851  RISE       1
I__16228/I                                                                 InMux                          0             12900  482851  RISE       1
I__16228/O                                                                 InMux                        382             13283  482851  RISE       1
I__16233/I                                                                 CascadeMux                     0             13283  482851  RISE       1
I__16233/O                                                                 CascadeMux                     0             13283  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_RNIEI7E6_LC_23_9_0/in2            LogicCell40_SEQ_MODE_0000      0             13283  482851  RISE       1
u_app.u_flash_spi.byte_cnt_d274_0_I_21_c_RNIEI7E6_LC_23_9_0/lcout          LogicCell40_SEQ_MODE_0000    558             13841  482851  RISE       1
I__15878/I                                                                 LocalMux                       0             13841  482851  RISE       1
I__15878/O                                                                 LocalMux                     486             14327  482851  RISE       1
I__15879/I                                                                 InMux                          0             14327  482851  RISE       1
I__15879/O                                                                 InMux                        382             14709  482851  RISE       1
u_app.u_flash_spi.state_q_RNIJFCOB_17_LC_22_8_4/in0                        LogicCell40_SEQ_MODE_0000      0             14709  482851  RISE       1
u_app.u_flash_spi.state_q_RNIJFCOB_17_LC_22_8_4/lcout                      LogicCell40_SEQ_MODE_0000    662             15371  482851  RISE       1
I__15866/I                                                                 LocalMux                       0             15371  482851  RISE       1
I__15866/O                                                                 LocalMux                     486             15857  482851  RISE       1
I__15867/I                                                                 InMux                          0             15857  482851  RISE       1
I__15867/O                                                                 InMux                        382             16239  482851  RISE       1
u_app.u_flash_spi.state_q_RNIA61KG_17_LC_23_9_1/in3                        LogicCell40_SEQ_MODE_0000      0             16239  482851  RISE       1
u_app.u_flash_spi.state_q_RNIA61KG_17_LC_23_9_1/ltout                      LogicCell40_SEQ_MODE_0000    403             16642  482851  FALL       1
I__15858/I                                                                 CascadeMux                     0             16642  482851  FALL       1
I__15858/O                                                                 CascadeMux                     0             16642  482851  FALL       1
u_app.u_flash_spi.state_q_RNI8JH1V_8_LC_23_9_2/in2                         LogicCell40_SEQ_MODE_0000      0             16642  482851  FALL       1
u_app.u_flash_spi.state_q_RNI8JH1V_8_LC_23_9_2/lcout                       LogicCell40_SEQ_MODE_0000    558             17201  482851  RISE       1
I__15840/I                                                                 LocalMux                       0             17201  482851  RISE       1
I__15840/O                                                                 LocalMux                     486             17686  482851  RISE       1
I__15841/I                                                                 InMux                          0             17686  482851  RISE       1
I__15841/O                                                                 InMux                        382             18069  482851  RISE       1
u_app.u_flash_spi.state_q_RNIN3SPQ4_1_LC_23_9_5/in3                        LogicCell40_SEQ_MODE_0000      0             18069  482851  RISE       1
u_app.u_flash_spi.state_q_RNIN3SPQ4_1_LC_23_9_5/lcout                      LogicCell40_SEQ_MODE_0000    465             18534  482851  RISE       8
I__17316/I                                                                 Odrv4                          0             18534  482851  RISE       1
I__17316/O                                                                 Odrv4                        517             19051  482851  RISE       1
I__17318/I                                                                 Span4Mux_v                     0             19051  482851  RISE       1
I__17318/O                                                                 Span4Mux_v                   517             19568  482851  RISE       1
I__17320/I                                                                 LocalMux                       0             19568  482851  RISE       1
I__17320/O                                                                 LocalMux                     486             20054  482851  RISE       1
I__17322/I                                                                 CEMux                          0             20054  482851  RISE       1
I__17322/O                                                                 CEMux                        889             20943  482851  RISE       1
u_app.u_flash_spi.byte_cnt_q_4_LC_23_10_6/ce                               LogicCell40_SEQ_MODE_1010      0             20943  482851  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__21683/I                                      Odrv4                          0                 0  RISE       1
I__21683/O                                      Odrv4                        517               517  RISE       1
I__21685/I                                      Span4Mux_v                     0               517  RISE       1
I__21685/O                                      Span4Mux_v                   517              1034  RISE       1
I__21686/I                                      Span4Mux_s2_h                  0              1034  RISE       1
I__21686/O                                      Span4Mux_s2_h                300              1333  RISE       1
I__21687/I                                      LocalMux                       0              1333  RISE       1
I__21687/O                                      LocalMux                     486              1819  RISE       1
I__21688/I                                      IoInMux                        0              1819  RISE       1
I__21688/O                                      IoInMux                      382              2202  RISE       1
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2202  RISE       1
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                       910              3111  RISE     295
I__21959/I                                      gio2CtrlBuf                    0              3111  RISE       1
I__21959/O                                      gio2CtrlBuf                    0              3111  RISE       1
I__21960/I                                      GlobalMux                      0              3111  RISE       1
I__21960/O                                      GlobalMux                    227              3339  RISE       1
I__22011/I                                      ClkMux                         0              3339  RISE       1
I__22011/O                                      ClkMux                       455              3794  RISE       1
u_app.u_flash_spi.byte_cnt_q_4_LC_23_10_6/clk   LogicCell40_SEQ_MODE_1010      0              3794  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout
Clock Reference   : clk_app:R
Setup Time        : 1339


Data Path Delay                4440
+ Setup Time                    693
- Capture Clock Path Delay    -3794
---------------------------- ------
Setup to Clock                 1339

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                demo                       0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                                IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__17137/I                                         Odrv4                      0      1670               RISE  1       
I__17137/O                                         Odrv4                      517    2186               RISE  1       
I__17138/I                                         IoSpan4Mux                 0      2186               RISE  1       
I__17138/O                                         IoSpan4Mux                 424    2610               RISE  1       
I__17139/I                                         Span4Mux_h                 0      2610               RISE  1       
I__17139/O                                         Span4Mux_h                 444    3055               RISE  1       
I__17140/I                                         Span4Mux_v                 0      3055               RISE  1       
I__17140/O                                         Span4Mux_v                 517    3572               RISE  1       
I__17141/I                                         LocalMux                   0      3572               RISE  1       
I__17141/O                                         LocalMux                   486    4057               RISE  1       
I__17142/I                                         InMux                      0      4057               RISE  1       
I__17142/O                                         InMux                      382    4440               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_24_7_5/in0  LogicCell40_SEQ_MODE_1010  0      4440               RISE  1       

Capture Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21683/I                                         Odrv4                      0      0                  RISE  1       
I__21683/O                                         Odrv4                      517    517                RISE  1       
I__21685/I                                         Span4Mux_v                 0      517                RISE  1       
I__21685/O                                         Span4Mux_v                 517    1034               RISE  1       
I__21686/I                                         Span4Mux_s2_h              0      1034               RISE  1       
I__21686/O                                         Span4Mux_s2_h              300    1333               RISE  1       
I__21687/I                                         LocalMux                   0      1333               RISE  1       
I__21687/O                                         LocalMux                   486    1819               RISE  1       
I__21688/I                                         IoInMux                    0      1819               RISE  1       
I__21688/O                                         IoInMux                    382    2202               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      2202               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT           ICE_GB                     910    3111               RISE  295     
I__21959/I                                         gio2CtrlBuf                0      3111               RISE  1       
I__21959/O                                         gio2CtrlBuf                0      3111               RISE  1       
I__21960/I                                         GlobalMux                  0      3111               RISE  1       
I__21960/O                                         GlobalMux                  227    3339               RISE  1       
I__22036/I                                         ClkMux                     0      3339               RISE  1       
I__22036/O                                         ClkMux                     455    3794               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_24_7_5/clk  LogicCell40_SEQ_MODE_1010  0      3794               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 2548


Data Path Delay                2538
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 2548

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__3260/I                                       LocalMux                   0      1670               RISE  1       
I__3260/O                                       LocalMux                   486    2155               RISE  1       
I__3261/I                                       InMux                      0      2155               RISE  1       
I__3261/O                                       InMux                      382    2538               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_32_6/in0  LogicCell40_SEQ_MODE_1010  0      2538               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12076/I                                      GlobalMux                           0      0                  RISE  1       
I__12076/O                                      GlobalMux                           227    227                RISE  1       
I__12234/I                                      ClkMux                              0      227                RISE  1       
I__12234/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_32_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 2983


Data Path Delay                3262
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 2983

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__2760/I                                      Odrv12                     0      1670               RISE  1       
I__2760/O                                      Odrv12                     724    2393               RISE  1       
I__2761/I                                      LocalMux                   0      2393               RISE  1       
I__2761/O                                      LocalMux                   486    2879               RISE  1       
I__2762/I                                      InMux                      0      2879               RISE  1       
I__2762/O                                      InMux                      382    3262               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_28_1/in3  LogicCell40_SEQ_MODE_1010  0      3262               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12076/I                                     GlobalMux                           0      0                  RISE  1       
I__12076/O                                     GlobalMux                           227    227                RISE  1       
I__12233/I                                     ClkMux                              0      227                RISE  1       
I__12233/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_28_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13528


Launch Clock Path Delay        3794
+ Clock To Q Delay              796
+ Data Path Delay              8938
---------------------------- ------
Clock To Out Delay            13528

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21683/I                                      Odrv4                      0      0                  RISE  1       
I__21683/O                                      Odrv4                      517    517                RISE  1       
I__21685/I                                      Span4Mux_v                 0      517                RISE  1       
I__21685/O                                      Span4Mux_v                 517    1034               RISE  1       
I__21686/I                                      Span4Mux_s2_h              0      1034               RISE  1       
I__21686/O                                      Span4Mux_s2_h              300    1333               RISE  1       
I__21687/I                                      LocalMux                   0      1333               RISE  1       
I__21687/O                                      LocalMux                   486    1819               RISE  1       
I__21688/I                                      IoInMux                    0      1819               RISE  1       
I__21688/O                                      IoInMux                    382    2202               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2202               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                     910    3111               RISE  295     
I__21959/I                                      gio2CtrlBuf                0      3111               RISE  1       
I__21959/O                                      gio2CtrlBuf                0      3111               RISE  1       
I__21960/I                                      GlobalMux                  0      3111               RISE  1       
I__21960/O                                      GlobalMux                  227    3339               RISE  1       
I__22056/I                                      ClkMux                     0      3339               RISE  1       
I__22056/O                                      ClkMux                     455    3794               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_22_7_6/clk     LogicCell40_SEQ_MODE_1010  0      3794               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_22_7_6/lcout  LogicCell40_SEQ_MODE_1010  796    4590               FALL  5       
I__14658/I                                     Odrv12                     0      4590               FALL  1       
I__14658/O                                     Odrv12                     796    5386               FALL  1       
I__14663/I                                     Sp12to4                    0      5386               FALL  1       
I__14663/O                                     Sp12to4                    662    6047               FALL  1       
I__14665/I                                     Span4Mux_v                 0      6047               FALL  1       
I__14665/O                                     Span4Mux_v                 548    6595               FALL  1       
I__14666/I                                     Span4Mux_s2_v              0      6595               FALL  1       
I__14666/O                                     Span4Mux_s2_v              372    6967               FALL  1       
I__14667/I                                     LocalMux                   0      6967               FALL  1       
I__14667/O                                     LocalMux                   455    7422               FALL  1       
I__14668/I                                     IoInMux                    0      7422               FALL  1       
I__14668/O                                     IoInMux                    320    7742               FALL  1       
sck_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      7742               FALL  1       
sck_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     3297   11040              FALL  1       
sck_obuf_iopad/DIN                             IO_PAD                     0      11040              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2488   13528              FALL  1       
sck                                            demo                       0      13528              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13900


Launch Clock Path Delay        3794
+ Clock To Q Delay              796
+ Data Path Delay              9310
---------------------------- ------
Clock To Out Delay            13900

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21683/I                                         Odrv4                      0      0                  RISE  1       
I__21683/O                                         Odrv4                      517    517                RISE  1       
I__21685/I                                         Span4Mux_v                 0      517                RISE  1       
I__21685/O                                         Span4Mux_v                 517    1034               RISE  1       
I__21686/I                                         Span4Mux_s2_h              0      1034               RISE  1       
I__21686/O                                         Span4Mux_s2_h              300    1333               RISE  1       
I__21687/I                                         LocalMux                   0      1333               RISE  1       
I__21687/O                                         LocalMux                   486    1819               RISE  1       
I__21688/I                                         IoInMux                    0      1819               RISE  1       
I__21688/O                                         IoInMux                    382    2202               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      2202               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT           ICE_GB                     910    3111               RISE  295     
I__21959/I                                         gio2CtrlBuf                0      3111               RISE  1       
I__21959/O                                         gio2CtrlBuf                0      3111               RISE  1       
I__21960/I                                         GlobalMux                  0      3111               RISE  1       
I__21960/O                                         GlobalMux                  227    3339               RISE  1       
I__22053/I                                         ClkMux                     0      3339               RISE  1       
I__22053/O                                         ClkMux                     455    3794               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_20_9_7/clk  LogicCell40_SEQ_MODE_1010  0      3794               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_1010  796    4590               FALL  1       
I__13520/I                                           Odrv12                     0      4590               FALL  1       
I__13520/O                                           Odrv12                     796    5386               FALL  1       
I__13521/I                                           Span12Mux_h                0      5386               FALL  1       
I__13521/O                                           Span12Mux_h                796    6181               FALL  1       
I__13522/I                                           Sp12to4                    0      6181               FALL  1       
I__13522/O                                           Sp12to4                    662    6843               FALL  1       
I__13523/I                                           Span4Mux_s3_v              0      6843               FALL  1       
I__13523/O                                           Span4Mux_s3_v              496    7339               FALL  1       
I__13524/I                                           LocalMux                   0      7339               FALL  1       
I__13524/O                                           LocalMux                   455    7794               FALL  1       
I__13525/I                                           IoInMux                    0      7794               FALL  1       
I__13525/O                                           IoInMux                    320    8114               FALL  1       
sdo_obuf_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      8114               FALL  1       
sdo_obuf_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     3297   11412              FALL  1       
sdo_obuf_iopad/DIN                                   IO_PAD                     0      11412              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out                        IO_PAD                     2488   13900              FALL  1       
sdo                                                  demo                       0      13900              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13673


Launch Clock Path Delay        3794
+ Clock To Q Delay              796
+ Data Path Delay              9083
---------------------------- ------
Clock To Out Delay            13673

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout            LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21683/I                                              Odrv4                      0      0                  RISE  1       
I__21683/O                                              Odrv4                      517    517                RISE  1       
I__21685/I                                              Span4Mux_v                 0      517                RISE  1       
I__21685/O                                              Span4Mux_v                 517    1034               RISE  1       
I__21686/I                                              Span4Mux_s2_h              0      1034               RISE  1       
I__21686/O                                              Span4Mux_s2_h              300    1333               RISE  1       
I__21687/I                                              LocalMux                   0      1333               RISE  1       
I__21687/O                                              LocalMux                   486    1819               RISE  1       
I__21688/I                                              IoInMux                    0      1819               RISE  1       
I__21688/O                                              IoInMux                    382    2202               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      2202               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT                ICE_GB                     910    3111               RISE  295     
I__21959/I                                              gio2CtrlBuf                0      3111               RISE  1       
I__21959/O                                              gio2CtrlBuf                0      3111               RISE  1       
I__21960/I                                              GlobalMux                  0      3111               RISE  1       
I__21960/O                                              GlobalMux                  227    3339               RISE  1       
I__22065/I                                              ClkMux                     0      3339               RISE  1       
I__22065/O                                              ClkMux                     455    3794               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_7_7/clk  LogicCell40_SEQ_MODE_1011  0      3794               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_7_7/lcout  LogicCell40_SEQ_MODE_1011  796    4590               FALL  1       
I__13865/I                                                Odrv12                     0      4590               FALL  1       
I__13865/O                                                Odrv12                     796    5386               FALL  1       
I__13866/I                                                Span12Mux_s11_h            0      5386               FALL  1       
I__13866/O                                                Span12Mux_s11_h            775    6161               FALL  1       
I__13867/I                                                Sp12to4                    0      6161               FALL  1       
I__13867/O                                                Sp12to4                    662    6822               FALL  1       
I__13868/I                                                Span4Mux_s1_v              0      6822               FALL  1       
I__13868/O                                                Span4Mux_s1_v              289    7112               FALL  1       
I__13869/I                                                LocalMux                   0      7112               FALL  1       
I__13869/O                                                LocalMux                   455    7567               FALL  1       
I__13870/I                                                IoInMux                    0      7567               FALL  1       
I__13870/O                                                IoInMux                    320    7887               FALL  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      7887               FALL  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     3297   11185              FALL  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      11185              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2488   13673              FALL  1       
ss                                                        demo                       0      13673              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12921


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11443
---------------------------- ------
Clock To Out Delay            12921

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12076/I                                           GlobalMux                           0      0                  RISE  1       
I__12076/O                                           GlobalMux                           227    227                RISE  1       
I__12224/I                                           ClkMux                              0      227                RISE  1       
I__12224/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_24_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_24_7/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__10827/I                                                        Odrv12                     0      1478               FALL  1       
I__10827/O                                                        Odrv12                     796    2274               FALL  1       
I__10834/I                                                        Span12Mux_v                0      2274               FALL  1       
I__10834/O                                                        Span12Mux_v                796    3070               FALL  1       
I__10844/I                                                        Sp12to4                    0      3070               FALL  1       
I__10844/O                                                        Sp12to4                    662    3732               FALL  1       
I__10849/I                                                        LocalMux                   0      3732               FALL  1       
I__10849/O                                                        LocalMux                   455    4186               FALL  1       
I__10850/I                                                        InMux                      0      4186               FALL  1       
I__10850/O                                                        InMux                      320    4507               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_17_17_7/in1    LogicCell40_SEQ_MODE_0000  0      4507               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_17_17_7/lcout  LogicCell40_SEQ_MODE_0000  558    5065               FALL  5       
I__10790/I                                                        Odrv4                      0      5065               FALL  1       
I__10790/O                                                        Odrv4                      548    5613               FALL  1       
I__10791/I                                                        Span4Mux_v                 0      5613               FALL  1       
I__10791/O                                                        Span4Mux_v                 548    6161               FALL  1       
I__10792/I                                                        Span4Mux_h                 0      6161               FALL  1       
I__10792/O                                                        Span4Mux_h                 465    6626               FALL  1       
I__10794/I                                                        Span4Mux_v                 0      6626               FALL  1       
I__10794/O                                                        Span4Mux_v                 548    7174               FALL  1       
I__10798/I                                                        Span4Mux_v                 0      7174               FALL  1       
I__10798/O                                                        Span4Mux_v                 548    7722               FALL  1       
I__10803/I                                                        Span4Mux_s3_v              0      7722               FALL  1       
I__10803/O                                                        Span4Mux_s3_v              496    8218               FALL  1       
I__10805/I                                                        LocalMux                   0      8218               FALL  1       
I__10805/O                                                        LocalMux                   455    8673               FALL  1       
I__10806/I                                                        InMux                      0      8673               FALL  1       
I__10806/O                                                        InMux                      320    8993               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_32_2/in0    LogicCell40_SEQ_MODE_0000  0      8993               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_32_2/lcout  LogicCell40_SEQ_MODE_0000  662    9655               RISE  2       
I__3676/I                                                         LocalMux                   0      9655               RISE  1       
I__3676/O                                                         LocalMux                   486    10141              RISE  1       
I__3678/I                                                         IoInMux                    0      10141              RISE  1       
I__3678/O                                                         IoInMux                    382    10523              RISE  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      10523              RISE  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     310    10833              FALL  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      10833              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     2088   12921              FALL  1       
usb_n:out                                                         demo                       0      12921              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 13862


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             12384
---------------------------- ------
Clock To Out Delay            13862

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12076/I                                           GlobalMux                           0      0                  RISE  1       
I__12076/O                                           GlobalMux                           227    227                RISE  1       
I__12224/I                                           ClkMux                              0      227                RISE  1       
I__12224/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_24_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_24_7/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__10827/I                                                        Odrv12                     0      1478               FALL  1       
I__10827/O                                                        Odrv12                     796    2274               FALL  1       
I__10834/I                                                        Span12Mux_v                0      2274               FALL  1       
I__10834/O                                                        Span12Mux_v                796    3070               FALL  1       
I__10844/I                                                        Sp12to4                    0      3070               FALL  1       
I__10844/O                                                        Sp12to4                    662    3732               FALL  1       
I__10849/I                                                        LocalMux                   0      3732               FALL  1       
I__10849/O                                                        LocalMux                   455    4186               FALL  1       
I__10850/I                                                        InMux                      0      4186               FALL  1       
I__10850/O                                                        InMux                      320    4507               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_17_17_7/in1    LogicCell40_SEQ_MODE_0000  0      4507               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_17_17_7/lcout  LogicCell40_SEQ_MODE_0000  558    5065               FALL  5       
I__10790/I                                                        Odrv4                      0      5065               FALL  1       
I__10790/O                                                        Odrv4                      548    5613               FALL  1       
I__10791/I                                                        Span4Mux_v                 0      5613               FALL  1       
I__10791/O                                                        Span4Mux_v                 548    6161               FALL  1       
I__10792/I                                                        Span4Mux_h                 0      6161               FALL  1       
I__10792/O                                                        Span4Mux_h                 465    6626               FALL  1       
I__10794/I                                                        Span4Mux_v                 0      6626               FALL  1       
I__10794/O                                                        Span4Mux_v                 548    7174               FALL  1       
I__10798/I                                                        Span4Mux_v                 0      7174               FALL  1       
I__10798/O                                                        Span4Mux_v                 548    7722               FALL  1       
I__10803/I                                                        Span4Mux_s3_v              0      7722               FALL  1       
I__10803/O                                                        Span4Mux_s3_v              496    8218               FALL  1       
I__10805/I                                                        LocalMux                   0      8218               FALL  1       
I__10805/O                                                        LocalMux                   455    8673               FALL  1       
I__10806/I                                                        InMux                      0      8673               FALL  1       
I__10806/O                                                        InMux                      320    8993               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_32_2/in0    LogicCell40_SEQ_MODE_0000  0      8993               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_32_2/lcout  LogicCell40_SEQ_MODE_0000  662    9655               RISE  2       
I__3677/I                                                         Odrv4                      0      9655               RISE  1       
I__3677/O                                                         Odrv4                      517    10172              RISE  1       
I__3679/I                                                         IoSpan4Mux                 0      10172              RISE  1       
I__3679/O                                                         IoSpan4Mux                 424    10595              RISE  1       
I__3680/I                                                         LocalMux                   0      10595              RISE  1       
I__3680/O                                                         LocalMux                   486    11081              RISE  1       
I__3681/I                                                         IoInMux                    0      11081              RISE  1       
I__3681/O                                                         IoInMux                    382    11464              RISE  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      11464              RISE  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     310    11774              FALL  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      11774              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     2088   13862              FALL  1       
usb_p:out                                                         demo                       0      13862              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout
Clock Reference   : clk_app:R
Hold Time         : -160


Capture Clock Path Delay       3794
+ Hold  Time                      0
- Data Path Delay             -3954
---------------------------- ------
Hold Time                      -160

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                demo                       0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                                IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__17137/I                                         Odrv4                      0      1142               FALL  1       
I__17137/O                                         Odrv4                      548    1690               FALL  1       
I__17138/I                                         IoSpan4Mux                 0      1690               FALL  1       
I__17138/O                                         IoSpan4Mux                 475    2166               FALL  1       
I__17139/I                                         Span4Mux_h                 0      2166               FALL  1       
I__17139/O                                         Span4Mux_h                 465    2631               FALL  1       
I__17140/I                                         Span4Mux_v                 0      2631               FALL  1       
I__17140/O                                         Span4Mux_v                 548    3179               FALL  1       
I__17141/I                                         LocalMux                   0      3179               FALL  1       
I__17141/O                                         LocalMux                   455    3633               FALL  1       
I__17142/I                                         InMux                      0      3633               FALL  1       
I__17142/O                                         InMux                      320    3954               FALL  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_24_7_5/in0  LogicCell40_SEQ_MODE_1010  0      3954               FALL  1       

Capture Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21683/I                                         Odrv4                      0      0                  RISE  1       
I__21683/O                                         Odrv4                      517    517                RISE  1       
I__21685/I                                         Span4Mux_v                 0      517                RISE  1       
I__21685/O                                         Span4Mux_v                 517    1034               RISE  1       
I__21686/I                                         Span4Mux_s2_h              0      1034               RISE  1       
I__21686/O                                         Span4Mux_s2_h              300    1333               RISE  1       
I__21687/I                                         LocalMux                   0      1333               RISE  1       
I__21687/O                                         LocalMux                   486    1819               RISE  1       
I__21688/I                                         IoInMux                    0      1819               RISE  1       
I__21688/O                                         IoInMux                    382    2202               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      2202               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT           ICE_GB                     910    3111               RISE  295     
I__21959/I                                         gio2CtrlBuf                0      3111               RISE  1       
I__21959/O                                         gio2CtrlBuf                0      3111               RISE  1       
I__21960/I                                         GlobalMux                  0      3111               RISE  1       
I__21960/O                                         GlobalMux                  227    3339               RISE  1       
I__22036/I                                         ClkMux                     0      3339               RISE  1       
I__22036/O                                         ClkMux                     455    3794               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_24_7_5/clk  LogicCell40_SEQ_MODE_1010  0      3794               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -1236


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -1918
---------------------------- ------
Hold Time                     -1236

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__3260/I                                       LocalMux                   0      1142               FALL  1       
I__3260/O                                       LocalMux                   455    1597               FALL  1       
I__3261/I                                       InMux                      0      1597               FALL  1       
I__3261/O                                       InMux                      320    1918               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_32_6/in0  LogicCell40_SEQ_MODE_1010  0      1918               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12076/I                                      GlobalMux                           0      0                  RISE  1       
I__12076/O                                      GlobalMux                           227    227                RISE  1       
I__12234/I                                      ClkMux                              0      227                RISE  1       
I__12234/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_32_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2031


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                     -2031

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__2760/I                                      Odrv12                     0      1142               FALL  1       
I__2760/O                                      Odrv12                     796    1938               FALL  1       
I__2761/I                                      LocalMux                   0      1938               FALL  1       
I__2761/O                                      LocalMux                   455    2393               FALL  1       
I__2762/I                                      InMux                      0      2393               FALL  1       
I__2762/O                                      InMux                      320    2713               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_28_1/in3  LogicCell40_SEQ_MODE_1010  0      2713               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12076/I                                     GlobalMux                           0      0                  RISE  1       
I__12076/O                                     GlobalMux                           227    227                RISE  1       
I__12233/I                                     ClkMux                              0      227                RISE  1       
I__12233/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_28_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12971


Launch Clock Path Delay        3794
+ Clock To Q Delay              796
+ Data Path Delay              8381
---------------------------- ------
Clock To Out Delay            12971

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21683/I                                      Odrv4                      0      0                  RISE  1       
I__21683/O                                      Odrv4                      517    517                RISE  1       
I__21685/I                                      Span4Mux_v                 0      517                RISE  1       
I__21685/O                                      Span4Mux_v                 517    1034               RISE  1       
I__21686/I                                      Span4Mux_s2_h              0      1034               RISE  1       
I__21686/O                                      Span4Mux_s2_h              300    1333               RISE  1       
I__21687/I                                      LocalMux                   0      1333               RISE  1       
I__21687/O                                      LocalMux                   486    1819               RISE  1       
I__21688/I                                      IoInMux                    0      1819               RISE  1       
I__21688/O                                      IoInMux                    382    2202               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2202               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                     910    3111               RISE  295     
I__21959/I                                      gio2CtrlBuf                0      3111               RISE  1       
I__21959/O                                      gio2CtrlBuf                0      3111               RISE  1       
I__21960/I                                      GlobalMux                  0      3111               RISE  1       
I__21960/O                                      GlobalMux                  227    3339               RISE  1       
I__22056/I                                      ClkMux                     0      3339               RISE  1       
I__22056/O                                      ClkMux                     455    3794               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_22_7_6/clk     LogicCell40_SEQ_MODE_1010  0      3794               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_22_7_6/lcout  LogicCell40_SEQ_MODE_1010  796    4590               RISE  5       
I__14658/I                                     Odrv12                     0      4590               RISE  1       
I__14658/O                                     Odrv12                     724    5313               RISE  1       
I__14663/I                                     Sp12to4                    0      5313               RISE  1       
I__14663/O                                     Sp12to4                    631    5944               RISE  1       
I__14665/I                                     Span4Mux_v                 0      5944               RISE  1       
I__14665/O                                     Span4Mux_v                 517    6461               RISE  1       
I__14666/I                                     Span4Mux_s2_v              0      6461               RISE  1       
I__14666/O                                     Span4Mux_s2_v              372    6833               RISE  1       
I__14667/I                                     LocalMux                   0      6833               RISE  1       
I__14667/O                                     LocalMux                   486    7319               RISE  1       
I__14668/I                                     IoInMux                    0      7319               RISE  1       
I__14668/O                                     IoInMux                    382    7701               RISE  1       
sck_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      7701               RISE  1       
sck_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     2956   10657              RISE  1       
sck_obuf_iopad/DIN                             IO_PAD                     0      10657              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2314   12971              RISE  1       
sck                                            demo                       0      12971              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13271


Launch Clock Path Delay        3794
+ Clock To Q Delay              796
+ Data Path Delay              8681
---------------------------- ------
Clock To Out Delay            13271

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21683/I                                         Odrv4                      0      0                  RISE  1       
I__21683/O                                         Odrv4                      517    517                RISE  1       
I__21685/I                                         Span4Mux_v                 0      517                RISE  1       
I__21685/O                                         Span4Mux_v                 517    1034               RISE  1       
I__21686/I                                         Span4Mux_s2_h              0      1034               RISE  1       
I__21686/O                                         Span4Mux_s2_h              300    1333               RISE  1       
I__21687/I                                         LocalMux                   0      1333               RISE  1       
I__21687/O                                         LocalMux                   486    1819               RISE  1       
I__21688/I                                         IoInMux                    0      1819               RISE  1       
I__21688/O                                         IoInMux                    382    2202               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      2202               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT           ICE_GB                     910    3111               RISE  295     
I__21959/I                                         gio2CtrlBuf                0      3111               RISE  1       
I__21959/O                                         gio2CtrlBuf                0      3111               RISE  1       
I__21960/I                                         GlobalMux                  0      3111               RISE  1       
I__21960/O                                         GlobalMux                  227    3339               RISE  1       
I__22053/I                                         ClkMux                     0      3339               RISE  1       
I__22053/O                                         ClkMux                     455    3794               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_20_9_7/clk  LogicCell40_SEQ_MODE_1010  0      3794               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_1010  796    4590               RISE  1       
I__13520/I                                           Odrv12                     0      4590               RISE  1       
I__13520/O                                           Odrv12                     724    5313               RISE  1       
I__13521/I                                           Span12Mux_h                0      5313               RISE  1       
I__13521/O                                           Span12Mux_h                724    6037               RISE  1       
I__13522/I                                           Sp12to4                    0      6037               RISE  1       
I__13522/O                                           Sp12to4                    631    6667               RISE  1       
I__13523/I                                           Span4Mux_s3_v              0      6667               RISE  1       
I__13523/O                                           Span4Mux_s3_v              465    7132               RISE  1       
I__13524/I                                           LocalMux                   0      7132               RISE  1       
I__13524/O                                           LocalMux                   486    7618               RISE  1       
I__13525/I                                           IoInMux                    0      7618               RISE  1       
I__13525/O                                           IoInMux                    382    8001               RISE  1       
sdo_obuf_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      8001               RISE  1       
sdo_obuf_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     2956   10957              RISE  1       
sdo_obuf_iopad/DIN                                   IO_PAD                     0      10957              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out                        IO_PAD                     2314   13271              RISE  1       
sdo                                                  demo                       0      13271              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13075


Launch Clock Path Delay        3794
+ Clock To Q Delay              796
+ Data Path Delay              8485
---------------------------- ------
Clock To Out Delay            13075

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_12_0/lcout            LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21683/I                                              Odrv4                      0      0                  RISE  1       
I__21683/O                                              Odrv4                      517    517                RISE  1       
I__21685/I                                              Span4Mux_v                 0      517                RISE  1       
I__21685/O                                              Span4Mux_v                 517    1034               RISE  1       
I__21686/I                                              Span4Mux_s2_h              0      1034               RISE  1       
I__21686/O                                              Span4Mux_s2_h              300    1333               RISE  1       
I__21687/I                                              LocalMux                   0      1333               RISE  1       
I__21687/O                                              LocalMux                   486    1819               RISE  1       
I__21688/I                                              IoInMux                    0      1819               RISE  1       
I__21688/O                                              IoInMux                    382    2202               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      2202               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT                ICE_GB                     910    3111               RISE  295     
I__21959/I                                              gio2CtrlBuf                0      3111               RISE  1       
I__21959/O                                              gio2CtrlBuf                0      3111               RISE  1       
I__21960/I                                              GlobalMux                  0      3111               RISE  1       
I__21960/O                                              GlobalMux                  227    3339               RISE  1       
I__22065/I                                              ClkMux                     0      3339               RISE  1       
I__22065/O                                              ClkMux                     455    3794               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_7_7/clk  LogicCell40_SEQ_MODE_1011  0      3794               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_7_7/lcout  LogicCell40_SEQ_MODE_1011  796    4590               RISE  1       
I__13865/I                                                Odrv12                     0      4590               RISE  1       
I__13865/O                                                Odrv12                     724    5313               RISE  1       
I__13866/I                                                Span12Mux_s11_h            0      5313               RISE  1       
I__13866/O                                                Span12Mux_s11_h            693    6006               RISE  1       
I__13867/I                                                Sp12to4                    0      6006               RISE  1       
I__13867/O                                                Sp12to4                    631    6636               RISE  1       
I__13868/I                                                Span4Mux_s1_v              0      6636               RISE  1       
I__13868/O                                                Span4Mux_s1_v              300    6936               RISE  1       
I__13869/I                                                LocalMux                   0      6936               RISE  1       
I__13869/O                                                LocalMux                   486    7422               RISE  1       
I__13870/I                                                IoInMux                    0      7422               RISE  1       
I__13870/O                                                IoInMux                    382    7804               RISE  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      7804               RISE  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     2956   10761              RISE  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      10761              RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2314   13075              RISE  1       
ss                                                        demo                       0      13075              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9767


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8289
---------------------------- ------
Clock To Out Delay             9767

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12076/I                                           GlobalMux                           0      0                  RISE  1       
I__12076/O                                           GlobalMux                           227    227                RISE  1       
I__12224/I                                           ClkMux                              0      227                RISE  1       
I__12224/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_24_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_24_5/lcout        LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__10810/I                                                   LocalMux                   0      1478               FALL  1       
I__10810/O                                                   LocalMux                   455    1933               FALL  1       
I__10818/I                                                   InMux                      0      1933               FALL  1       
I__10818/O                                                   InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_24_5/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_24_5/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  1       
I__3186/I                                                    Odrv12                     0      2677               FALL  1       
I__3186/O                                                    Odrv12                     796    3473               FALL  1       
I__3187/I                                                    Span12Mux_s3_v             0      3473               FALL  1       
I__3187/O                                                    Span12Mux_s3_v             248    3721               FALL  1       
I__3188/I                                                    LocalMux                   0      3721               FALL  1       
I__3188/O                                                    LocalMux                   455    4176               FALL  1       
I__3189/I                                                    IoInMux                    0      4176               FALL  1       
I__3189/O                                                    IoInMux                    320    4497               FALL  1       
u_usb_n_preio/DOUT0                                          PRE_IO_PIN_TYPE_101001     0      4497               FALL  1       
u_usb_n_preio/PADOUT                                         PRE_IO_PIN_TYPE_101001     2956   7453               RISE  1       
u_usb_n_iopad/DIN                                            IO_PAD                     0      7453               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                 IO_PAD                     2314   9767               RISE  1       
usb_n:out                                                    demo                       0      9767               RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10191


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8713
---------------------------- ------
Clock To Out Delay            10191

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12076/I                                           GlobalMux                           0      0                  RISE  1       
I__12076/O                                           GlobalMux                           227    227                RISE  1       
I__12224/I                                           ClkMux                              0      227                RISE  1       
I__12224/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_24_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_24_5/lcout     LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__10808/I                                                LocalMux                   0      1478               FALL  1       
I__10808/O                                                LocalMux                   455    1933               FALL  1       
I__10816/I                                                InMux                      0      1933               FALL  1       
I__10816/O                                                InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_24_0/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_24_0/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  1       
I__2740/I                                                 Odrv4                      0      2677               FALL  1       
I__2740/O                                                 Odrv4                      548    3225               FALL  1       
I__2741/I                                                 Span4Mux_v                 0      3225               FALL  1       
I__2741/O                                                 Span4Mux_v                 548    3773               FALL  1       
I__2742/I                                                 Span4Mux_s2_v              0      3773               FALL  1       
I__2742/O                                                 Span4Mux_s2_v              372    4145               FALL  1       
I__2743/I                                                 LocalMux                   0      4145               FALL  1       
I__2743/O                                                 LocalMux                   455    4600               FALL  1       
I__2744/I                                                 IoInMux                    0      4600               FALL  1       
I__2744/O                                                 IoInMux                    320    4920               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      4920               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     2956   7877               RISE  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      7877               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2314   10191              RISE  1       
usb_p:out                                                 demo                       0      10191              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

