--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/l/o/lolzhang/Desktop/6.111/finalproject/final.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_down |    2.180(R)|    1.377(R)|clock_65mhz       |   0.000|
button_enter|    1.369(R)|    1.323(R)|clock_65mhz       |   0.000|
button_left |    0.543(R)|    1.533(R)|clock_65mhz       |   0.000|
button_right|    0.986(R)|    1.598(R)|clock_65mhz       |   0.000|
button_up   |    1.514(R)|    1.584(R)|clock_65mhz       |   0.000|
switch<0>   |    7.401(R)|   -4.473(R)|clock_65mhz       |   0.000|
switch<1>   |   13.140(R)|   -9.884(R)|clock_65mhz       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
led<2>          |   18.772(R)|clock_65mhz       |   0.000|
led<3>          |   15.999(R)|clock_65mhz       |   0.000|
led<4>          |   15.164(R)|clock_65mhz       |   0.000|
vga_out_blank_b |   12.550(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   13.793(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   13.810(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   14.730(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   15.685(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   15.354(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   15.651(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   17.201(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   17.500(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   14.631(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   14.082(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   15.852(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   15.246(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   15.349(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   14.424(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   15.650(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   14.400(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   12.145(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   13.657(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   14.590(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   13.968(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   13.961(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   15.247(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   14.252(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   15.537(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   14.258(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   12.831(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   27.358|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.446|
switch<0>      |led<0>             |    6.389|
switch<1>      |led<1>             |    6.840|
---------------+-------------------+---------+


Analysis completed Mon Nov 28 23:00:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



