<?xml version="1.0"?>
<block name="i2c_master_top.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:a1d801919745097a8db4f008b1001f9426d0675e5af3afc3390b94f44f48e200" atom_netlist_id="SHA256:a6bbc62a7ec198b69eb71a715aa8637e7ebd7d80529332ed4cd394f73dde9105">
	<inputs>wb_clk_i wb_rst_i arst_i wb_adr_i[0] wb_adr_i[1] wb_adr_i[2] wb_dat_i[0] wb_dat_i[1] wb_dat_i[2] wb_dat_i[3] wb_dat_i[4] wb_dat_i[5] wb_dat_i[6] wb_dat_i[7] wb_we_i wb_stb_i wb_cyc_i scl_pad_i sda_pad_i</inputs>
	<outputs>out:wb_dat_o[0] out:wb_dat_o[1] out:wb_dat_o[2] out:wb_dat_o[3] out:wb_dat_o[4] out:wb_dat_o[5] out:wb_dat_o[6] out:wb_dat_o[7] out:wb_ack_o out:wb_inta_o out:scl_pad_o out:scl_padoen_o out:sda_pad_o out:sda_padoen_o</outputs>
	<clocks>wb_clk_i</clocks>
	<block name="$abc$3702$new_n351" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">byte_controller.bit_controller.clk_en open open $abc$3702$new_n350 $abc$3702$new_n359 $abc$3702$new_n373 $abc$3702$new_n364 $abc$3702$new_n362 $abc$3702$new_n354 open open byte_controller.bit_controller.cmd[2] $abc$3702$new_n365 byte_controller.bit_controller.c_state[4] $abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6] open open open open open open open open byte_controller.bit_controller.c_state[11] byte_controller.bit_controller.c_state[10] byte_controller.bit_controller.c_state[15] byte_controller.bit_controller.cmd[3] $abc$3702$new_n414 $abc$3702$new_n404 byte_controller.bit_controller.c_state[5] open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$new_n403" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n403" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n403" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n403" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n403</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n371" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n371" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n371" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n371" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 1 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n371</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n402" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n402" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n402" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n402" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n402</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.c_state[6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.c_state[6]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[6]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n372" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar open fle[9].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n353" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n353" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n353" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n353</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n372" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n372" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n372" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n372</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n351" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[25]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n351" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n351" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n351" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n351</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n413" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n413" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n413" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n413" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n413</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="byte_controller.bit_controller.c_state[14]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[14]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][14]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[14]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[14]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[14]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="byte_controller.bit_controller.c_state[8]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[8]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[8]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[8]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[8]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="byte_controller.bit_controller.c_state[9]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.c_state[7]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[7]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.bit_controller.c_state[9]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[9]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[9]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[9]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$3702$new_n367" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">$abc$3702$new_n351 open byte_controller.bit_controller.c_state[2] open $abc$3702$new_n403 $abc$3702$new_n378 $abc$3702$new_n431 $abc$3702$new_n371 $abc$3702$new_n369 $abc$3702$new_n350 $abc$3702$new_n365 $abc$3702$new_n404 $abc$3702$new_n380 open byte_controller.bit_controller.c_state[4] byte_controller.bit_controller.clk_en $abc$3702$new_n362 $abc$3702$new_n398 $abc$3702$new_n386 $abc$3702$new_n373 $abc$3702$new_n352 $abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1] open $abc$3702$new_n394 $abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0] byte_controller.bit_controller.c_state[3] $abc$3702$new_n560 $abc$3702$new_n377 byte_controller.bit_controller.din $abc$3702$new_n349 $abc$3702$new_n397 open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$new_n433" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[17]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n433" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n433" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n433" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n433</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n383" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n383" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n383" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n383</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n361" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[16]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n361" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n361" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n361" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n361</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.c_state[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.c_state[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n368" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n368" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n368" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n368" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n368</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n430" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n430" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n430" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n430</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n370" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[14]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.c_state[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n370" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n370" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n370" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n370</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n367" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n367" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n367" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n367" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n367</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n428" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n428" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n428" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n428" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n428</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[15]-&gt;crossbar fle[3].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.sda_chk" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.sda_chk" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.sda_chk</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct5</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sda_padoen_o" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble6.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="sda_padoen_o" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">sda_padoen_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n429" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[5]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[26]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n429" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n429" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n429" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n429</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n384" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n384" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n384" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n384" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n384</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$new_n380" instance="clb[2]" mode="default">
		<inputs>
			<port name="I">$abc$3702$new_n350 open byte_controller.bit_controller.c_state[4] open byte_controller.bit_controller.c_state[8] byte_controller.bit_controller.c_state[5] byte_controller.bit_controller.clk_en byte_controller.bit_controller.c_state[12] $abc$3702$new_n351 byte_controller.bit_controller.c_state[16] $abc$3702$new_n346 byte_controller.bit_controller.c_state[13] $abc$3702$new_n357 $abc$3702$new_n353 $abc$3702$new_n354 $abc$3702$new_n345 $abc$3702$new_n347 byte_controller.bit_controller.c_state[9] $abc$3702$new_n359 open open open open $abc$3702$new_n365 open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n349" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n349" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n349" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n349" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n349</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n364" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n364" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n364" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n364</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n373" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n373" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n373" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n373" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n373</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="byte_controller.bit_controller.c_state[10]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[23]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][10]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[10]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[10]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[10]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n358" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n358" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n358" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n358</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n380" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n380" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n380" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n380" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n380</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n378" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n378" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n378" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n378" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n378</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n344" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n344" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n344" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n344</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n377" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[12]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n387" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n387" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n387" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n387</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n377" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n377" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n377" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n377</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n389" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n389" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n389" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n389" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 3 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n389</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n560" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar fle[0].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n560" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n560" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n560" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n560</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.c_state[11]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.c_state[11]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[11]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[11]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n559" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[4]-&gt;crossbar open fle[8].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n379" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n379" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n379" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n379</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n559" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n559" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n559" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n559</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$new_n397" instance="clb[3]" mode="default">
		<inputs>
			<port name="I">$abc$3702$new_n350 byte_controller.bit_controller.cmd[0] $abc$3702$new_n364 $abc$3702$new_n358 open $abc$3702$new_n359 $abc$3702$new_n383 byte_controller.bit_controller.c_state[0] $abc$3702$new_n351 byte_controller.bit_controller.cmd[1] byte_controller.bit_controller.c_state[6] $abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16] $abc$3702$flatten\byte_controller.\bit_controller.$0\clk_en[0:0] $abc$3702$new_n353 $abc$3702$new_n392 byte_controller.bit_controller.c_state[7] byte_controller.bit_controller.c_state[1] open open open open open open $abc$3702$new_n371 $abc$3702$new_n384 $abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4] open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$new_n369" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n346" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n346" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n346" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n346</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n369" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n369" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n369" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n369</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[3]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.c_state[4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.c_state[4]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[4]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n406" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n406" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n406" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n406" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n406</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n414" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n414" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n414" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n414</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.clk_en" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_en" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_en" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_en</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n397" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n397" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n397" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n397" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n397</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.c_state[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[3]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[3]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n354" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n345" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n345" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n345" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n345</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n354" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n354" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n354" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n354</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n398" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n398" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n398" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n398" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n398</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state[5]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[16]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.c_state[16]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[16]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[16]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.bit_controller.c_state[5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[5]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[5]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n396" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$new_n396" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n396" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n396" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n396</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16]" instance="clb[4]" mode="default">
		<inputs>
			<port name="I">byte_controller.bit_controller.c_state[16] $abc$3702$new_n373 byte_controller.bit_controller.cmd[3] open $abc$3702$new_n345 $abc$3702$new_n364 byte_controller.bit_controller.c_state[9] $abc$3702$new_n402 byte_controller.bit_controller.clk_en byte_controller.bit_controller.c_state[14] byte_controller.bit_controller.c_state[11] byte_controller.bit_controller.c_state[8] $abc$3702$flatten\byte_controller.\bit_controller.$0\al[0:0] $abc$3702$flatten\byte_controller.$0\core_cmd[3:0][2] $abc$3702$new_n414 $abc$3702$new_n346 open open open open open open open $abc$3702$new_n351 byte_controller.bit_controller.c_state[10] wb_rst_i open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n350" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n350" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n350" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n350" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n350</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n359" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n359" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n359" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n359</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n357" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[5].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n357" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n357" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n357" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n357</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n347" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n347" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n347" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n347</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n365" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cmd[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.cmd[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cmd[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cmd[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n365" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n365" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n365" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n365</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state[13]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[13]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[13]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[13]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[13]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.bit_controller.c_state[12]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.c_state[12]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[12]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[12]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n366" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.al" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.al" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.al" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.al</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n366" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n366" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n366" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n366</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n362" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n362" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n362" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n362" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n362</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state[15]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[15]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[15]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[15]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.c_state[15]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$new_n421" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n392" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n392" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n392" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n392</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n421" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n421" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n421" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n421</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0]" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">$abc$3702$new_n377 byte_controller.bit_controller.c_state[5] $abc$3702$new_n402 $abc$3702$new_n359 byte_controller.bit_controller.c_state[11] $abc$3702$new_n344 byte_controller.bit_controller.c_state[10] byte_controller.bit_controller.c_state[8] byte_controller.bit_controller.clk_en $abc$3702$new_n349 byte_controller.bit_controller.c_state[4] byte_controller.bit_controller.c_state[9] $abc$3702$new_n351 $abc$3702$new_n353 $abc$3702$new_n378 $abc$3702$new_n354 $abc$3702$new_n350 $abc$3702$new_n358 $abc$3702$new_n345 $abc$3702$new_n346 byte_controller.bit_controller.c_state[15] $abc$3702$new_n514 $abc$3702$new_n539 $abc$3702$new_n389 byte_controller.bit_controller.c_state[14] byte_controller.bit_controller.c_state[12] $abc$3702$new_n527 $abc$3702$flatten\byte_controller.$0\c_state[4:0][3] $abc$3702$flatten\byte_controller.$0\c_state[4:0][2] $abc$3702$new_n433 $abc$3702$new_n371 open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[17]-&gt;crossbar fle[5].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.c_state[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.c_state[3]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.c_state[3]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.c_state[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cmd_ack" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cmd_ack" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cmd_ack</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n352" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[13]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n352" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n352" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n352" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n352</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.dscl_oen" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.dscl_oen" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.dscl_oen" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.dscl_oen</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n436" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[30]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n436" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n436" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n436" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n436</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n439" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n439" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n439" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n439</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n526" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n517" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n517" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n517" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n517</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n526" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n526" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n526" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n526</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[29]-&gt;crossbar fle[2].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct5</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="scl_padoen_o" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble6.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="scl_padoen_o" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">scl_padoen_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n348" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.c_state[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.c_state[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.c_state[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.c_state[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n348" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n348" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n348" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n348</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n525" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[3]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\c_state[4:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.c_state[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.c_state[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.c_state[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n525" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n525" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n525" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n525</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n404" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n404" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n404" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n404" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n404</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n438" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n438" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n438" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n438" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n438</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n435" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n435" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n435" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n435" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n435</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$new_n453" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">byte_controller.bit_controller.ena byte_controller.bit_controller.cnt[15] byte_controller.bit_controller.cnt[9] wb_rst_i open $abc$3702$new_n490 $abc$3702$new_n496 open open open open $abc$3702$new_n475 $abc$3702$new_n480 $abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10] $abc$3702$new_n454 open open open open open open open open byte_controller.bit_controller.cnt[7] $abc$3702$new_n493 $abc$3702$new_n499 $abc$3702$new_n474 $abc$3702$new_n481 open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$new_n495" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt[10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.cnt[10]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[10]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[10]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n495" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n495" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n495" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n495</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n452" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n452" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n452" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n452" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n452</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n498" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n498" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n498" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n498</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[12]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[12]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[12]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[8]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[8]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[8]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n489" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[9].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n492" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n492" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n492" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n492</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n489" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n489" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n489" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n489</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[13]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[13]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[13]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[6]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[6]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[14]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[14]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[14]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[11]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[11]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[11]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n453" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[2]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n453" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n453" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n453" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n453</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$new_n454" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">byte_controller.bit_controller.ena $abc$3702$new_n452 $abc$3702$new_n472 wb_rst_i byte_controller.bit_controller.cnt[15] $abc$3702$new_n469 $abc$3702$new_n466 open open open open open open $abc$3702$new_n457 $abc$3702$new_n471 open open open open open open open open $abc$3702$new_n468 $abc$3702$new_n465 $abc$3702$new_n463 $abc$3702$new_n462 $abc$3702$new_n460 $abc$3702$new_n459 open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.bit_controller.cnt[1]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[6].out[0]-&gt;crossbar open fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.cnt[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.bit_controller.cnt[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.cnt[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt[5]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[8].out[0]-&gt;crossbar open fle[4].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt[5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.cnt[5]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[5]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.bit_controller.cnt[4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.cnt[4]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[4]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt[3]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[5].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.cnt[3]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[3]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.bit_controller.cnt[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.cnt[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n454" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n454" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n454" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n454" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n454</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7]" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">open open $abc$3702$new_n452 wb_dat_i[6] wb_rst_i byte_controller.bit_controller.clk_cnt[7] $abc$3702$flatten\byte_controller.\bit_controller.$0\sSCL[0:0] byte_controller.bit_controller.cnt[6] wb_adr_i[1] wb_adr_i[0] wb_adr_i[2] byte_controller.dout[6] byte_controller.din[6] $abc$3702$new_n271 open byte_controller.bit_controller.cnt[14] $abc$3702$new_n274 $abc$3702$new_n272 open open open open open $0\ctr[7:0][7] $abc$3702$new_n283 byte_controller.bit_controller.cnt[15] $abc$3702$new_n454 byte_controller.bit_controller.dscl_oen $0\prer[15:0][6] byte_controller.bit_controller.busy $0\ctr[7:0][6] open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.stop" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.ena" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.ena" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.ena" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.ena</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.stop" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\cr[7:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\cr[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\cr[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.stop" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.stop" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.stop</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n338" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n338" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n338" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n338" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n338</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$new_n455" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[27]-&gt;crossbar open fle[2].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n455" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n455" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n455" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n455</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.sSCL" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.sSCL" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.sSCL" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.sSCL</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n337" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n337" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n337" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n337" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 5 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n337</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n477" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n478" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n478" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n478" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n478</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n477" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n477" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n477" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n477</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\wb_dat_o[7:0][6]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\wb_dat_o[7:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_dat_o[7:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\wb_dat_o[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_dat_o[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[6]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[6]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n499" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[15]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n273" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n273" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n273" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n273</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n499" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n499" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n499" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n499</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.clk_cnt[14]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.clk_cnt[14]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\prer[15:0][14]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[14]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[14]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[14]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ien" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ien" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ien" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ien</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n474" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar fle[8].out[1]-&gt;crossbar open clb.I[7]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n474" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n474" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n474" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n474</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.clk_cnt[6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[6]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[6]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[7]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[7]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9]" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">byte_controller.bit_controller.ena $abc$3702$new_n452 open byte_controller.bit_controller.cnt[7] open open wb_dat_i[1] wb_rst_i byte_controller.bit_controller.cnt[15] $abc$3702$new_n455 $abc$3702$new_n454 open $abc$3702$flatten\byte_controller.$0\sr[7:0][2] open byte_controller.bit_controller.cnt[8] byte_controller.bit_controller.cnt[6] $abc$3702$new_n283 byte_controller.bit_controller.cnt[10] wb_dat_i[2] open open open open wb_adr_i[1] wb_adr_i[0] $abc$3702$new_n301 $0\prer[15:0][2] open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$new_n487" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[17]-&gt;crossbar open fle[1].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dout[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.dout[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n487" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n487" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n487" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n487</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\prer[15:0][9]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[6]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\prer[15:0][9]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.clk_cnt[10]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[10]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[10]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[10]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n483" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n483" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n483" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n483" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n483</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n480" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n480" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n480" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n480</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\prer[15:0][10]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[7]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\prer[15:0][10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][10]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="ctr[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ctr[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ctr[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ctr[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n484" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[4].out[0]-&gt;crossbar open fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.clk_cnt[9]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[9]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[9]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[9]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n484" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n484" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n484" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n484</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n553" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n553" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n553" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n553" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n553</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\ctr[7:0][2]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[25]-&gt;crossbar fle[3].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\ctr[7:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctr[7:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctr[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctr[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.clk_cnt[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[2]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[2]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n486" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n486" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n486" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n486" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n486</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[9]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[9]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[9]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15]" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">byte_controller.bit_controller.ena open $abc$3702$new_n452 open wb_rst_i open wb_cyc_i wb_dat_i[7] wb_adr_i[1] wb_adr_i[0] wb_adr_i[2] $abc$3702$flatten\byte_controller.$0\sr[7:0][6] byte_controller.ack_out $abc$3702$new_n455 open open open open open open open open open byte_controller.dout[7] wb_we_i wb_stb_i $0\cr[7:0][7] open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$0\prer[15:0][7]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dout[6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.dout[6]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[6]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\prer[15:0][7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n341" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n341" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n341" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n341" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n341</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$new_n340" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n340" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n340" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n340" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n340</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$new_n310" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[8]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n310" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n310" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n310" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n310</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n292" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n292" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n292" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n292</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.clk_cnt[15]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[7]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rxack" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\rxack[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\rxack[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\rxack[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rxack" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rxack" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rxack</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.bit_controller.clk_cnt[15]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\prer[15:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[15]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[15]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[15]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.din[7]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.din[7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\txr[7:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\txr[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\txr[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.din[7]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.din[7]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.din[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.bit_controller.clk_cnt[7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[7]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[7]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n283" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[7].out[0]-&gt;crossbar open clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n301" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n301" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n301" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n301</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n283" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n283" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n283" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 open 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n283</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n272" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[26]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n272" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n272" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n272" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n272</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.start" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.start" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.start" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.start</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\wb_dat_o[7:0][7]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\wb_dat_o[7:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_dat_o[7:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\wb_dat_o[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_dat_o[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[7]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[7]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[2]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[15]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[15]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cnt[15]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">byte_controller.bit_controller.clk_en open open byte_controller.read byte_controller.c_state[4] $abc$3702$new_n398 open byte_controller.c_state[1] byte_controller.c_state[2] $abc$3702$new_n359 $abc$3702$new_n516 $abc$3702$new_n364 byte_controller.bit_controller.cmd[1] $abc$3702$new_n529 $abc$3702$new_n517 byte_controller.bit_controller.cmd_ack byte_controller.start $abc$3702$new_n536 byte_controller.c_state[0] byte_controller.c_state[3] open open open $abc$3702$new_n373 byte_controller.bit_controller.c_state[4] byte_controller.bit_controller.c_state[3] sda_padoen_o $abc$3702$new_n367 byte_controller.bit_controller.c_state[0] $abc$3702$new_n392 $abc$3702$new_n527 open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$new_n534" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n514" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n514" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n514" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n514</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n534" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n534" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n534" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n534</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n532" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[10]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n532" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n532" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n532" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n532</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$new_n391" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[12]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n391" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n391" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n391" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n391</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][3]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[15]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cmd[3]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cmd[3]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cmd[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n431" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n431" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n431" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n431" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n431</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][0]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[9]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n563" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n563" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n563" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n563" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n563</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n520" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n520" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n520" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n520" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n520</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n519" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n519" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n519" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n519</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.cmd[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar open fle[7].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cmd[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.cmd[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cmd[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cmd[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n518" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n518" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n518" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n518</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$new_n516" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">open byte_controller.start open open byte_controller.c_state[2] $abc$3702$new_n525 $abc$3702$new_n527 byte_controller.c_state[1] $abc$3702$new_n520 $abc$3702$new_n514 byte_controller.read $0\cr[7:0][4] $abc$3702$new_n517 byte_controller.cmd_ack byte_controller.stop $abc$3702$new_n359 byte_controller.bit_controller.cmd_ack $abc$3702$new_n519 byte_controller.c_state[3] open open open open byte_controller.bit_controller.cmd[2] $abc$3702$new_n518 open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$new_n522" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[8].out[0]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.write" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.write" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.write" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.write</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n522" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n522" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n522" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n522</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n528" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[16]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n528" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n528" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n528" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n528</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][2]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n523" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n523" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n523" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n523" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n523</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n530" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n541" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n541" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n541" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n541</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n530" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n530" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n530" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n530</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][2]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\c_state[4:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][1]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cmd[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cmd[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cmd[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n545" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n545" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n545" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n545" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n545</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$new_n529" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n513" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n513" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n513" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n513</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n529" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n529" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n529" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n529</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n516" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n516" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n516" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n516" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n516</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$new_n442" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">byte_controller.bit_controller.sSCL wb_adr_i[2] open wb_adr_i[1] wb_rst_i open byte_controller.bit_controller.cmd[1] byte_controller.din[0] wb_adr_i[0] irq_flag open byte_controller.ld open iack sda_pad_i open open open open open open open open $abc$3702$new_n364 sda_padoen_o byte_controller.bit_controller.sda_chk byte_controller.bit_controller.clk_en $abc$3702$new_n392 byte_controller.bit_controller.cmd[0] byte_controller.shift $abc$3702$new_n320 open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 open open open fle[0].out[1]-&gt;clbouts2 open open open fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\dout[0:0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.dSCL" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\dSCL[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\dSCL[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\dSCL[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.dSCL" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.dSCL" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.dSCL</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\dout[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\dout[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\dout[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\dout[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.dout" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.dout" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.dout</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\dSDA[0:0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\dSDA[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\dSDA[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\dSDA[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\dSDA[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sta_condition[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sta_condition[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sta_condition[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\sta_condition[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.sta_condition" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.sta_condition" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.sta_condition</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\wb_dat_o[7:0][0]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[13]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\wb_dat_o[7:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_dat_o[7:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\wb_dat_o[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_dat_o[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[0]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[0]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\al[0:0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cmd_stop" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.cmd_stop" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.cmd_stop" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.cmd_stop</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\al[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\al[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\al[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\al[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.sto_condition" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.sSDA" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sSDA[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sSDA[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\sSDA[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.sSDA" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.sSDA" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.sSDA</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.bit_controller.sto_condition" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sto_condition[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sto_condition[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 2 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\sto_condition[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.sto_condition" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.sto_condition" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.sto_condition</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][0]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\sr[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.dout[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n319" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n319" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n319" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n319" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n319</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.dSDA" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.dSDA" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.dSDA" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.dSDA" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.dSDA</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\busy[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\busy[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\busy[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\busy[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.busy" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.busy" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.busy</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n442" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n442" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n442" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n442" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 5 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n442</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$new_n386" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">open wb_rst_i $abc$3702$new_n358 $abc$3702$new_n359 byte_controller.bit_controller.cmd_ack byte_controller.bit_controller.c_state[14] open $abc$3702$new_n516 byte_controller.c_state[4] open open $abc$3702$new_n514 byte_controller.c_state[1] $abc$3702$new_n529 $abc$3702$new_n517 open open open open open open open open $abc$3702$flatten\byte_controller.$0\c_state[4:0][0] $abc$3702$new_n387 $abc$3702$new_n389 byte_controller.bit_controller.c_state[15] byte_controller.bit_controller.sda_chk byte_controller.c_state[3] byte_controller.c_state[2] $abc$3702$new_n526 open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open open open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.ld" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar open open open fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.c_state[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.c_state[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.c_state[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.c_state[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.ld" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.ld" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.ld" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.ld</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.dcnt[1]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dcnt[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.dcnt[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dcnt[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dcnt[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.dcnt[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\dcnt[2:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\dcnt[2:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\dcnt[2:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.dcnt[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dcnt[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dcnt[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n527" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n527" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n527" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n527" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n527</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.dcnt[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.dcnt[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dcnt[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dcnt[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\dcnt[2:0][2]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[5].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\dcnt[2:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\dcnt[2:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\dcnt[2:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\dcnt[2:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n388" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[27]-&gt;crossbar open open fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\c_state[4:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n388" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n388" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n388" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n388</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\shift[0:0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$flatten\byte_controller.$0\shift[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\shift[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\shift[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\shift[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.shift" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.shift" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.shift</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\dcnt[2:0][1]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$flatten\byte_controller.$0\dcnt[2:0][1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\dcnt[2:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\dcnt[2:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\dcnt[2:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\ld[0:0]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\ld[0:0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\ld[0:0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\ld[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 1 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\ld[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n543" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n543" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n543" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n543" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 5 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n543</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n386" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n386" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n386" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n386" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n386</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][0]" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">open open open $abc$3702$new_n273 $abc$3702$new_n359 $abc$3702$new_n534 wb_rst_i byte_controller.start $abc$3702$new_n516 byte_controller.bit_controller.cmd_ack byte_controller.c_state[0] byte_controller.bit_controller.al $abc$3702$new_n522 byte_controller.c_state[3] wb_dat_i[7] byte_controller.c_state[1] $abc$3702$new_n545 byte_controller.c_state[2] wb_dat_i[4] wb_adr_i[1] wb_adr_i[2] open open byte_controller.write wb_adr_i[0] $0\al[0:0] $0\txr[7:0][5] $abc$3702$new_n519 wb_dat_i[5] $abc$3702$new_n272 byte_controller.stop open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$new_n335" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[19]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n335" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n335" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n335" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n335</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\c_state[4:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n271" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[29]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n271" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n271" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n271" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n271</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.c_state[4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.c_state[4]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.c_state[4]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.c_state[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n536" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[10]-&gt;crossbar fle[2].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n536" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n536" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n536" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n536</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$new_n539" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[8]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$new_n539" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n539" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n539" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n539</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\cmd_ack[0:0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[9]-&gt;crossbar fle[2].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$flatten\byte_controller.$0\cmd_ack[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\cmd_ack[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\cmd_ack[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\cmd_ack[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\cr[7:0][7]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="al" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="al" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="al" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">al</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\cr[7:0][7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\cr[7:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\cr[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\cr[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\cr[7:0][4]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[23]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\cr[7:0][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\cr[7:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\cr[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\cr[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.din[5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.din[5]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.din[5]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.din[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.read" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[3]-&gt;crossbar fle[5].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.cmd_ack" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.cmd_ack" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.cmd_ack" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.cmd_ack</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.read" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\cr[7:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\cr[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\cr[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.read" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.read" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.read</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][0]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\c_state[4:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\c_state[4:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$flatten\byte_controller.$0\core_txd[0:0]" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">open wb_adr_i[0] $abc$3702$new_n526 $abc$3702$new_n455 wb_rst_i open byte_controller.c_state[2] wb_dat_i[3] byte_controller.ld byte_controller.din[7] wb_adr_i[2] $abc$3702$new_n273 byte_controller.shift byte_controller.dout[6] byte_controller.din[3] wb_adr_i[1] $abc$3702$new_n301 $abc$3702$new_n283 $abc$3702$flatten\byte_controller.$0\sr[7:0][3] byte_controller.bit_controller.cnt[3] byte_controller.bit_controller.cnt[11] open open $abc$3702$new_n292 open open $abc$3702$new_n359 byte_controller.bit_controller.cmd_ack $abc$3702$new_n514 byte_controller.c_state[3] byte_controller.c_state[1] open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="ctr[3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.clk_cnt[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[3]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[3]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ctr[3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\ctr[7:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctr[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctr[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="ctr[3]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ctr[3]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ctr[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n555" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n555" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n555" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n555" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n555</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\cr[7:0][3]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\cr[7:0][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\cr[7:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\cr[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\cr[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.dout[7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.dout[7]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[7]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\prer[15:0][3]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\prer[15:0][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.clk_cnt[11]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[11]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[11]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[11]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n547" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[30]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="ack" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ack" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ack" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ack</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n547" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n547" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n547" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n547</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\wb_dat_o[7:0][3]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[10]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\wb_dat_o[7:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_dat_o[7:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\wb_dat_o[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_dat_o[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[3]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[3]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\prer[15:0][11]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dout[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.dout[3]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[3]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\prer[15:0][11]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n465" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[19]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n465" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n465" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n465" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n465</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n490" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n490" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n490" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n490</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][7]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\sr[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\core_txd[0:0]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[27]-&gt;crossbar fle[2].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\core_txd[0:0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\core_txd[0:0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\core_txd[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\core_txd[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.din" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.din" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.din</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\clk_en[0:0]" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">open open $abc$3702$new_n452 wb_adr_i[0] $abc$3702$new_n455 byte_controller.bit_controller.cnt[13] open wb_rst_i wb_dat_i[5] wb_adr_i[1] byte_controller.bit_controller.cnt[5] $abc$3702$new_n301 open byte_controller.shift $abc$3702$flatten\byte_controller.$0\sr[7:0][4] byte_controller.ld byte_controller.din[5] byte_controller.bit_controller.clk_cnt[12] open open open open open ctr[4] byte_controller.bit_controller.clk_cnt[4] byte_controller.bit_controller.ena byte_controller.bit_controller.cnt[15] $abc$3702$new_n283 wb_adr_i[2] $abc$3702$new_n335 $abc$3702$new_n292 open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$new_n471" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n471" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n471" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n471" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n471</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.dout[5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.dout[5]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[5]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\wb_dat_o[7:0][5]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\wb_dat_o[7:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_dat_o[7:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\wb_dat_o[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_dat_o[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[5]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[5]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\clk_en[0:0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\clk_en[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\clk_en[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\clk_en[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\clk_en[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\prer[15:0][5]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\prer[15:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.dout[4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.dout[4]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[4]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n334" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n334" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n334" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n334" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n334</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\ctr[7:0][5]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.clk_cnt[5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[5]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[5]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\ctr[7:0][5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctr[7:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctr[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctr[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][5]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\sr[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n557" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n557" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n557" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n557" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n557</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\prer[15:0][13]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\prer[15:0][13]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="ctr[5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ctr[5]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ctr[5]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ctr[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n496" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[8].out[0]-&gt;crossbar open fle[9].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.clk_cnt[13]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[13]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[13]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[13]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n496" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n496" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n496" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n496</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$new_n472" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">byte_controller.bit_controller.cnt[3] byte_controller.bit_controller.cnt[1] open open $abc$3702$new_n292 wb_adr_i[0] open byte_controller.bit_controller.cnt[4] byte_controller.bit_controller.cnt[2] byte_controller.bit_controller.cnt[0] $abc$3702$new_n455 wb_dat_i[1] $0\cr[7:0][0] byte_controller.bit_controller.cnt[5] wb_rst_i wb_dat_i[0] open open open open open open open wb_adr_i[1] $abc$3702$new_n301 $abc$3702$new_n283 byte_controller.bit_controller.cnt[8] $0\txr[7:0][0] open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$3702$new_n463" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n460" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n460" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n460" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n460</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n463" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n463" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n463" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n463</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n469" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n469" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n469" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n469" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n469</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n466" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n466" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n466" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n466</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n472" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n472" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n472" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n472" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n472</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\prer[15:0][8]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\prer[15:0][8]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="iack" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="iack" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="iack" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">iack</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n457" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[10]-&gt;crossbar fle[4].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.clk_cnt[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[0]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[0]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$new_n457" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n457" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n457" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n457</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n320" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$new_n320" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n320" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n320" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n320</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$new_n481" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n459" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n459" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n459" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n459</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n481" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n481" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n481" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n481</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\prer[15:0][1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\prer[15:0][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.din[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.din[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.din[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.din[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\prer[15:0][0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\prer[15:0][0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.bit_controller.clk_cnt[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[1]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[1]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="ctr[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[15]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="ctr[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\ctr[7:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctr[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctr[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="ctr[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ctr[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ctr[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.bit_controller.clk_cnt[8]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[8]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[8]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[8]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\wb_dat_o[7:0][2]" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">open open byte_controller.din[2] open wb_adr_i[2] open iack wb_adr_i[1] wb_adr_i[0] $abc$3702$new_n272 wb_rst_i byte_controller.bit_controller.clk_cnt[9] $abc$3702$new_n301 $abc$3702$flatten\byte_controller.$0\sr[7:0][1] $abc$3702$new_n553 wb_dat_i[1] open open open open open open open wb_dat_i[2] byte_controller.bit_controller.ena wb_dat_i[0] $0\tip[0:0] byte_controller.bit_controller.clk_cnt[1] $abc$3702$new_n310 open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open open open open fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$0\wb_dat_o[7:0][1]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\wb_dat_o[7:0][1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_dat_o[7:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\wb_dat_o[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_dat_o[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[1]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[1]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n274" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$new_n274" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n274" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n274" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n274</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="tip" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="tip" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="tip" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">tip</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\wb_dat_o[7:0][2]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\wb_dat_o[7:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_dat_o[7:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\wb_dat_o[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_dat_o[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[2]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[2]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n322" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[27]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n322" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n322" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n322" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n322</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="cr[2]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="cr[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\cr[7:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\cr[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\cr[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="cr[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="cr[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">cr[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\cr[7:0][0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\cr[7:0][0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\cr[7:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\cr[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\cr[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\txr[7:0][1]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[13]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dout[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.dout[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\txr[7:0][1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\txr[7:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\txr[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 open 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\txr[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="ctr[1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[12]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.din[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.din[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.din[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.din[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ctr[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\ctr[7:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctr[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctr[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="ctr[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ctr[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ctr[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$new_n323" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n323" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n323" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n323" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n323</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\cr[7:0][1]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\cr[7:0][1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\cr[7:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\cr[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\cr[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="cr[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="cr[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">cr[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\wb_dat_o[7:0][4]" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">open open wb_adr_i[1] byte_controller.dout[2] byte_controller.dout[1] $abc$3702$new_n557 wb_dat_i[4] $abc$3702$new_n310 wb_rst_i byte_controller.ld byte_controller.shift wb_dat_i[3] byte_controller.din[1] byte_controller.dout[5] wb_dat_i[6] byte_controller.dout[3] open open open open open open open $0\ctr[7:0][4] wb_adr_i[2] wb_adr_i[0] byte_controller.write byte_controller.dout[4] wb_dat_i[2] byte_controller.dout[0] byte_controller.dout[6] open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$0\txr[7:0][2]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\txr[7:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\txr[7:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\txr[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\txr[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="byte_controller.din[6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.din[6]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.din[6]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.din[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.din[4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.din[4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\txr[7:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\txr[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\txr[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.din[4]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.din[4]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.din[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="byte_controller.din[3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.din[3]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.din[3]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.din[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\wb_dat_o[7:0][4]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\wb_dat_o[7:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_dat_o[7:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\wb_dat_o[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_dat_o[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[4]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[4]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][1]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\sr[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][4]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[15]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\sr[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][3]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\sr[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][6]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[30]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\sr[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\txr[7:0][6]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\txr[7:0][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\txr[7:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\txr[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\txr[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="ctr[4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ctr[4]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ctr[4]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ctr[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][2]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\sr[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\sr[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\txr[7:0][3]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.din[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.din[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.din[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.din[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\txr[7:0][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\txr[7:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\txr[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\txr[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1]" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">open $abc$3702$new_n301 byte_controller.bit_controller.c_state[1] open open $abc$3702$new_n369 $abc$3702$new_n350 $abc$3702$new_n359 iack wb_rst_i byte_controller.cmd_ack open open byte_controller.bit_controller.al byte_controller.bit_controller.cnt[4] ien wb_dat_i[6] $abc$3702$new_n292 byte_controller.bit_controller.clk_cnt[6] wb_dat_i[4] $abc$3702$new_n455 ctr[4] $abc$3702$new_n283 byte_controller.bit_controller.cnt[12] scl_pad_i byte_controller.bit_controller.clk_en byte_controller.bit_controller.c_state[0] $abc$3702$new_n351 $abc$3702$new_n368 $abc$3702$new_n513 byte_controller.bit_controller.dout open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">arst_i</port>
			<port name="reset">arst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$0\wb_inta_o[0:0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\ctr[7:0][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctr[7:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctr[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 3 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctr[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\wb_inta_o[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_inta_o[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\wb_inta_o[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_inta_o[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_inta_o" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_inta_o" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_inta_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\irq_flag[0:0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\irq_flag[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\irq_flag[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\irq_flag[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\irq_flag[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="irq_flag" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="irq_flag" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">irq_flag</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\prer[15:0][6]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[18]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\prer[15:0][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$new_n394" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[28]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$3702$new_n394" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n394" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n394" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n394</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$3702$flatten\byte_controller.$0\ack_out[0:0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.clk_cnt[12]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[12]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[12]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[12]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$3702$flatten\byte_controller.$0\ack_out[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.$0\ack_out[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.$0\ack_out[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.$0\ack_out[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.ack_out" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.ack_out" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.ack_out</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\ctr[7:0][4]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\ctr[7:0][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctr[7:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctr[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctr[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\prer[15:0][12]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[9]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\prer[15:0][12]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 1 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$new_n468" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[20]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n468" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n468" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n468" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n468</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$3702$new_n493" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n493" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n493" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n493</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\prer[15:0][4]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[17]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sSCL[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sSCL[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$flatten\byte_controller.\bit_controller.$0\sSCL[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$flatten\byte_controller.\bit_controller.$0\sSCL[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\prer[15:0][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\prer[15:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.clk_cnt[4]" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_cnt[4]" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.clk_cnt[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\prer[15:0][2]" instance="clb[22]" mode="default">
		<inputs>
			<port name="I">byte_controller.bit_controller.clk_cnt[2] $abc$3702$new_n310 wb_dat_i[2] wb_rst_i $abc$3702$new_n301 byte_controller.bit_controller.cnt[2] byte_controller.read wb_dat_i[7] open open open byte_controller.din[5] byte_controller.din[0] al open open open open open open open open open byte_controller.bit_controller.ena $abc$3702$new_n292 $abc$3702$new_n455 byte_controller.write wb_dat_i[5] wb_dat_i[0] byte_controller.bit_controller.al byte_controller.start open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open open fle[8].out[0]-&gt;clbouts1 open open open open open fle[4].out[1]-&gt;clbouts2 open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$0\prer[15:0][2]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\prer[15:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\prer[15:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\prer[15:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\prer[15:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$3702$new_n462" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[25]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n462" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n462" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n462" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n462</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\tip[0:0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I[26]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\tip[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\tip[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\tip[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\tip[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\txr[7:0][5]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar open clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\txr[7:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\txr[7:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\txr[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\txr[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\ctr[7:0][7]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar open clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\ctr[7:0][7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctr[7:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctr[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctr[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="$0\al[0:0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[29]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\al[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\al[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\al[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\al[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\txr[7:0][0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\txr[7:0][0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\txr[7:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\txr[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\txr[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$3702$new_n475" instance="clb[23]" mode="default">
		<inputs>
			<port name="I">open open $abc$3702$new_n454 open open byte_controller.bit_controller.cnt[6] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$3702$new_n475" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$3702$new_n475" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$3702$new_n475" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$3702$new_n475" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$3702$new_n475</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="$0\wb_ack_o[0:0]" instance="clb[24]" mode="default">
		<inputs>
			<port name="I">open open wb_cyc_i open open wb_stb_i open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$0\wb_ack_o[0:0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[0].out[0]-&gt;crossbar open clb.I[2]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\wb_ack_o[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_ack_o[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\wb_ack_o[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_ack_o[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_ack_o" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_ack_o" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wb_ack_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="$false" instance="clb[25]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$false" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$false" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$false" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$false" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">scl_pad_o</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="out:wb_dat_o[0]" instance="io[26]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[1]" instance="io[27]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[2]" instance="io[28]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[3]" instance="io[29]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[4]" instance="io[30]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[5]" instance="io[31]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[6]" instance="io[32]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[7]" instance="io[33]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_ack_o" instance="io[34]" mode="outpad">
		<inputs>
			<port name="outpad">wb_ack_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_ack_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_inta_o" instance="io[35]" mode="outpad">
		<inputs>
			<port name="outpad">wb_inta_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_inta_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:scl_padoen_o" instance="io[36]" mode="outpad">
		<inputs>
			<port name="outpad">scl_padoen_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:scl_padoen_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sda_padoen_o" instance="io[37]" mode="outpad">
		<inputs>
			<port name="outpad">sda_padoen_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:sda_padoen_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:scl_pad_o" instance="io[38]" mode="outpad">
		<inputs>
			<port name="outpad">scl_pad_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:scl_pad_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sda_pad_o" instance="io[39]" mode="outpad">
		<inputs>
			<port name="outpad">scl_pad_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:sda_pad_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="wb_clk_i" instance="io[40]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_clk_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_clk_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_rst_i" instance="io[41]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_rst_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_rst_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="arst_i" instance="io[42]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="arst_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">arst_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_adr_i[0]" instance="io[43]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_adr_i[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_adr_i[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_adr_i[1]" instance="io[44]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_adr_i[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_adr_i[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_adr_i[2]" instance="io[45]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_adr_i[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_adr_i[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[0]" instance="io[46]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[1]" instance="io[47]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[2]" instance="io[48]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[3]" instance="io[49]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[4]" instance="io[50]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[5]" instance="io[51]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[6]" instance="io[52]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[7]" instance="io[53]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_we_i" instance="io[54]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_we_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_we_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_stb_i" instance="io[55]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_stb_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_stb_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_cyc_i" instance="io[56]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_cyc_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_cyc_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="scl_pad_i" instance="io[57]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="scl_pad_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">scl_pad_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sda_pad_i" instance="io[58]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="sda_pad_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sda_pad_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
