<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:department>Dept of Computing</gtr:department><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/F9F04318-5E25-4929-A968-95C8CFB9ADE0"><gtr:id>F9F04318-5E25-4929-A968-95C8CFB9ADE0</gtr:id><gtr:firstName>Oskar</gtr:firstName><gtr:otherNames>Paul</gtr:otherNames><gtr:surname>Mencer</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FC544706%2F1"><gtr:id>AD6E11AC-6907-42EE-A056-7C4A33C2F7D4</gtr:id><gtr:title>Liquid Circuits: Automated Dynamic Hardware Acceleration of Compute-Intensive Applications</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/C544706/1</gtr:grantReference><gtr:abstractText>Imagine PCs could morph their hardware to match the programs that are running. After a while, new programs running on a machine would suddenly speed up by up to 10 times because the hardware has adapted to the new task. When running an application for the first time, the microprocessor reads the instructions of the new program and executes them. While executing the program the PC looks for ways to run the program faster. The next time the program is used, the computer uses the experience from the previous runs to do a better job. The process of utilising experience is called dynamic optimisation. In this project, we take a bold step forward and claim that it is possible to build a computer which learns how to execute programs faster by changing it's own hardware to adapt to the problem being solved. The result can be more than 10 times faster computers at the price of a graphics acceleration card such as nVidia or ATI.</gtr:abstractText><gtr:fund><gtr:end>2009-03-31</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-04-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>461075</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/8F9217E3-1026-4D30-B3B9-A11F1AE2E6EC"><gtr:id>8F9217E3-1026-4D30-B3B9-A11F1AE2E6EC</gtr:id><gtr:title>Optimizing residue arithmetic on FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/975ece25593f4e39558ce2f1ab3c8de1"><gtr:id>975ece25593f4e39558ce2f1ab3c8de1</gtr:id><gtr:otherNames>Haohuan Fu</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-1-4244-2795-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5746403C-4EE4-4596-A20D-5F87BE95C06D"><gtr:id>5746403C-4EE4-4596-A20D-5F87BE95C06D</gtr:id><gtr:title>Accelerating Seismic Computations Using Customized Number Representations on FPGAs</gtr:title><gtr:parentPublicationTitle>EURASIP Journal on Embedded Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/bb9606206151d22b19e9270d672f5575"><gtr:id>bb9606206151d22b19e9270d672f5575</gtr:id><gtr:otherNames>Fu H</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/89ADB1FA-62BB-4478-B678-8C0100F84774"><gtr:id>89ADB1FA-62BB-4478-B678-8C0100F84774</gtr:id><gtr:title>CHIPS: Custom Hardware Instruction Processor Synthesis</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/481b3c525a9d1cd26a1ce96256b945ae"><gtr:id>481b3c525a9d1cd26a1ce96256b945ae</gtr:id><gtr:otherNames>Atasu K</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/8EF24F94-F90E-42D8-B3E7-6FBE46246050"><gtr:id>8EF24F94-F90E-42D8-B3E7-6FBE46246050</gtr:id><gtr:title>Fast custom instruction identification by convex subgraph enumeration</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/481b3c525a9d1cd26a1ce96256b945ae"><gtr:id>481b3c525a9d1cd26a1ce96256b945ae</gtr:id><gtr:otherNames>Atasu K</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-1-4244-1897-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/40C897DA-DBB8-4452-A6C5-0080FFF04F40"><gtr:id>40C897DA-DBB8-4452-A6C5-0080FFF04F40</gtr:id><gtr:title>Architecture of Computing Systems - ARCS 2009</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/6851393d9a7ae503884c3ce687414648"><gtr:id>6851393d9a7ae503884c3ce687414648</gtr:id><gtr:otherNames>Wu Q</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-3-642-00453-7</gtr:isbn></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/C544706/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>E05CFE0B-163D-412D-A3C2-28E89B2CA336</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Software Engineering</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>