// Seed: 703263586
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output tri1 id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8
);
  assign id_3[1] = 1;
endmodule
