// Seed: 2545341679
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  tri0 id_3;
  always
  fork : SymbolIdentifier
    id_3 = id_2 - id_3;
  join : SymbolIdentifier
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_2[1] = id_2;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always_latch @(posedge 1 or posedge 1'h0) begin : LABEL_0
    if (1) id_20 <= 1;
    else begin : LABEL_0
      id_8 = 1;
    end
  end
  module_0 modCall_1 (
      id_21,
      id_16
  );
  assign modCall_1.id_3 = 0;
endmodule
