<h2 id="id-2018-06-08Meetingnotes--DWAdapterFVandDesignconstraintsandassumptionsreview...-Date">Date</h2><p><time datetime="2018-06-08" class="date-past">08 Jun 2018</time></p><h2 id="id-2018-06-08Meetingnotes--DWAdapterFVandDesignconstraintsandassumptionsreview...-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p></li></ul><h2 id="id-2018-06-08Meetingnotes--DWAdapterFVandDesignconstraintsandassumptionsreview...-Goals">Goals</h2><ul><li>To review and list the design assumptions for DW Adapter, as well as to review and list the constraints in the formal verification environment. </li></ul><h2 id="id-2018-06-08Meetingnotes--DWAdapterFVandDesignconstraintsandassumptionsreview...-Discussionitems">Discussion items</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Time</th><th class="confluenceTh">Item</th><th class="confluenceTh"> </th><th class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd">30 min</td><td class="confluenceTd">Design Assumptions Review</td><td class="confluenceTd"> </td><td class="confluenceTd"><ul><li>NULL_D fields are restricted to lie only on the uppermost bits of a data-beat. In Header-parallel case, NULL_D can exist between Header and Data fields.</li><li>No restrictions on the order of the valid (Fixed and Clone) fields.</li><li>Ratio (N) of the data-field widths of the ingress and egress links are always in integral powers of 2. Ex: 1:2, 4:1, 1:8 etc.</li><li>FIFO depths are assumed to be always set to integral powers of 2 and also 0.</li><li>Refer the action items for rest of the notes.</li></ul></td></tr><tr><td class="confluenceTd">30 min</td><td class="confluenceTd">Formal Assumptions/Constraints Review</td><td class="confluenceTd"> </td><td class="confluenceTd"><ul><li>Link Packet Definitions - Without Randomizer tool, the number of configurations of LPDs that can be generated is limited.</li><li>VC version of DW Adapter - Can be verified in simulation since the wrapper for vc_dw_adapter just involves connecting instances of dw_adapter, vc_demux, and vc_mux.</li><li>Back-pressure at the master-side of DW Adapter scenario is being covered.</li><li>Reduced or non-uniform rate scenarios of beat injection into DW Adapter are being covered.</li><li>Refer the action items for rest of the notes.</li></ul></td></tr></tbody></table></div><h2 id="id-2018-06-08Meetingnotes--DWAdapterFVandDesignconstraintsandassumptionsreview...-Actionitems">Action items</h2><ul class="inline-task-list" data-inline-tasks-content-id="16167128"><li class="checked" data-inline-task-id="1"><a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a> - Protection not yet implemented. To be implemented at some point.</li><li class="checked" data-inline-task-id="149"><a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a> - Add switch ('SuppressBlankBeats') to enable suppressing narrow beats with blank byte-enables, in Wide-to-Narrow adapters.</li><li class="checked" data-inline-task-id="150"><a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a> - Support for equal widths (N=1) DW Adapter for HS-&gt;HP, and HP-&gt;HS.</li><li class="checked" data-inline-task-id="151"><a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a> - Support separate depth params in JSON file for settting HDR and Data FIFOs.</li><li class="checked" data-inline-task-id="152"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> - The constraint that for NW Adapter, the packet length is aligned with the egress link width, is to be relaxed.</li><li class="checked" data-inline-task-id="153"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> - Only valid portion of the data fields to be checked depending on the byte enables set. </li><li class="checked" data-inline-task-id="154"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> - Add a switch to check narrow beats suppression when the byte enables for narrow beats are all zeros.</li><li class="checked" data-inline-task-id="155"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> - Need to try out 1:4 or 4:1 either when the Randomizer tool is ready or before.</li><li class="checked" data-inline-task-id="156"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> - FV environment must generate variable packet lengths from 1 to max number of beats (Kmax) in the LPD, instead of Kmax beats every time. This should also cover the case where HDR-only single-beat packet is issued in HS-&gt;HS.</li><li class="checked" data-inline-task-id="157"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> - Protection logic to be verified once implemented in design.</li><li class="checked" data-inline-task-id="158"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> - Need to ensure (Cover property) if not already covered, that FIFO in DW Adapters are getting full resulting in back-pressure.</li><li class="checked" data-inline-task-id="159"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> - FIFO Depths should be set to any value among 0,1 and 2 and verified. Depths equals 0 and 1 especially will generate a different RTL.</li></ul>