// Seed: 4139314058
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    output tri id_3,
    input tri1 id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input tri id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    input wor id_12
);
  assign id_3 = 1;
  assign module_1.id_5 = 0;
endmodule
program module_1 #(
    parameter id_2 = 32'd17,
    parameter id_3 = 32'd97,
    parameter id_6 = 32'd71
) (
    input tri1 id_0,
    input wand id_1,
    input supply1 _id_2
    , id_10 = 1,
    input tri1 _id_3,
    output wor id_4,
    output supply0 id_5,
    input wire _id_6,
    input tri0 id_7,
    input tri1 id_8
);
  logic [7:0][1 'b0 : 1] id_11;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_5,
      id_7,
      id_7,
      id_1,
      id_7,
      id_7,
      id_0,
      id_0,
      id_8,
      id_7
  );
  assign id_11[""][id_3&&{id_2} : id_6] = id_11;
endprogram
