Configuration
-------------
buffers:
   eff addr: 4
    fp adds: 3
    fp muls: 1
       ints: 1
    reorder: 5

latencies:
   fp add: 2
   fp sub: 2
   fp mul: 5
   fp div: 10


                    Pipeline Simulation                    
-----------------------------------------------------------
                                      Memory Writes
     Instruction      Issues Executes  Read  Result Commits
--------------------- ------ -------- ------ ------ -------
add    x1,x1,x2            1   2 -  2             3       4
lw     x2,34(x1):1         2   4 -  4      5      6       7
lw     x2,35(x1):2         3   4 -  4      6      7       8
sw     x2,36(x1):1         4   5 -  5                     9
sw     x2,37(x1):1         5   6 -  6                    10
lw     x2,38(x1):1         6   7 -  7     11     12      13
sw     x2,39(x1):1         7   8 -  8                    14
add    x1,x1,x2            8  13 - 13            14      15
lw     x2,34(x1):1         9  15 - 15     16     17      18
lw     x2,35(x1):2        10  15 - 15     17     18      19
sw     x2,36(x1):1        13  15 - 15                    20
sw     x2,37(x1):1        14  15 - 15                    21
lw     x2,38(x1):1        16  17 - 17     22     23      24
sw     x2,39(x1):1        18  19 - 19                    25
lw     x1,33(x1):0        19  20 - 20     23     24      26
lw     x2,34(x1):1        20  25 - 25     26     27      28
add    x1,x2,x4           21  28 - 28            29      30
sub    x2,x1,x4           29  30 - 30            31      32
bne    x1,x2,Lstr         31  32 - 32                    33
add    x3,x2,x4           33  34 - 34            35      36
sub    x4,x1,x4           35  36 - 36            37      38
beq    x3,x4,Lstr         37  38 - 38                    39
sw     x3,39(x1):4        38  39 - 39                    40
sw     x4,40(x1):4        39  40 - 40                    41
flw    f0,41(x1):5        40  41 - 41     42     43      44
fadd.s f6,f8,f0           41  44 - 45            46      47
fsw    f6,41(x1):5        42  43 - 43                    48
fmul.s f0,f2,f4           43  44 - 48            49      50
fsw    f2,32(x2):0        44  45 - 45                    51
flw    f2,32(x2):0        45  46 - 46     52     53      54
fdiv.s f0,f0,f6           49  50 - 59            60      61
fadd.s f6,f8,f2           50  54 - 55            56      62
fmul.s f0,f4,f6           60  61 - 65            66      67
fsub.s f8,f6,f2           61  62 - 63            64      68
fadd.s f10,f0,f6          62  67 - 68            69      70
fadd.s f2,f4,f6           63  64 - 65            67      71
fadd.s f2,f0,f5           64  67 - 68            70      72
fsub.s f8,f1,f2           67  71 - 72            73      74
flw    f2,32(x2):0        68  69 - 69     70     71      75
fmul.s f0,f2,f4           70  72 - 76            77      78
fsw    f0,32(x2):0        71  72 - 72                    79
flw    f0,32(x1):1        72  73 - 73     74     75      80
fadd.s f6,f8,f2           74  75 - 76            78      81
fsw    f3,33(x1):2        75  76 - 76                    82
flw    f2,32(x2):3        78  79 - 79     80     81      83
fdiv.s f0,f0,f6           79  80 - 89            90      91
fadd.s f6,f8,f2           80  82 - 83            84      92
flw    f0,32(x2):0        81  82 - 82     83     85      93
fadd.s f4,f0,f2           82  86 - 87            88      94
fsw    f4,32(x1):2        83  84 - 84                    95
flw    f0,32(x1):3        91  92 - 92     93     94      96
fadd.s f4,f0,f2           92  95 - 96            97      98
fsw    f4,32(x1):4        93  94 - 94                    99
flw    f0,32(x1):5        94  95 - 95     96     98     100
fadd.s f4,f0,f2           95  99 -100           101     102
fmul.s f0,f4,f6           96 102 -106           107     108
fsub.s f8,f6,f2           98  99 -100           102     109
fadd.s f10,f0,f6          99 108 -109           110     111
fadd.s f2,f4,f6          101 102 -103           104     112
fadd.s f2,f0,f5          102 108 -109           111     113
fsub.s f8,f1,f2          108 112 -113           114     115
flw    f2,32(x2):0       109 110 -110    111    112     116


Delays
------
reorder buffer delays: 34
reservation station delays: 11
data memory conflict delays: 17
true dependence delays: 21
