# Generated by Yosys 0.17+33 (git sha1 0b1a1a576, gcc 11.2.0-19ubuntu1 -fPIC -Os)

.model inverter
.inputs in
.outputs out
.names $false
.names $true
1
.names $undef
.subckt INV I=$techmap2114$abc$2109$auto$blifparse.cc:515:parse_blif$2110.A O=$abc$2109$iopadmap$out
.subckt IBUF I=in O=$techmap2114$abc$2109$auto$blifparse.cc:515:parse_blif$2110.A
.subckt OBUF I=$abc$2109$iopadmap$out O=out
.end
