// Seed: 3256892632
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_6;
  assign id_2 = id_2;
  logic id_7, id_8 = |1;
  logic id_9, id_10 = 1;
  assign id_8 = id_8;
  assign id_4[1'd0] = id_8;
  logic id_11;
  logic id_12;
  type_22(
      1'b0, 1, 1, 1'b0
  );
  logic id_13, id_14;
  logic id_15;
  assign id_6 = id_14;
  logic id_16;
endmodule
