
canfilter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002784  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002968  08002968  00003968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029b0  080029b0  0000400c  2**0
                  CONTENTS
  4 .ARM          00000008  080029b0  080029b0  000039b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080029b8  080029b8  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029b8  080029b8  000039b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029bc  080029bc  000039bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080029c0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  080029cc  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  080029cc  000040cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000051d3  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001422  00000000  00000000  00009208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000580  00000000  00000000  0000a630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000404  00000000  00000000  0000abb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a274  00000000  00000000  0000afb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000068ae  00000000  00000000  00025228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000929e2  00000000  00000000  0002bad6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000be4b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000014e0  00000000  00000000  000be4fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000bf9dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08002950 	.word	0x08002950

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08002950 	.word	0x08002950

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295
 8000234:	f04f 30ff 	movne.w	r0, #4294967295
 8000238:	f000 b98c 	b.w	8000554 <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	9d08      	ldr	r5, [sp, #32]
 800025a:	468e      	mov	lr, r1
 800025c:	4604      	mov	r4, r0
 800025e:	4688      	mov	r8, r1
 8000260:	2b00      	cmp	r3, #0
 8000262:	d14a      	bne.n	80002fa <__udivmoddi4+0xa6>
 8000264:	428a      	cmp	r2, r1
 8000266:	4617      	mov	r7, r2
 8000268:	d962      	bls.n	8000330 <__udivmoddi4+0xdc>
 800026a:	fab2 f682 	clz	r6, r2
 800026e:	b14e      	cbz	r6, 8000284 <__udivmoddi4+0x30>
 8000270:	f1c6 0320 	rsb	r3, r6, #32
 8000274:	fa01 f806 	lsl.w	r8, r1, r6
 8000278:	fa20 f303 	lsr.w	r3, r0, r3
 800027c:	40b7      	lsls	r7, r6
 800027e:	ea43 0808 	orr.w	r8, r3, r8
 8000282:	40b4      	lsls	r4, r6
 8000284:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	fa1f fc87 	uxth.w	ip, r7
 8000290:	fb0e 8811 	mls	r8, lr, r1, r8
 8000294:	fb01 f20c 	mul.w	r2, r1, ip
 8000298:	0c23      	lsrs	r3, r4, #16
 800029a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800029e:	429a      	cmp	r2, r3
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0x62>
 80002a2:	18fb      	adds	r3, r7, r3
 80002a4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a8:	f080 80eb 	bcs.w	8000482 <__udivmoddi4+0x22e>
 80002ac:	429a      	cmp	r2, r3
 80002ae:	f240 80e8 	bls.w	8000482 <__udivmoddi4+0x22e>
 80002b2:	3902      	subs	r1, #2
 80002b4:	443b      	add	r3, r7
 80002b6:	1a9a      	subs	r2, r3, r2
 80002b8:	fbb2 f0fe 	udiv	r0, r2, lr
 80002bc:	fb0e 2210 	mls	r2, lr, r0, r2
 80002c0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c4:	b2a3      	uxth	r3, r4
 80002c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ca:	459c      	cmp	ip, r3
 80002cc:	d909      	bls.n	80002e2 <__udivmoddi4+0x8e>
 80002ce:	18fb      	adds	r3, r7, r3
 80002d0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d4:	f080 80d7 	bcs.w	8000486 <__udivmoddi4+0x232>
 80002d8:	459c      	cmp	ip, r3
 80002da:	f240 80d4 	bls.w	8000486 <__udivmoddi4+0x232>
 80002de:	443b      	add	r3, r7
 80002e0:	3802      	subs	r0, #2
 80002e2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e6:	2100      	movs	r1, #0
 80002e8:	eba3 030c 	sub.w	r3, r3, ip
 80002ec:	b11d      	cbz	r5, 80002f6 <__udivmoddi4+0xa2>
 80002ee:	2200      	movs	r2, #0
 80002f0:	40f3      	lsrs	r3, r6
 80002f2:	e9c5 3200 	strd	r3, r2, [r5]
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d905      	bls.n	800030a <__udivmoddi4+0xb6>
 80002fe:	b10d      	cbz	r5, 8000304 <__udivmoddi4+0xb0>
 8000300:	e9c5 0100 	strd	r0, r1, [r5]
 8000304:	2100      	movs	r1, #0
 8000306:	4608      	mov	r0, r1
 8000308:	e7f5      	b.n	80002f6 <__udivmoddi4+0xa2>
 800030a:	fab3 f183 	clz	r1, r3
 800030e:	2900      	cmp	r1, #0
 8000310:	d146      	bne.n	80003a0 <__udivmoddi4+0x14c>
 8000312:	4573      	cmp	r3, lr
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xc8>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 8108 	bhi.w	800052c <__udivmoddi4+0x2d8>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000322:	2001      	movs	r0, #1
 8000324:	4690      	mov	r8, r2
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e5      	beq.n	80002f6 <__udivmoddi4+0xa2>
 800032a:	e9c5 4800 	strd	r4, r8, [r5]
 800032e:	e7e2      	b.n	80002f6 <__udivmoddi4+0xa2>
 8000330:	2a00      	cmp	r2, #0
 8000332:	f000 8091 	beq.w	8000458 <__udivmoddi4+0x204>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	2e00      	cmp	r6, #0
 800033c:	f040 80a5 	bne.w	800048a <__udivmoddi4+0x236>
 8000340:	1a8a      	subs	r2, r1, r2
 8000342:	2101      	movs	r1, #1
 8000344:	0c03      	lsrs	r3, r0, #16
 8000346:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034a:	b280      	uxth	r0, r0
 800034c:	b2bc      	uxth	r4, r7
 800034e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000352:	fb0e 221c 	mls	r2, lr, ip, r2
 8000356:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800035a:	fb04 f20c 	mul.w	r2, r4, ip
 800035e:	429a      	cmp	r2, r3
 8000360:	d907      	bls.n	8000372 <__udivmoddi4+0x11e>
 8000362:	18fb      	adds	r3, r7, r3
 8000364:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000368:	d202      	bcs.n	8000370 <__udivmoddi4+0x11c>
 800036a:	429a      	cmp	r2, r3
 800036c:	f200 80e3 	bhi.w	8000536 <__udivmoddi4+0x2e2>
 8000370:	46c4      	mov	ip, r8
 8000372:	1a9b      	subs	r3, r3, r2
 8000374:	fbb3 f2fe 	udiv	r2, r3, lr
 8000378:	fb0e 3312 	mls	r3, lr, r2, r3
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000384:	429c      	cmp	r4, r3
 8000386:	d907      	bls.n	8000398 <__udivmoddi4+0x144>
 8000388:	18fb      	adds	r3, r7, r3
 800038a:	f102 30ff 	add.w	r0, r2, #4294967295
 800038e:	d202      	bcs.n	8000396 <__udivmoddi4+0x142>
 8000390:	429c      	cmp	r4, r3
 8000392:	f200 80cd 	bhi.w	8000530 <__udivmoddi4+0x2dc>
 8000396:	4602      	mov	r2, r0
 8000398:	1b1b      	subs	r3, r3, r4
 800039a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039e:	e7a5      	b.n	80002ec <__udivmoddi4+0x98>
 80003a0:	f1c1 0620 	rsb	r6, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 f706 	lsr.w	r7, r2, r6
 80003aa:	431f      	orrs	r7, r3
 80003ac:	fa2e fa06 	lsr.w	sl, lr, r6
 80003b0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b4:	fbba f8f9 	udiv	r8, sl, r9
 80003b8:	fa0e fe01 	lsl.w	lr, lr, r1
 80003bc:	fa20 f306 	lsr.w	r3, r0, r6
 80003c0:	fb09 aa18 	mls	sl, r9, r8, sl
 80003c4:	fa1f fc87 	uxth.w	ip, r7
 80003c8:	ea43 030e 	orr.w	r3, r3, lr
 80003cc:	fa00 fe01 	lsl.w	lr, r0, r1
 80003d0:	fb08 f00c 	mul.w	r0, r8, ip
 80003d4:	0c1c      	lsrs	r4, r3, #16
 80003d6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003da:	42a0      	cmp	r0, r4
 80003dc:	fa02 f201 	lsl.w	r2, r2, r1
 80003e0:	d90a      	bls.n	80003f8 <__udivmoddi4+0x1a4>
 80003e2:	193c      	adds	r4, r7, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 809e 	bcs.w	8000528 <__udivmoddi4+0x2d4>
 80003ec:	42a0      	cmp	r0, r4
 80003ee:	f240 809b 	bls.w	8000528 <__udivmoddi4+0x2d4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	443c      	add	r4, r7
 80003f8:	1a24      	subs	r4, r4, r0
 80003fa:	b298      	uxth	r0, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800040c:	45a4      	cmp	ip, r4
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x1d0>
 8000410:	193c      	adds	r4, r7, r4
 8000412:	f103 30ff 	add.w	r0, r3, #4294967295
 8000416:	f080 8085 	bcs.w	8000524 <__udivmoddi4+0x2d0>
 800041a:	45a4      	cmp	ip, r4
 800041c:	f240 8082 	bls.w	8000524 <__udivmoddi4+0x2d0>
 8000420:	3b02      	subs	r3, #2
 8000422:	443c      	add	r4, r7
 8000424:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000428:	eba4 040c 	sub.w	r4, r4, ip
 800042c:	fba0 8c02 	umull	r8, ip, r0, r2
 8000430:	4564      	cmp	r4, ip
 8000432:	4643      	mov	r3, r8
 8000434:	46e1      	mov	r9, ip
 8000436:	d364      	bcc.n	8000502 <__udivmoddi4+0x2ae>
 8000438:	d061      	beq.n	80004fe <__udivmoddi4+0x2aa>
 800043a:	b15d      	cbz	r5, 8000454 <__udivmoddi4+0x200>
 800043c:	ebbe 0203 	subs.w	r2, lr, r3
 8000440:	eb64 0409 	sbc.w	r4, r4, r9
 8000444:	fa04 f606 	lsl.w	r6, r4, r6
 8000448:	fa22 f301 	lsr.w	r3, r2, r1
 800044c:	431e      	orrs	r6, r3
 800044e:	40cc      	lsrs	r4, r1
 8000450:	e9c5 6400 	strd	r6, r4, [r5]
 8000454:	2100      	movs	r1, #0
 8000456:	e74e      	b.n	80002f6 <__udivmoddi4+0xa2>
 8000458:	fbb1 fcf2 	udiv	ip, r1, r2
 800045c:	0c01      	lsrs	r1, r0, #16
 800045e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000462:	b280      	uxth	r0, r0
 8000464:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000468:	463b      	mov	r3, r7
 800046a:	fbb1 f1f7 	udiv	r1, r1, r7
 800046e:	4638      	mov	r0, r7
 8000470:	463c      	mov	r4, r7
 8000472:	46b8      	mov	r8, r7
 8000474:	46be      	mov	lr, r7
 8000476:	2620      	movs	r6, #32
 8000478:	eba2 0208 	sub.w	r2, r2, r8
 800047c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000480:	e765      	b.n	800034e <__udivmoddi4+0xfa>
 8000482:	4601      	mov	r1, r0
 8000484:	e717      	b.n	80002b6 <__udivmoddi4+0x62>
 8000486:	4610      	mov	r0, r2
 8000488:	e72b      	b.n	80002e2 <__udivmoddi4+0x8e>
 800048a:	f1c6 0120 	rsb	r1, r6, #32
 800048e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000492:	40b7      	lsls	r7, r6
 8000494:	fa0e fe06 	lsl.w	lr, lr, r6
 8000498:	fa20 f101 	lsr.w	r1, r0, r1
 800049c:	ea41 010e 	orr.w	r1, r1, lr
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	fbbc f8fe 	udiv	r8, ip, lr
 80004a8:	b2bc      	uxth	r4, r7
 80004aa:	fb0e cc18 	mls	ip, lr, r8, ip
 80004ae:	fb08 f904 	mul.w	r9, r8, r4
 80004b2:	0c0a      	lsrs	r2, r1, #16
 80004b4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80004b8:	40b0      	lsls	r0, r6
 80004ba:	4591      	cmp	r9, r2
 80004bc:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c0:	b280      	uxth	r0, r0
 80004c2:	d93e      	bls.n	8000542 <__udivmoddi4+0x2ee>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f108 3cff 	add.w	ip, r8, #4294967295
 80004ca:	d201      	bcs.n	80004d0 <__udivmoddi4+0x27c>
 80004cc:	4591      	cmp	r9, r2
 80004ce:	d81f      	bhi.n	8000510 <__udivmoddi4+0x2bc>
 80004d0:	eba2 0209 	sub.w	r2, r2, r9
 80004d4:	fbb2 f9fe 	udiv	r9, r2, lr
 80004d8:	fb09 f804 	mul.w	r8, r9, r4
 80004dc:	fb0e 2a19 	mls	sl, lr, r9, r2
 80004e0:	b28a      	uxth	r2, r1
 80004e2:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 80004e6:	4542      	cmp	r2, r8
 80004e8:	d229      	bcs.n	800053e <__udivmoddi4+0x2ea>
 80004ea:	18ba      	adds	r2, r7, r2
 80004ec:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f0:	d2c2      	bcs.n	8000478 <__udivmoddi4+0x224>
 80004f2:	4542      	cmp	r2, r8
 80004f4:	d2c0      	bcs.n	8000478 <__udivmoddi4+0x224>
 80004f6:	f1a9 0102 	sub.w	r1, r9, #2
 80004fa:	443a      	add	r2, r7
 80004fc:	e7bc      	b.n	8000478 <__udivmoddi4+0x224>
 80004fe:	45c6      	cmp	lr, r8
 8000500:	d29b      	bcs.n	800043a <__udivmoddi4+0x1e6>
 8000502:	ebb8 0302 	subs.w	r3, r8, r2
 8000506:	eb6c 0c07 	sbc.w	ip, ip, r7
 800050a:	3801      	subs	r0, #1
 800050c:	46e1      	mov	r9, ip
 800050e:	e794      	b.n	800043a <__udivmoddi4+0x1e6>
 8000510:	eba7 0909 	sub.w	r9, r7, r9
 8000514:	444a      	add	r2, r9
 8000516:	fbb2 f9fe 	udiv	r9, r2, lr
 800051a:	f1a8 0c02 	sub.w	ip, r8, #2
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7db      	b.n	80004dc <__udivmoddi4+0x288>
 8000524:	4603      	mov	r3, r0
 8000526:	e77d      	b.n	8000424 <__udivmoddi4+0x1d0>
 8000528:	46d0      	mov	r8, sl
 800052a:	e765      	b.n	80003f8 <__udivmoddi4+0x1a4>
 800052c:	4608      	mov	r0, r1
 800052e:	e6fa      	b.n	8000326 <__udivmoddi4+0xd2>
 8000530:	443b      	add	r3, r7
 8000532:	3a02      	subs	r2, #2
 8000534:	e730      	b.n	8000398 <__udivmoddi4+0x144>
 8000536:	f1ac 0c02 	sub.w	ip, ip, #2
 800053a:	443b      	add	r3, r7
 800053c:	e719      	b.n	8000372 <__udivmoddi4+0x11e>
 800053e:	4649      	mov	r1, r9
 8000540:	e79a      	b.n	8000478 <__udivmoddi4+0x224>
 8000542:	eba2 0209 	sub.w	r2, r2, r9
 8000546:	fbb2 f9fe 	udiv	r9, r2, lr
 800054a:	46c4      	mov	ip, r8
 800054c:	fb09 f804 	mul.w	r8, r9, r4
 8000550:	e7c4      	b.n	80004dc <__udivmoddi4+0x288>
 8000552:	bf00      	nop

08000554 <__aeabi_idiv0>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <is_blocked_can1_to_can2>:

// Block list for CAN1 -> CAN2 (do not include ids that need to be modified) From CAR TO SYNC
const uint16_t blocklist_can1_to_can2[] = {0x998, 0x999}; // Example IDs
const size_t blocklist_can1_to_can2_count = sizeof(blocklist_can1_to_can2)/sizeof(blocklist_can1_to_can2[0]);

int is_blocked_can1_to_can2(uint16_t id) {
 8000558:	b480      	push	{r7}
 800055a:	b085      	sub	sp, #20
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	80fb      	strh	r3, [r7, #6]
    for (size_t i = 0; i < blocklist_can1_to_can2_count; ++i) {
 8000562:	2300      	movs	r3, #0
 8000564:	60fb      	str	r3, [r7, #12]
 8000566:	e00b      	b.n	8000580 <is_blocked_can1_to_can2+0x28>
        if (blocklist_can1_to_can2[i] == id) {
 8000568:	4a0a      	ldr	r2, [pc, #40]	@ (8000594 <is_blocked_can1_to_can2+0x3c>)
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000570:	88fa      	ldrh	r2, [r7, #6]
 8000572:	429a      	cmp	r2, r3
 8000574:	d101      	bne.n	800057a <is_blocked_can1_to_can2+0x22>
            return 1;
 8000576:	2301      	movs	r3, #1
 8000578:	e007      	b.n	800058a <is_blocked_can1_to_can2+0x32>
    for (size_t i = 0; i < blocklist_can1_to_can2_count; ++i) {
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	3301      	adds	r3, #1
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	2202      	movs	r2, #2
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	4293      	cmp	r3, r2
 8000586:	d3ef      	bcc.n	8000568 <is_blocked_can1_to_can2+0x10>
        }
    }
    return 0;
 8000588:	2300      	movs	r3, #0
}
 800058a:	4618      	mov	r0, r3
 800058c:	3714      	adds	r7, #20
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	08002998 	.word	0x08002998

08000598 <is_blocked_can2_to_can1>:

// Block list for CAN2 -> CAN1 (do not include ids that need to be modified) From SYNC TO CAR
const uint16_t blocklist_can2_to_can1[] = {0x998, 0x999}; // Example IDs
const size_t blocklist_can2_to_can1_count = sizeof(blocklist_can2_to_can1)/sizeof(blocklist_can2_to_can1[0]);

int is_blocked_can2_to_can1(uint16_t id) {
 8000598:	b480      	push	{r7}
 800059a:	b085      	sub	sp, #20
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	80fb      	strh	r3, [r7, #6]
    for (size_t i = 0; i < blocklist_can2_to_can1_count; ++i) {
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]
 80005a6:	e00b      	b.n	80005c0 <is_blocked_can2_to_can1+0x28>
        if (blocklist_can2_to_can1[i] == id) {
 80005a8:	4a0a      	ldr	r2, [pc, #40]	@ (80005d4 <is_blocked_can2_to_can1+0x3c>)
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005b0:	88fa      	ldrh	r2, [r7, #6]
 80005b2:	429a      	cmp	r2, r3
 80005b4:	d101      	bne.n	80005ba <is_blocked_can2_to_can1+0x22>
            return 1;
 80005b6:	2301      	movs	r3, #1
 80005b8:	e007      	b.n	80005ca <is_blocked_can2_to_can1+0x32>
    for (size_t i = 0; i < blocklist_can2_to_can1_count; ++i) {
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	3301      	adds	r3, #1
 80005be:	60fb      	str	r3, [r7, #12]
 80005c0:	2202      	movs	r2, #2
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	4293      	cmp	r3, r2
 80005c6:	d3ef      	bcc.n	80005a8 <is_blocked_can2_to_can1+0x10>
        }
    }
    return 0;
 80005c8:	2300      	movs	r3, #0
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	0800299c 	.word	0x0800299c

080005d8 <canloop>:
void sendACCstate(CAN_HandleTypeDef *can2);
void sendIGNstate(CAN_HandleTypeDef *can2);
void sendGear(CAN_HandleTypeDef *can2);
/* USER CODE END PFP */

void canloop(CAN_HandleTypeDef *can1, CAN_HandleTypeDef *can2) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	6039      	str	r1, [r7, #0]
    while (1) {
        // Receive Message from Can1 & send to CAN2:
        if (HAL_CAN_GetRxFifoFillLevel(can1, CAN_RX_FIFO0) != 0) {
 80005e2:	2100      	movs	r1, #0
 80005e4:	6878      	ldr	r0, [r7, #4]
 80005e6:	f001 f9ce 	bl	8001986 <HAL_CAN_GetRxFifoFillLevel>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d0f8      	beq.n	80005e2 <canloop+0xa>
            if (HAL_CAN_GetRxMessage(can1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 80005f0:	4b31      	ldr	r3, [pc, #196]	@ (80006b8 <canloop+0xe0>)
 80005f2:	4a32      	ldr	r2, [pc, #200]	@ (80006bc <canloop+0xe4>)
 80005f4:	2100      	movs	r1, #0
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f001 f8b4 	bl	8001764 <HAL_CAN_GetRxMessage>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <canloop+0x2e>
                /* Reception Error */
                Error_Handler();
 8000602:	f000 fb7b 	bl	8000cfc <Error_Handler>
            }
	    // ID check goes here:
            if (!is_blocked_can1_to_can2(RxHeader.StdId)) {
 8000606:	4b2d      	ldr	r3, [pc, #180]	@ (80006bc <canloop+0xe4>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	b29b      	uxth	r3, r3
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff ffa3 	bl	8000558 <is_blocked_can1_to_can2>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d117      	bne.n	8000648 <canloop+0x70>
            	copyData(can1, can2); // From CAN1 to CAN2
 8000618:	6839      	ldr	r1, [r7, #0]
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f000 f856 	bl	80006cc <copyData>
                if (HAL_CAN_GetTxMailboxesFreeLevel(can2) != 0) {
 8000620:	6838      	ldr	r0, [r7, #0]
 8000622:	f001 f86b 	bl	80016fc <HAL_CAN_GetTxMailboxesFreeLevel>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d00d      	beq.n	8000648 <canloop+0x70>
                    if (HAL_CAN_AddTxMessage(can2, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 800062c:	4b24      	ldr	r3, [pc, #144]	@ (80006c0 <canloop+0xe8>)
 800062e:	4a25      	ldr	r2, [pc, #148]	@ (80006c4 <canloop+0xec>)
 8000630:	4925      	ldr	r1, [pc, #148]	@ (80006c8 <canloop+0xf0>)
 8000632:	6838      	ldr	r0, [r7, #0]
 8000634:	f000 ff88 	bl	8001548 <HAL_CAN_AddTxMessage>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d004      	beq.n	8000648 <canloop+0x70>
                        // Transmission Error
                        HAL_CAN_ResetError(can2);
 800063e:	6838      	ldr	r0, [r7, #0]
 8000640:	f001 f9c8 	bl	80019d4 <HAL_CAN_ResetError>
                        Error_Handler();
 8000644:	f000 fb5a 	bl	8000cfc <Error_Handler>
                    }
            }
        }
        // Do same on Can2:
        if (HAL_CAN_GetRxFifoFillLevel(can2, CAN_RX_FIFO1) != 0) {
 8000648:	2101      	movs	r1, #1
 800064a:	6838      	ldr	r0, [r7, #0]
 800064c:	f001 f99b 	bl	8001986 <HAL_CAN_GetRxFifoFillLevel>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d0c5      	beq.n	80005e2 <canloop+0xa>
            if (HAL_CAN_GetRxMessage(can2, CAN_RX_FIFO1, &RxHeader, RxData) != HAL_OK) {
 8000656:	4b18      	ldr	r3, [pc, #96]	@ (80006b8 <canloop+0xe0>)
 8000658:	4a18      	ldr	r2, [pc, #96]	@ (80006bc <canloop+0xe4>)
 800065a:	2101      	movs	r1, #1
 800065c:	6838      	ldr	r0, [r7, #0]
 800065e:	f001 f881 	bl	8001764 <HAL_CAN_GetRxMessage>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <canloop+0x94>
                /* Reception Error */
                Error_Handler();
 8000668:	f000 fb48 	bl	8000cfc <Error_Handler>
            }
            // ID check goes here:
            if (!is_blocked_can2_to_can1(RxHeader.StdId)) {
 800066c:	4b13      	ldr	r3, [pc, #76]	@ (80006bc <canloop+0xe4>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	b29b      	uxth	r3, r3
 8000672:	4618      	mov	r0, r3
 8000674:	f7ff ff90 	bl	8000598 <is_blocked_can2_to_can1>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d117      	bne.n	80006ae <canloop+0xd6>
            	copyData(can2, can1); // From CAN2 to CAN1
 800067e:	6879      	ldr	r1, [r7, #4]
 8000680:	6838      	ldr	r0, [r7, #0]
 8000682:	f000 f823 	bl	80006cc <copyData>
                if (HAL_CAN_GetTxMailboxesFreeLevel(can1) != 0) {
 8000686:	6878      	ldr	r0, [r7, #4]
 8000688:	f001 f838 	bl	80016fc <HAL_CAN_GetTxMailboxesFreeLevel>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d00d      	beq.n	80006ae <canloop+0xd6>
                    if (HAL_CAN_AddTxMessage(can1, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8000692:	4b0b      	ldr	r3, [pc, #44]	@ (80006c0 <canloop+0xe8>)
 8000694:	4a0b      	ldr	r2, [pc, #44]	@ (80006c4 <canloop+0xec>)
 8000696:	490c      	ldr	r1, [pc, #48]	@ (80006c8 <canloop+0xf0>)
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f000 ff55 	bl	8001548 <HAL_CAN_AddTxMessage>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d004      	beq.n	80006ae <canloop+0xd6>
                        // Transmission Error
                        HAL_CAN_ResetError(can1);
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f001 f995 	bl	80019d4 <HAL_CAN_ResetError>
                        Error_Handler();
 80006aa:	f000 fb27 	bl	8000cfc <Error_Handler>
                    }
            }
        }
        HAL_Delay(1); // Prevent 100% CPU usage
 80006ae:	2001      	movs	r0, #1
 80006b0:	f000 fd06 	bl	80010c0 <HAL_Delay>
        if (HAL_CAN_GetRxFifoFillLevel(can1, CAN_RX_FIFO0) != 0) {
 80006b4:	e795      	b.n	80005e2 <canloop+0xa>
 80006b6:	bf00      	nop
 80006b8:	20000068 	.word	0x20000068
 80006bc:	2000004c 	.word	0x2000004c
 80006c0:	20000048 	.word	0x20000048
 80006c4:	20000040 	.word	0x20000040
 80006c8:	20000028 	.word	0x20000028

080006cc <copyData>:
        }
     }
   }
}

void copyData(CAN_HandleTypeDef *can1, CAN_HandleTypeDef *can2) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	6039      	str	r1, [r7, #0]
    memcpy(TxData, RxData, 8);
 80006d6:	4b10      	ldr	r3, [pc, #64]	@ (8000718 <copyData+0x4c>)
 80006d8:	4a10      	ldr	r2, [pc, #64]	@ (800071c <copyData+0x50>)
 80006da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006de:	e883 0003 	stmia.w	r3, {r0, r1}
    TxHeader.DLC = RxHeader.DLC;
 80006e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <copyData+0x54>)
 80006e4:	691b      	ldr	r3, [r3, #16]
 80006e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000724 <copyData+0x58>)
 80006e8:	6113      	str	r3, [r2, #16]
    TxHeader.StdId = RxHeader.StdId;
 80006ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <copyData+0x54>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a0d      	ldr	r2, [pc, #52]	@ (8000724 <copyData+0x58>)
 80006f0:	6013      	str	r3, [r2, #0]
    TxHeader.RTR = CAN_RTR_DATA;
 80006f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000724 <copyData+0x58>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
    TxHeader.IDE = CAN_ID_STD;
 80006f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000724 <copyData+0x58>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
    filtercan(RxHeader.StdId, TxData, can1, can2);
 80006fe:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <copyData+0x54>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4618      	mov	r0, r3
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	4903      	ldr	r1, [pc, #12]	@ (8000718 <copyData+0x4c>)
 800070a:	f000 f80d 	bl	8000728 <filtercan>
}
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000040 	.word	0x20000040
 800071c:	20000068 	.word	0x20000068
 8000720:	2000004c 	.word	0x2000004c
 8000724:	20000028 	.word	0x20000028

08000728 <filtercan>:

void filtercan(int airbid, uint8_t data[8], CAN_HandleTypeDef *can1, CAN_HandleTypeDef *can2) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af00      	add	r7, sp, #0
 800072e:	60f8      	str	r0, [r7, #12]
 8000730:	60b9      	str	r1, [r7, #8]
 8000732:	607a      	str	r2, [r7, #4]
 8000734:	603b      	str	r3, [r7, #0]
    if (airbid == 0x3E9) {
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800073c:	4293      	cmp	r3, r2
 800073e:	d143      	bne.n	80007c8 <filtercan+0xa0>
	//Gear Position
        uint8_t d0 = data[0];
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	757b      	strb	r3, [r7, #21]
        gear = (d0 >> 4) & 0x0F; // Upper nibble
 8000746:	7d7b      	ldrb	r3, [r7, #21]
 8000748:	091b      	lsrs	r3, r3, #4
 800074a:	b2da      	uxtb	r2, r3
 800074c:	4b2a      	ldr	r3, [pc, #168]	@ (80007f8 <filtercan+0xd0>)
 800074e:	701a      	strb	r2, [r3, #0]
	if(gear > 3) gear = 0;
 8000750:	4b29      	ldr	r3, [pc, #164]	@ (80007f8 <filtercan+0xd0>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b03      	cmp	r3, #3
 8000756:	d902      	bls.n	800075e <filtercan+0x36>
 8000758:	4b27      	ldr	r3, [pc, #156]	@ (80007f8 <filtercan+0xd0>)
 800075a:	2200      	movs	r2, #0
 800075c:	701a      	strb	r2, [r3, #0]
        switch (gear) {
 800075e:	4b26      	ldr	r3, [pc, #152]	@ (80007f8 <filtercan+0xd0>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b03      	cmp	r3, #3
 8000764:	d826      	bhi.n	80007b4 <filtercan+0x8c>
 8000766:	a201      	add	r2, pc, #4	@ (adr r2, 800076c <filtercan+0x44>)
 8000768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800076c:	0800077d 	.word	0x0800077d
 8000770:	0800078b 	.word	0x0800078b
 8000774:	08000799 	.word	0x08000799
 8000778:	080007a7 	.word	0x080007a7
            case 0:
                msg023b4 = 0x61;
 800077c:	4b1f      	ldr	r3, [pc, #124]	@ (80007fc <filtercan+0xd4>)
 800077e:	2261      	movs	r2, #97	@ 0x61
 8000780:	701a      	strb	r2, [r3, #0]
                msg023b7 = 0x08;
 8000782:	4b1f      	ldr	r3, [pc, #124]	@ (8000800 <filtercan+0xd8>)
 8000784:	2208      	movs	r2, #8
 8000786:	701a      	strb	r2, [r3, #0]
                break;
 8000788:	e01b      	b.n	80007c2 <filtercan+0x9a>
            case 1:
                msg023b4 = 0x63;
 800078a:	4b1c      	ldr	r3, [pc, #112]	@ (80007fc <filtercan+0xd4>)
 800078c:	2263      	movs	r2, #99	@ 0x63
 800078e:	701a      	strb	r2, [r3, #0]
                msg023b7 = 0x09;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <filtercan+0xd8>)
 8000792:	2209      	movs	r2, #9
 8000794:	701a      	strb	r2, [r3, #0]
                break;
 8000796:	e014      	b.n	80007c2 <filtercan+0x9a>
            case 2:
                msg023b4 = 0x65;
 8000798:	4b18      	ldr	r3, [pc, #96]	@ (80007fc <filtercan+0xd4>)
 800079a:	2265      	movs	r2, #101	@ 0x65
 800079c:	701a      	strb	r2, [r3, #0]
                msg023b7 = 0x0a;
 800079e:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <filtercan+0xd8>)
 80007a0:	220a      	movs	r2, #10
 80007a2:	701a      	strb	r2, [r3, #0]
                break;
 80007a4:	e00d      	b.n	80007c2 <filtercan+0x9a>
            case 3:
                msg023b4 = 0x67;
 80007a6:	4b15      	ldr	r3, [pc, #84]	@ (80007fc <filtercan+0xd4>)
 80007a8:	2267      	movs	r2, #103	@ 0x67
 80007aa:	701a      	strb	r2, [r3, #0]
                msg023b7 = 0x0b;
 80007ac:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <filtercan+0xd8>)
 80007ae:	220b      	movs	r2, #11
 80007b0:	701a      	strb	r2, [r3, #0]
                break;
 80007b2:	e006      	b.n	80007c2 <filtercan+0x9a>
            default:
                msg023b4 = 0x61;
 80007b4:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <filtercan+0xd4>)
 80007b6:	2261      	movs	r2, #97	@ 0x61
 80007b8:	701a      	strb	r2, [r3, #0]
                msg023b7 = 0x08;
 80007ba:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <filtercan+0xd8>)
 80007bc:	2208      	movs	r2, #8
 80007be:	701a      	strb	r2, [r3, #0]
                break;
 80007c0:	bf00      	nop
        }
        sendGear(can2);
 80007c2:	6838      	ldr	r0, [r7, #0]
 80007c4:	f000 f886 	bl	80008d4 <sendGear>
    }
    if (airbid == 0x353) {
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	f240 3253 	movw	r2, #851	@ 0x353
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d10e      	bne.n	80007f0 <filtercan+0xc8>
	//Temperature Corection Code
        // Add 30 to data[4], handle overflow
        uint16_t val = (uint16_t)data[4] + 30;
 80007d2:	68bb      	ldr	r3, [r7, #8]
 80007d4:	3304      	adds	r3, #4
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	331e      	adds	r3, #30
 80007da:	82fb      	strh	r3, [r7, #22]
        if (val > 0xFF) val = 0xFF; // Clamp to 255 if overflow
 80007dc:	8afb      	ldrh	r3, [r7, #22]
 80007de:	2bff      	cmp	r3, #255	@ 0xff
 80007e0:	d901      	bls.n	80007e6 <filtercan+0xbe>
 80007e2:	23ff      	movs	r3, #255	@ 0xff
 80007e4:	82fb      	strh	r3, [r7, #22]
        data[4] = (uint8_t)val;
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	3304      	adds	r3, #4
 80007ea:	8afa      	ldrh	r2, [r7, #22]
 80007ec:	b2d2      	uxtb	r2, r2
 80007ee:	701a      	strb	r2, [r3, #0]
    }
    if (airbid == 0x545) {
        // Placeholder for future processing
    }
}
 80007f0:	bf00      	nop
 80007f2:	3718      	adds	r7, #24
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000070 	.word	0x20000070
 80007fc:	20000071 	.word	0x20000071
 8000800:	20000072 	.word	0x20000072

08000804 <sendACCstate>:

void sendACCstate(CAN_HandleTypeDef *can2) {
 8000804:	b580      	push	{r7, lr}
 8000806:	b08c      	sub	sp, #48	@ 0x30
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
    CAN_TxHeaderTypeDef txHeader;
    uint8_t txData[8] = {0xa4, 0xc3, 0x83, 0x3a, 0x04, 0x81, 0x00, 0x00};
 800080c:	4a16      	ldr	r2, [pc, #88]	@ (8000868 <sendACCstate+0x64>)
 800080e:	f107 0310 	add.w	r3, r7, #16
 8000812:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000816:	e883 0003 	stmia.w	r3, {r0, r1}
    uint32_t txMailbox;

    txHeader.StdId = 0x310;           // Set CAN ID to 0x310
 800081a:	f44f 7344 	mov.w	r3, #784	@ 0x310
 800081e:	61bb      	str	r3, [r7, #24]
    txHeader.ExtId = 0x00;            // Not used for standard ID
 8000820:	2300      	movs	r3, #0
 8000822:	61fb      	str	r3, [r7, #28]
    txHeader.IDE = CAN_ID_STD;        // Use standard identifier
 8000824:	2300      	movs	r3, #0
 8000826:	623b      	str	r3, [r7, #32]
    txHeader.RTR = CAN_RTR_DATA;      // Data frame
 8000828:	2300      	movs	r3, #0
 800082a:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.DLC = 8;                 // 8 data bytes
 800082c:	2308      	movs	r3, #8
 800082e:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.TransmitGlobalTime = DISABLE; // Optional, depending on HAL version
 8000830:	2300      	movs	r3, #0
 8000832:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    if (HAL_CAN_GetTxMailboxesFreeLevel(can2) != 0) {
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f000 ff60 	bl	80016fc <HAL_CAN_GetTxMailboxesFreeLevel>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d00e      	beq.n	8000860 <sendACCstate+0x5c>
        if (HAL_CAN_AddTxMessage(can2, &txHeader, txData, &txMailbox) != HAL_OK) {
 8000842:	f107 030c 	add.w	r3, r7, #12
 8000846:	f107 0210 	add.w	r2, r7, #16
 800084a:	f107 0118 	add.w	r1, r7, #24
 800084e:	6878      	ldr	r0, [r7, #4]
 8000850:	f000 fe7a 	bl	8001548 <HAL_CAN_AddTxMessage>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d002      	beq.n	8000860 <sendACCstate+0x5c>
            // Handle transmission error
            HAL_CAN_ResetError(can2);
 800085a:	6878      	ldr	r0, [r7, #4]
 800085c:	f001 f8ba 	bl	80019d4 <HAL_CAN_ResetError>
            // Optionally call Error_Handler();
        }
    }
}
 8000860:	bf00      	nop
 8000862:	3730      	adds	r7, #48	@ 0x30
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	08002968 	.word	0x08002968

0800086c <sendIGNstate>:

void sendIGNstate(CAN_HandleTypeDef *can2) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b08c      	sub	sp, #48	@ 0x30
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
    CAN_TxHeaderTypeDef txHeader;
    uint8_t txData[8] = {0xa6, 0xc3, 0x13, 0x40, 0x06, 0xc1, 0x00, 0x00};
 8000874:	4a16      	ldr	r2, [pc, #88]	@ (80008d0 <sendIGNstate+0x64>)
 8000876:	f107 0310 	add.w	r3, r7, #16
 800087a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800087e:	e883 0003 	stmia.w	r3, {r0, r1}
    uint32_t txMailbox;

    txHeader.StdId = 0x310;           // Set CAN ID to 0x310
 8000882:	f44f 7344 	mov.w	r3, #784	@ 0x310
 8000886:	61bb      	str	r3, [r7, #24]
    txHeader.ExtId = 0x00;            // Not used for standard ID
 8000888:	2300      	movs	r3, #0
 800088a:	61fb      	str	r3, [r7, #28]
    txHeader.IDE = CAN_ID_STD;        // Use standard identifier
 800088c:	2300      	movs	r3, #0
 800088e:	623b      	str	r3, [r7, #32]
    txHeader.RTR = CAN_RTR_DATA;      // Data frame
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.DLC = 8;                 // 8 data bytes
 8000894:	2308      	movs	r3, #8
 8000896:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.TransmitGlobalTime = DISABLE; // Optional, depending on HAL version
 8000898:	2300      	movs	r3, #0
 800089a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    if (HAL_CAN_GetTxMailboxesFreeLevel(can2) != 0) {
 800089e:	6878      	ldr	r0, [r7, #4]
 80008a0:	f000 ff2c 	bl	80016fc <HAL_CAN_GetTxMailboxesFreeLevel>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d00e      	beq.n	80008c8 <sendIGNstate+0x5c>
        if (HAL_CAN_AddTxMessage(can2, &txHeader, txData, &txMailbox) != HAL_OK) {
 80008aa:	f107 030c 	add.w	r3, r7, #12
 80008ae:	f107 0210 	add.w	r2, r7, #16
 80008b2:	f107 0118 	add.w	r1, r7, #24
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f000 fe46 	bl	8001548 <HAL_CAN_AddTxMessage>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d002      	beq.n	80008c8 <sendIGNstate+0x5c>
            // Handle transmission error
            HAL_CAN_ResetError(can2);
 80008c2:	6878      	ldr	r0, [r7, #4]
 80008c4:	f001 f886 	bl	80019d4 <HAL_CAN_ResetError>
            // Optionally call Error_Handler();
        }
    }
}
 80008c8:	bf00      	nop
 80008ca:	3730      	adds	r7, #48	@ 0x30
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	08002970 	.word	0x08002970

080008d4 <sendGear>:

void sendGear(CAN_HandleTypeDef *can2) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08c      	sub	sp, #48	@ 0x30
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
    CAN_TxHeaderTypeDef txHeader;
    uint8_t txData[8] = {0x01, 0x00, 0x03, 0x30, msg023b4, 0x10, 0x4A, msg023b7};
 80008dc:	2301      	movs	r3, #1
 80008de:	743b      	strb	r3, [r7, #16]
 80008e0:	2300      	movs	r3, #0
 80008e2:	747b      	strb	r3, [r7, #17]
 80008e4:	2303      	movs	r3, #3
 80008e6:	74bb      	strb	r3, [r7, #18]
 80008e8:	2330      	movs	r3, #48	@ 0x30
 80008ea:	74fb      	strb	r3, [r7, #19]
 80008ec:	4b17      	ldr	r3, [pc, #92]	@ (800094c <sendGear+0x78>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	753b      	strb	r3, [r7, #20]
 80008f2:	2310      	movs	r3, #16
 80008f4:	757b      	strb	r3, [r7, #21]
 80008f6:	234a      	movs	r3, #74	@ 0x4a
 80008f8:	75bb      	strb	r3, [r7, #22]
 80008fa:	4b15      	ldr	r3, [pc, #84]	@ (8000950 <sendGear+0x7c>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	75fb      	strb	r3, [r7, #23]
    uint32_t txMailbox;

    txHeader.StdId = 0x023;            // Set CAN ID to 0x023
 8000900:	2323      	movs	r3, #35	@ 0x23
 8000902:	61bb      	str	r3, [r7, #24]
    txHeader.ExtId = 0x00;            // Not used for standard ID
 8000904:	2300      	movs	r3, #0
 8000906:	61fb      	str	r3, [r7, #28]
    txHeader.IDE = CAN_ID_STD;        // Use standard identifier
 8000908:	2300      	movs	r3, #0
 800090a:	623b      	str	r3, [r7, #32]
    txHeader.RTR = CAN_RTR_DATA;      // Data frame
 800090c:	2300      	movs	r3, #0
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.DLC = 8;                 // 8 data bytes
 8000910:	2308      	movs	r3, #8
 8000912:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.TransmitGlobalTime = DISABLE; // Optional, depending on HAL version
 8000914:	2300      	movs	r3, #0
 8000916:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    if (HAL_CAN_GetTxMailboxesFreeLevel(can2) != 0) {
 800091a:	6878      	ldr	r0, [r7, #4]
 800091c:	f000 feee 	bl	80016fc <HAL_CAN_GetTxMailboxesFreeLevel>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d00e      	beq.n	8000944 <sendGear+0x70>
        if (HAL_CAN_AddTxMessage(can2, &txHeader, txData, &txMailbox) != HAL_OK) {
 8000926:	f107 030c 	add.w	r3, r7, #12
 800092a:	f107 0210 	add.w	r2, r7, #16
 800092e:	f107 0118 	add.w	r1, r7, #24
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	f000 fe08 	bl	8001548 <HAL_CAN_AddTxMessage>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d002      	beq.n	8000944 <sendGear+0x70>
            // Handle transmission error
            HAL_CAN_ResetError(can2);
 800093e:	6878      	ldr	r0, [r7, #4]
 8000940:	f001 f848 	bl	80019d4 <HAL_CAN_ResetError>
            // Optionally call Error_Handler();
        }
    }
}
 8000944:	bf00      	nop
 8000946:	3730      	adds	r7, #48	@ 0x30
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000071 	.word	0x20000071
 8000950:	20000072 	.word	0x20000072

08000954 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800095a:	f000 fb4f 	bl	8000ffc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800095e:	f000 f845 	bl	80009ec <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000962:	f000 f957 	bl	8000c14 <MX_GPIO_Init>
	MX_CAN1_Init();
 8000966:	f000 f895 	bl	8000a94 <MX_CAN1_Init>
	MX_CAN2_Init();
 800096a:	f000 f8f3 	bl	8000b54 <MX_CAN2_Init>
	/* USER CODE BEGIN 2 */
	canloop(&hcan1, &hcan2);
 800096e:	491b      	ldr	r1, [pc, #108]	@ (80009dc <main+0x88>)
 8000970:	481b      	ldr	r0, [pc, #108]	@ (80009e0 <main+0x8c>)
 8000972:	f7ff fe31 	bl	80005d8 <canloop>

	uint32_t last_send = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	607b      	str	r3, [r7, #4]

	while (1)
	{
	    canloop(&hcan1, &hcan2);
 800097a:	4918      	ldr	r1, [pc, #96]	@ (80009dc <main+0x88>)
 800097c:	4818      	ldr	r0, [pc, #96]	@ (80009e0 <main+0x8c>)
 800097e:	f7ff fe2b 	bl	80005d8 <canloop>

    	    // Read pin states
   	    GPIO_PinState pa15_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8000982:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000986:	4817      	ldr	r0, [pc, #92]	@ (80009e4 <main+0x90>)
 8000988:	f001 faae 	bl	8001ee8 <HAL_GPIO_ReadPin>
 800098c:	4603      	mov	r3, r0
 800098e:	70fb      	strb	r3, [r7, #3]
	    GPIO_PinState pc10_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10);
 8000990:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000994:	4814      	ldr	r0, [pc, #80]	@ (80009e8 <main+0x94>)
 8000996:	f001 faa7 	bl	8001ee8 <HAL_GPIO_ReadPin>
 800099a:	4603      	mov	r3, r0
 800099c:	70bb      	strb	r3, [r7, #2]

 	// Only process every 100 ms
		if (HAL_GetTick() - last_send >= 100)
 800099e:	f000 fb85 	bl	80010ac <HAL_GetTick>
 80009a2:	4602      	mov	r2, r0
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	1ad3      	subs	r3, r2, r3
 80009a8:	2b63      	cmp	r3, #99	@ 0x63
 80009aa:	d9e6      	bls.n	800097a <main+0x26>
    		{
	        	if (pa15_state == GPIO_PIN_RESET && pc10_state == GPIO_PIN_RESET)
 80009ac:	78fb      	ldrb	r3, [r7, #3]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d109      	bne.n	80009c6 <main+0x72>
 80009b2:	78bb      	ldrb	r3, [r7, #2]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d106      	bne.n	80009c6 <main+0x72>
	        	{
		            // Both PA15 and PC10 are low: send IGNstate (priority)
		            sendIGNstate(&hcan2);
 80009b8:	4808      	ldr	r0, [pc, #32]	@ (80009dc <main+0x88>)
 80009ba:	f7ff ff57 	bl	800086c <sendIGNstate>
	 	           last_send = HAL_GetTick();
 80009be:	f000 fb75 	bl	80010ac <HAL_GetTick>
 80009c2:	6078      	str	r0, [r7, #4]
	        	{
 80009c4:	e008      	b.n	80009d8 <main+0x84>
	  	        }
	       		 else if (pa15_state == GPIO_PIN_RESET)
 80009c6:	78fb      	ldrb	r3, [r7, #3]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d1d6      	bne.n	800097a <main+0x26>
	 	       {
	        	    // Only PA15 is low: send ACCstate
	          	  sendACCstate(&hcan2);
 80009cc:	4803      	ldr	r0, [pc, #12]	@ (80009dc <main+0x88>)
 80009ce:	f7ff ff19 	bl	8000804 <sendACCstate>
			  last_send = HAL_GetTick();
 80009d2:	f000 fb6b 	bl	80010ac <HAL_GetTick>
 80009d6:	6078      	str	r0, [r7, #4]
	{
 80009d8:	e7cf      	b.n	800097a <main+0x26>
 80009da:	bf00      	nop
 80009dc:	2000009c 	.word	0x2000009c
 80009e0:	20000074 	.word	0x20000074
 80009e4:	40010800 	.word	0x40010800
 80009e8:	40011000 	.word	0x40011000

080009ec <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b094      	sub	sp, #80	@ 0x50
 80009f0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80009f2:	f107 0318 	add.w	r3, r7, #24
 80009f6:	2238      	movs	r2, #56	@ 0x38
 80009f8:	2100      	movs	r1, #0
 80009fa:	4618      	mov	r0, r3
 80009fc:	f001 ffa0 	bl	8002940 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a00:	1d3b      	adds	r3, r7, #4
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]
 8000a0a:	60da      	str	r2, [r3, #12]
 8000a0c:	611a      	str	r2, [r3, #16]

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a12:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a16:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8000a18:	2304      	movs	r3, #4
 8000a1a:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 8000a20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a24:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a26:	2302      	movs	r3, #2
 8000a28:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a30:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000a34:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8000a36:	2302      	movs	r3, #2
 8000a38:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8000a3a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000a3e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 8000a40:	2340      	movs	r3, #64	@ 0x40
 8000a42:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000a44:	f107 0318 	add.w	r3, r7, #24
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f001 fa7d 	bl	8001f48 <HAL_RCC_OscConfig>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <SystemClock_Config+0x6c>
		Error_Handler();
 8000a54:	f000 f952 	bl	8000cfc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000a58:	230f      	movs	r3, #15
 8000a5a:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a60:	2300      	movs	r3, #0
 8000a62:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a68:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000a6e:	1d3b      	adds	r3, r7, #4
 8000a70:	2102      	movs	r1, #2
 8000a72:	4618      	mov	r0, r3
 8000a74:	f001 fd7e 	bl	8002574 <HAL_RCC_ClockConfig>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <SystemClock_Config+0x96>
		Error_Handler();
 8000a7e:	f000 f93d 	bl	8000cfc <Error_Handler>
	}
	/** Configure the Systick interrupt time
	 */
	__HAL_RCC_PLLI2S_ENABLE();
 8000a82:	4b03      	ldr	r3, [pc, #12]	@ (8000a90 <SystemClock_Config+0xa4>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	601a      	str	r2, [r3, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	3750      	adds	r7, #80	@ 0x50
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	42420070 	.word	0x42420070

08000a94 <MX_CAN1_Init>:
/**
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08a      	sub	sp, #40	@ 0x28
 8000a98:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */
	CAN_FilterTypeDef sFilterConfig;
	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 8000a9a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8000b50 <MX_CAN1_Init+0xbc>)
 8000a9e:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 6;
 8000aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000aa2:	2206      	movs	r2, #6
 8000aa4:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000aa6:	4b29      	ldr	r3, [pc, #164]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000aac:	4b27      	ldr	r3, [pc, #156]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8000ab2:	4b26      	ldr	r3, [pc, #152]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000ab4:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000ab8:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000aba:	4b24      	ldr	r3, [pc, #144]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000abc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000ac0:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8000ac2:	4b22      	ldr	r3, [pc, #136]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8000ac8:	4b20      	ldr	r3, [pc, #128]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8000ace:	4b1f      	ldr	r3, [pc, #124]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8000ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000ada:	4b1c      	ldr	r3, [pc, #112]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8000ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 8000ae6:	4819      	ldr	r0, [pc, #100]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000ae8:	f000 fb0e 	bl	8001108 <HAL_CAN_Init>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_CAN1_Init+0x62>
		Error_Handler();
 8000af2:	f000 f903 	bl	8000cfc <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */

	/*##-2- Configure the CAN Filter ###########################################*/

	sFilterConfig.FilterBank = 0;
 8000af6:	2300      	movs	r3, #0
 8000af8:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000afa:	2300      	movs	r3, #0
 8000afc:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000afe:	2301      	movs	r3, #1
 8000b00:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8000b02:	2300      	movs	r3, #0
 8000b04:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000b16:	2301      	movs	r3, #1
 8000b18:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8000b1a:	230e      	movs	r3, #14
 8000b1c:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 8000b1e:	463b      	mov	r3, r7
 8000b20:	4619      	mov	r1, r3
 8000b22:	480a      	ldr	r0, [pc, #40]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000b24:	f000 fbec 	bl	8001300 <HAL_CAN_ConfigFilter>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_CAN1_Init+0x9e>
		/* Filter configuration Error */
		Error_Handler();
 8000b2e:	f000 f8e5 	bl	8000cfc <Error_Handler>
	}
	/*##-3- Start the CAN peripheral ###########################################*/
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8000b32:	4806      	ldr	r0, [pc, #24]	@ (8000b4c <MX_CAN1_Init+0xb8>)
 8000b34:	f000 fcc4 	bl	80014c0 <HAL_CAN_Start>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_CAN1_Init+0xae>
		/* Start Error */
		Error_Handler();
 8000b3e:	f000 f8dd 	bl	8000cfc <Error_Handler>
	}



}
 8000b42:	bf00      	nop
 8000b44:	3728      	adds	r7, #40	@ 0x28
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	20000074 	.word	0x20000074
 8000b50:	40006400 	.word	0x40006400

08000b54 <MX_CAN2_Init>:
/**
 * @brief CAN2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN2_Init(void) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08a      	sub	sp, #40	@ 0x28
 8000b58:	af00      	add	r7, sp, #0
	/* USER CODE END CAN2_Init 0 */

	/* USER CODE BEGIN CAN2_Init 1 */

	/* USER CODE END CAN2_Init 1 */
	hcan2.Instance = CAN2;
 8000b5a:	4b2c      	ldr	r3, [pc, #176]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b5c:	4a2c      	ldr	r2, [pc, #176]	@ (8000c10 <MX_CAN2_Init+0xbc>)
 8000b5e:	601a      	str	r2, [r3, #0]
	hcan2.Init.Prescaler = 6;
 8000b60:	4b2a      	ldr	r3, [pc, #168]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b62:	2206      	movs	r2, #6
 8000b64:	605a      	str	r2, [r3, #4]
	hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000b66:	4b29      	ldr	r3, [pc, #164]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
	hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b6c:	4b27      	ldr	r3, [pc, #156]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
	hcan2.Init.TimeSeg1 = CAN_BS1_8TQ;
 8000b72:	4b26      	ldr	r3, [pc, #152]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b74:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000b78:	611a      	str	r2, [r3, #16]
	hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000b7a:	4b24      	ldr	r3, [pc, #144]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b7c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000b80:	615a      	str	r2, [r3, #20]
	hcan2.Init.TimeTriggeredMode = DISABLE;
 8000b82:	4b22      	ldr	r3, [pc, #136]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	761a      	strb	r2, [r3, #24]
	hcan2.Init.AutoBusOff = DISABLE;
 8000b88:	4b20      	ldr	r3, [pc, #128]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	765a      	strb	r2, [r3, #25]
	hcan2.Init.AutoWakeUp = DISABLE;
 8000b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	769a      	strb	r2, [r3, #26]
	hcan2.Init.AutoRetransmission = DISABLE;
 8000b94:	4b1d      	ldr	r3, [pc, #116]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	76da      	strb	r2, [r3, #27]
	hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	771a      	strb	r2, [r3, #28]
	hcan2.Init.TransmitFifoPriority = DISABLE;
 8000ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan2) != HAL_OK) {
 8000ba6:	4819      	ldr	r0, [pc, #100]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000ba8:	f000 faae 	bl	8001108 <HAL_CAN_Init>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_CAN2_Init+0x62>
		Error_Handler();
 8000bb2:	f000 f8a3 	bl	8000cfc <Error_Handler>
	}

	sFilterConfig.FilterBank = 15;
 8000bb6:	230f      	movs	r3, #15
 8000bb8:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 15;
 8000bda:	230f      	movs	r3, #15
 8000bdc:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig) != HAL_OK) {
 8000bde:	463b      	mov	r3, r7
 8000be0:	4619      	mov	r1, r3
 8000be2:	480a      	ldr	r0, [pc, #40]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000be4:	f000 fb8c 	bl	8001300 <HAL_CAN_ConfigFilter>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_CAN2_Init+0x9e>
		/* Filter configuration Error */
		Error_Handler();
 8000bee:	f000 f885 	bl	8000cfc <Error_Handler>
	}
	/* USER CODE BEGIN CAN2_Init 2 */
	if (HAL_CAN_Start(&hcan2) != HAL_OK) {
 8000bf2:	4806      	ldr	r0, [pc, #24]	@ (8000c0c <MX_CAN2_Init+0xb8>)
 8000bf4:	f000 fc64 	bl	80014c0 <HAL_CAN_Start>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_CAN2_Init+0xae>
		/* Start Error */
		Error_Handler();
 8000bfe:	f000 f87d 	bl	8000cfc <Error_Handler>
	}
	/* USER CODE END CAN2_Init 2 */

}
 8000c02:	bf00      	nop
 8000c04:	3728      	adds	r7, #40	@ 0x28
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	2000009c 	.word	0x2000009c
 8000c10:	40006800 	.word	0x40006800

08000c14 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000c1a:	f107 0310 	add.w	r3, r7, #16
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	605a      	str	r2, [r3, #4]
 8000c24:	609a      	str	r2, [r3, #8]
 8000c26:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000c28:	4b31      	ldr	r3, [pc, #196]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	4a30      	ldr	r2, [pc, #192]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c2e:	f043 0320 	orr.w	r3, r3, #32
 8000c32:	6193      	str	r3, [r2, #24]
 8000c34:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	f003 0320 	and.w	r3, r3, #32
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c40:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	4a2a      	ldr	r2, [pc, #168]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c46:	f043 0304 	orr.w	r3, r3, #4
 8000c4a:	6193      	str	r3, [r2, #24]
 8000c4c:	4b28      	ldr	r3, [pc, #160]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	f003 0304 	and.w	r3, r3, #4
 8000c54:	60bb      	str	r3, [r7, #8]
 8000c56:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000c58:	4b25      	ldr	r3, [pc, #148]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	4a24      	ldr	r2, [pc, #144]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c5e:	f043 0310 	orr.w	r3, r3, #16
 8000c62:	6193      	str	r3, [r2, #24]
 8000c64:	4b22      	ldr	r3, [pc, #136]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	f003 0310 	and.w	r3, r3, #16
 8000c6c:	607b      	str	r3, [r7, #4]
 8000c6e:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c70:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a1e      	ldr	r2, [pc, #120]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c76:	f043 0308 	orr.w	r3, r3, #8
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf0 <MX_GPIO_Init+0xdc>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f003 0308 	and.w	r3, r3, #8
 8000c84:	603b      	str	r3, [r7, #0]
 8000c86:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c8e:	4819      	ldr	r0, [pc, #100]	@ (8000cf4 <MX_GPIO_Init+0xe0>)
 8000c90:	f001 f941 	bl	8001f16 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC12 */
	GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000c94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c98:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ca6:	f107 0310 	add.w	r3, r7, #16
 8000caa:	4619      	mov	r1, r3
 8000cac:	4811      	ldr	r0, [pc, #68]	@ (8000cf4 <MX_GPIO_Init+0xe0>)
 8000cae:	f000 ff97 	bl	8001be0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA15 as ACC state*/
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000cb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000cb6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;   // Enable internal pull-up
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc0:	f107 0310 	add.w	r3, r7, #16
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	480c      	ldr	r0, [pc, #48]	@ (8000cf8 <MX_GPIO_Init+0xe4>)
 8000cc8:	f000 ff8a 	bl	8001be0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC10 as IGN state*/
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ccc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cd0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;   // Enable internal pull-up
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cda:	f107 0310 	add.w	r3, r7, #16
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4804      	ldr	r0, [pc, #16]	@ (8000cf4 <MX_GPIO_Init+0xe0>)
 8000ce2:	f000 ff7d 	bl	8001be0 <HAL_GPIO_Init>

}
 8000ce6:	bf00      	nop
 8000ce8:	3720      	adds	r7, #32
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	40011000 	.word	0x40011000
 8000cf8:	40010800 	.word	0x40010800

08000cfc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
	//HAL_Delay(300);
	/* USER CODE BEGIN 3 */
	//}
	/* USER CODE END Error_Handler_Debug */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bc80      	pop	{r7}
 8000d06:	4770      	bx	lr

08000d08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d0e:	4b16      	ldr	r3, [pc, #88]	@ (8000d68 <HAL_MspInit+0x60>)
 8000d10:	699b      	ldr	r3, [r3, #24]
 8000d12:	4a15      	ldr	r2, [pc, #84]	@ (8000d68 <HAL_MspInit+0x60>)
 8000d14:	f043 0301 	orr.w	r3, r3, #1
 8000d18:	6193      	str	r3, [r2, #24]
 8000d1a:	4b13      	ldr	r3, [pc, #76]	@ (8000d68 <HAL_MspInit+0x60>)
 8000d1c:	699b      	ldr	r3, [r3, #24]
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	60bb      	str	r3, [r7, #8]
 8000d24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d26:	4b10      	ldr	r3, [pc, #64]	@ (8000d68 <HAL_MspInit+0x60>)
 8000d28:	69db      	ldr	r3, [r3, #28]
 8000d2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000d68 <HAL_MspInit+0x60>)
 8000d2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d30:	61d3      	str	r3, [r2, #28]
 8000d32:	4b0d      	ldr	r3, [pc, #52]	@ (8000d68 <HAL_MspInit+0x60>)
 8000d34:	69db      	ldr	r3, [r3, #28]
 8000d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d3a:	607b      	str	r3, [r7, #4]
 8000d3c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d3e:	2007      	movs	r0, #7
 8000d40:	f000 ff1a 	bl	8001b78 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d44:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <HAL_MspInit+0x64>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d50:	60fb      	str	r3, [r7, #12]
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d58:	60fb      	str	r3, [r7, #12]
 8000d5a:	4a04      	ldr	r2, [pc, #16]	@ (8000d6c <HAL_MspInit+0x64>)
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d60:	bf00      	nop
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	40021000 	.word	0x40021000
 8000d6c:	40010000 	.word	0x40010000

08000d70 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08c      	sub	sp, #48	@ 0x30
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d78:	f107 031c 	add.w	r3, r7, #28
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]
 8000d84:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a4d      	ldr	r2, [pc, #308]	@ (8000ec0 <HAL_CAN_MspInit+0x150>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d13b      	bne.n	8000e08 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000d90:	4b4c      	ldr	r3, [pc, #304]	@ (8000ec4 <HAL_CAN_MspInit+0x154>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	3301      	adds	r3, #1
 8000d96:	4a4b      	ldr	r2, [pc, #300]	@ (8000ec4 <HAL_CAN_MspInit+0x154>)
 8000d98:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000d9a:	4b4a      	ldr	r3, [pc, #296]	@ (8000ec4 <HAL_CAN_MspInit+0x154>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d10b      	bne.n	8000dba <HAL_CAN_MspInit+0x4a>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000da2:	4b49      	ldr	r3, [pc, #292]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000da4:	69db      	ldr	r3, [r3, #28]
 8000da6:	4a48      	ldr	r2, [pc, #288]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000da8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dac:	61d3      	str	r3, [r2, #28]
 8000dae:	4b46      	ldr	r3, [pc, #280]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000db0:	69db      	ldr	r3, [r3, #28]
 8000db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000db6:	61bb      	str	r3, [r7, #24]
 8000db8:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dba:	4b43      	ldr	r3, [pc, #268]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000dbc:	699b      	ldr	r3, [r3, #24]
 8000dbe:	4a42      	ldr	r2, [pc, #264]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000dc0:	f043 0304 	orr.w	r3, r3, #4
 8000dc4:	6193      	str	r3, [r2, #24]
 8000dc6:	4b40      	ldr	r3, [pc, #256]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000dc8:	699b      	ldr	r3, [r3, #24]
 8000dca:	f003 0304 	and.w	r3, r3, #4
 8000dce:	617b      	str	r3, [r7, #20]
 8000dd0:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000dd2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de0:	f107 031c 	add.w	r3, r7, #28
 8000de4:	4619      	mov	r1, r3
 8000de6:	4839      	ldr	r0, [pc, #228]	@ (8000ecc <HAL_CAN_MspInit+0x15c>)
 8000de8:	f000 fefa 	bl	8001be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000dec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000df0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000df6:	2303      	movs	r3, #3
 8000df8:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfa:	f107 031c 	add.w	r3, r7, #28
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4832      	ldr	r0, [pc, #200]	@ (8000ecc <HAL_CAN_MspInit+0x15c>)
 8000e02:	f000 feed 	bl	8001be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8000e06:	e057      	b.n	8000eb8 <HAL_CAN_MspInit+0x148>
  else if(hcan->Instance==CAN2)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a30      	ldr	r2, [pc, #192]	@ (8000ed0 <HAL_CAN_MspInit+0x160>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d152      	bne.n	8000eb8 <HAL_CAN_MspInit+0x148>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000e12:	4b2d      	ldr	r3, [pc, #180]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000e14:	69db      	ldr	r3, [r3, #28]
 8000e16:	4a2c      	ldr	r2, [pc, #176]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000e18:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e1c:	61d3      	str	r3, [r2, #28]
 8000e1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000e2a:	4b26      	ldr	r3, [pc, #152]	@ (8000ec4 <HAL_CAN_MspInit+0x154>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	4a24      	ldr	r2, [pc, #144]	@ (8000ec4 <HAL_CAN_MspInit+0x154>)
 8000e32:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000e34:	4b23      	ldr	r3, [pc, #140]	@ (8000ec4 <HAL_CAN_MspInit+0x154>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d10b      	bne.n	8000e54 <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000e3c:	4b22      	ldr	r3, [pc, #136]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000e3e:	69db      	ldr	r3, [r3, #28]
 8000e40:	4a21      	ldr	r2, [pc, #132]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000e42:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e46:	61d3      	str	r3, [r2, #28]
 8000e48:	4b1f      	ldr	r3, [pc, #124]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000e4a:	69db      	ldr	r3, [r3, #28]
 8000e4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	4a1b      	ldr	r2, [pc, #108]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000e5a:	f043 0308 	orr.w	r3, r3, #8
 8000e5e:	6193      	str	r3, [r2, #24]
 8000e60:	4b19      	ldr	r3, [pc, #100]	@ (8000ec8 <HAL_CAN_MspInit+0x158>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	f003 0308 	and.w	r3, r3, #8
 8000e68:	60bb      	str	r3, [r7, #8]
 8000e6a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e6c:	2320      	movs	r3, #32
 8000e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e70:	2300      	movs	r3, #0
 8000e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e78:	f107 031c 	add.w	r3, r7, #28
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4815      	ldr	r0, [pc, #84]	@ (8000ed4 <HAL_CAN_MspInit+0x164>)
 8000e80:	f000 feae 	bl	8001be0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e84:	2340      	movs	r3, #64	@ 0x40
 8000e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e90:	f107 031c 	add.w	r3, r7, #28
 8000e94:	4619      	mov	r1, r3
 8000e96:	480f      	ldr	r0, [pc, #60]	@ (8000ed4 <HAL_CAN_MspInit+0x164>)
 8000e98:	f000 fea2 	bl	8001be0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_CAN2_ENABLE();
 8000e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed8 <HAL_CAN_MspInit+0x168>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ea4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000eb2:	4a09      	ldr	r2, [pc, #36]	@ (8000ed8 <HAL_CAN_MspInit+0x168>)
 8000eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eb6:	6053      	str	r3, [r2, #4]
}
 8000eb8:	bf00      	nop
 8000eba:	3730      	adds	r7, #48	@ 0x30
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40006400 	.word	0x40006400
 8000ec4:	200000c4 	.word	0x200000c4
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	40010800 	.word	0x40010800
 8000ed0:	40006800 	.word	0x40006800
 8000ed4:	40010c00 	.word	0x40010c00
 8000ed8:	40010000 	.word	0x40010000

08000edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr

08000ee8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eec:	bf00      	nop
 8000eee:	e7fd      	b.n	8000eec <HardFault_Handler+0x4>

08000ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ef4:	bf00      	nop
 8000ef6:	e7fd      	b.n	8000ef4 <MemManage_Handler+0x4>

08000ef8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <BusFault_Handler+0x4>

08000f00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <UsageFault_Handler+0x4>

08000f08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr

08000f14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f18:	bf00      	nop
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bc80      	pop	{r7}
 8000f1e:	4770      	bx	lr

08000f20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bc80      	pop	{r7}
 8000f2a:	4770      	bx	lr

08000f2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f30:	f000 f8aa 	bl	8001088 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000f3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa8 <SystemInit+0x70>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a19      	ldr	r2, [pc, #100]	@ (8000fa8 <SystemInit+0x70>)
 8000f42:	f043 0301 	orr.w	r3, r3, #1
 8000f46:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
#else
  RCC->CFGR &= 0xF0FF0000U;
 8000f48:	4b17      	ldr	r3, [pc, #92]	@ (8000fa8 <SystemInit+0x70>)
 8000f4a:	685a      	ldr	r2, [r3, #4]
 8000f4c:	4916      	ldr	r1, [pc, #88]	@ (8000fa8 <SystemInit+0x70>)
 8000f4e:	4b17      	ldr	r3, [pc, #92]	@ (8000fac <SystemInit+0x74>)
 8000f50:	4013      	ands	r3, r2
 8000f52:	604b      	str	r3, [r1, #4]
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000f54:	4b14      	ldr	r3, [pc, #80]	@ (8000fa8 <SystemInit+0x70>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a13      	ldr	r2, [pc, #76]	@ (8000fa8 <SystemInit+0x70>)
 8000f5a:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8000f5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f62:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f64:	4b10      	ldr	r3, [pc, #64]	@ (8000fa8 <SystemInit+0x70>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a0f      	ldr	r2, [pc, #60]	@ (8000fa8 <SystemInit+0x70>)
 8000f6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f6e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000f70:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa8 <SystemInit+0x70>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa8 <SystemInit+0x70>)
 8000f76:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8000f7a:	6053      	str	r3, [r2, #4]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEBFFFFFFU;
 8000f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa8 <SystemInit+0x70>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a09      	ldr	r2, [pc, #36]	@ (8000fa8 <SystemInit+0x70>)
 8000f82:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8000f86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000U;
 8000f88:	4b07      	ldr	r3, [pc, #28]	@ (8000fa8 <SystemInit+0x70>)
 8000f8a:	f44f 027f 	mov.w	r2, #16711680	@ 0xff0000
 8000f8e:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
 8000f90:	4b05      	ldr	r3, [pc, #20]	@ (8000fa8 <SystemInit+0x70>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <SystemInit+0x78>)
 8000f98:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000f9c:	609a      	str	r2, [r3, #8]
#endif 
}
 8000f9e:	bf00      	nop
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	f0ff0000 	.word	0xf0ff0000
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000fb4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000fb6:	e003      	b.n	8000fc0 <LoopCopyDataInit>

08000fb8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe4 <LoopFillZerobss+0x10>)
  ldr r3, [r3, r1]
 8000fba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000fbc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000fbe:	3104      	adds	r1, #4

08000fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000fc0:	4809      	ldr	r0, [pc, #36]	@ (8000fe8 <LoopFillZerobss+0x14>)
  ldr r3, =_edata
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <LoopFillZerobss+0x18>)
  adds r2, r0, r1
 8000fc4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000fc6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000fc8:	d3f6      	bcc.n	8000fb8 <CopyDataInit>
  ldr r2, =_sbss
 8000fca:	4a09      	ldr	r2, [pc, #36]	@ (8000ff0 <LoopFillZerobss+0x1c>)
  b LoopFillZerobss
 8000fcc:	e002      	b.n	8000fd4 <LoopFillZerobss>

08000fce <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000fce:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000fd0:	f842 3b04 	str.w	r3, [r2], #4

08000fd4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000fd4:	4b07      	ldr	r3, [pc, #28]	@ (8000ff4 <LoopFillZerobss+0x20>)
  cmp r2, r3
 8000fd6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000fd8:	d3f9      	bcc.n	8000fce <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fda:	f7ff ffad 	bl	8000f38 <SystemInit>
/* Call the application's entry point.*/
  bl main
 8000fde:	f7ff fcb9 	bl	8000954 <main>
  bx lr
 8000fe2:	4770      	bx	lr
  ldr r3, =_sidata
 8000fe4:	080029c0 	.word	0x080029c0
  ldr r0, =_sdata
 8000fe8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000fec:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000ff0:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000ff4:	200000cc 	.word	0x200000cc

08000ff8 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ff8:	e7fe      	b.n	8000ff8 <ADC1_2_IRQHandler>
	...

08000ffc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001000:	4b08      	ldr	r3, [pc, #32]	@ (8001024 <HAL_Init+0x28>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a07      	ldr	r2, [pc, #28]	@ (8001024 <HAL_Init+0x28>)
 8001006:	f043 0310 	orr.w	r3, r3, #16
 800100a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800100c:	2003      	movs	r0, #3
 800100e:	f000 fdb3 	bl	8001b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001012:	2000      	movs	r0, #0
 8001014:	f000 f808 	bl	8001028 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001018:	f7ff fe76 	bl	8000d08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40022000 	.word	0x40022000

08001028 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001030:	4b12      	ldr	r3, [pc, #72]	@ (800107c <HAL_InitTick+0x54>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	4b12      	ldr	r3, [pc, #72]	@ (8001080 <HAL_InitTick+0x58>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	4619      	mov	r1, r3
 800103a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800103e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001042:	fbb2 f3f3 	udiv	r3, r2, r3
 8001046:	4618      	mov	r0, r3
 8001048:	f000 fdbd 	bl	8001bc6 <HAL_SYSTICK_Config>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e00e      	b.n	8001074 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b0f      	cmp	r3, #15
 800105a:	d80a      	bhi.n	8001072 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800105c:	2200      	movs	r2, #0
 800105e:	6879      	ldr	r1, [r7, #4]
 8001060:	f04f 30ff 	mov.w	r0, #4294967295
 8001064:	f000 fd93 	bl	8001b8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001068:	4a06      	ldr	r2, [pc, #24]	@ (8001084 <HAL_InitTick+0x5c>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800106e:	2300      	movs	r3, #0
 8001070:	e000      	b.n	8001074 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
}
 8001074:	4618      	mov	r0, r3
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000000 	.word	0x20000000
 8001080:	20000008 	.word	0x20000008
 8001084:	20000004 	.word	0x20000004

08001088 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800108c:	4b05      	ldr	r3, [pc, #20]	@ (80010a4 <HAL_IncTick+0x1c>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	461a      	mov	r2, r3
 8001092:	4b05      	ldr	r3, [pc, #20]	@ (80010a8 <HAL_IncTick+0x20>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4413      	add	r3, r2
 8001098:	4a03      	ldr	r2, [pc, #12]	@ (80010a8 <HAL_IncTick+0x20>)
 800109a:	6013      	str	r3, [r2, #0]
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr
 80010a4:	20000008 	.word	0x20000008
 80010a8:	200000c8 	.word	0x200000c8

080010ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  return uwTick;
 80010b0:	4b02      	ldr	r3, [pc, #8]	@ (80010bc <HAL_GetTick+0x10>)
 80010b2:	681b      	ldr	r3, [r3, #0]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr
 80010bc:	200000c8 	.word	0x200000c8

080010c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010c8:	f7ff fff0 	bl	80010ac <HAL_GetTick>
 80010cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d8:	d005      	beq.n	80010e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010da:	4b0a      	ldr	r3, [pc, #40]	@ (8001104 <HAL_Delay+0x44>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	4413      	add	r3, r2
 80010e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010e6:	bf00      	nop
 80010e8:	f7ff ffe0 	bl	80010ac <HAL_GetTick>
 80010ec:	4602      	mov	r2, r0
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d8f7      	bhi.n	80010e8 <HAL_Delay+0x28>
  {
  }
}
 80010f8:	bf00      	nop
 80010fa:	bf00      	nop
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000008 	.word	0x20000008

08001108 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d101      	bne.n	800111a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e0ed      	b.n	80012f6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001120:	b2db      	uxtb	r3, r3
 8001122:	2b00      	cmp	r3, #0
 8001124:	d102      	bne.n	800112c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff fe22 	bl	8000d70 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f022 0202 	bic.w	r2, r2, #2
 800113a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800113c:	f7ff ffb6 	bl	80010ac <HAL_GetTick>
 8001140:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001142:	e012      	b.n	800116a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001144:	f7ff ffb2 	bl	80010ac <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	2b0a      	cmp	r3, #10
 8001150:	d90b      	bls.n	800116a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001156:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2205      	movs	r2, #5
 8001162:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e0c5      	b.n	80012f6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f003 0302 	and.w	r3, r3, #2
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1e5      	bne.n	8001144 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f042 0201 	orr.w	r2, r2, #1
 8001186:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001188:	f7ff ff90 	bl	80010ac <HAL_GetTick>
 800118c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800118e:	e012      	b.n	80011b6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001190:	f7ff ff8c 	bl	80010ac <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b0a      	cmp	r3, #10
 800119c:	d90b      	bls.n	80011b6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2205      	movs	r2, #5
 80011ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e09f      	b.n	80012f6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d0e5      	beq.n	8001190 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	7e1b      	ldrb	r3, [r3, #24]
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d108      	bne.n	80011de <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	e007      	b.n	80011ee <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80011ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	7e5b      	ldrb	r3, [r3, #25]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d108      	bne.n	8001208 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	e007      	b.n	8001218 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001216:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	7e9b      	ldrb	r3, [r3, #26]
 800121c:	2b01      	cmp	r3, #1
 800121e:	d108      	bne.n	8001232 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f042 0220 	orr.w	r2, r2, #32
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	e007      	b.n	8001242 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f022 0220 	bic.w	r2, r2, #32
 8001240:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	7edb      	ldrb	r3, [r3, #27]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d108      	bne.n	800125c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f022 0210 	bic.w	r2, r2, #16
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	e007      	b.n	800126c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f042 0210 	orr.w	r2, r2, #16
 800126a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	7f1b      	ldrb	r3, [r3, #28]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d108      	bne.n	8001286 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f042 0208 	orr.w	r2, r2, #8
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	e007      	b.n	8001296 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f022 0208 	bic.w	r2, r2, #8
 8001294:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	7f5b      	ldrb	r3, [r3, #29]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d108      	bne.n	80012b0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f042 0204 	orr.w	r2, r2, #4
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	e007      	b.n	80012c0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f022 0204 	bic.w	r2, r2, #4
 80012be:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	689a      	ldr	r2, [r3, #8]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	431a      	orrs	r2, r3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	691b      	ldr	r3, [r3, #16]
 80012ce:	431a      	orrs	r2, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	695b      	ldr	r3, [r3, #20]
 80012d4:	ea42 0103 	orr.w	r1, r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	1e5a      	subs	r2, r3, #1
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	430a      	orrs	r2, r1
 80012e4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2200      	movs	r2, #0
 80012ea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2201      	movs	r2, #1
 80012f0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
	...

08001300 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001300:	b480      	push	{r7}
 8001302:	b087      	sub	sp, #28
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001316:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001318:	7cfb      	ldrb	r3, [r7, #19]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d003      	beq.n	8001326 <HAL_CAN_ConfigFilter+0x26>
 800131e:	7cfb      	ldrb	r3, [r7, #19]
 8001320:	2b02      	cmp	r3, #2
 8001322:	f040 80be 	bne.w	80014a2 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001326:	4b65      	ldr	r3, [pc, #404]	@ (80014bc <HAL_CAN_ConfigFilter+0x1bc>)
 8001328:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001330:	f043 0201 	orr.w	r2, r3, #1
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001340:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001354:	021b      	lsls	r3, r3, #8
 8001356:	431a      	orrs	r2, r3
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	f003 031f 	and.w	r3, r3, #31
 8001366:	2201      	movs	r2, #1
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	43db      	mvns	r3, r3
 8001378:	401a      	ands	r2, r3
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	69db      	ldr	r3, [r3, #28]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d123      	bne.n	80013d0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	43db      	mvns	r3, r3
 8001392:	401a      	ands	r2, r3
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	68db      	ldr	r3, [r3, #12]
 800139e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013a6:	683a      	ldr	r2, [r7, #0]
 80013a8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80013aa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	3248      	adds	r2, #72	@ 0x48
 80013b0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013c4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013c6:	6979      	ldr	r1, [r7, #20]
 80013c8:	3348      	adds	r3, #72	@ 0x48
 80013ca:	00db      	lsls	r3, r3, #3
 80013cc:	440b      	add	r3, r1
 80013ce:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	69db      	ldr	r3, [r3, #28]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d122      	bne.n	800141e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	431a      	orrs	r2, r3
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80013f8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	3248      	adds	r2, #72	@ 0x48
 80013fe:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001412:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001414:	6979      	ldr	r1, [r7, #20]
 8001416:	3348      	adds	r3, #72	@ 0x48
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	440b      	add	r3, r1
 800141c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d109      	bne.n	800143a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	43db      	mvns	r3, r3
 8001430:	401a      	ands	r2, r3
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001438:	e007      	b.n	800144a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	431a      	orrs	r2, r3
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	691b      	ldr	r3, [r3, #16]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d109      	bne.n	8001466 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	43db      	mvns	r3, r3
 800145c:	401a      	ands	r2, r3
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001464:	e007      	b.n	8001476 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	431a      	orrs	r2, r3
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	6a1b      	ldr	r3, [r3, #32]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d107      	bne.n	800148e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	431a      	orrs	r2, r3
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001494:	f023 0201 	bic.w	r2, r3, #1
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800149e:	2300      	movs	r3, #0
 80014a0:	e006      	b.n	80014b0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
  }
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	371c      	adds	r7, #28
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	40006400 	.word	0x40006400

080014c0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d12e      	bne.n	8001532 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2202      	movs	r2, #2
 80014d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f022 0201 	bic.w	r2, r2, #1
 80014ea:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80014ec:	f7ff fdde 	bl	80010ac <HAL_GetTick>
 80014f0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80014f2:	e012      	b.n	800151a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014f4:	f7ff fdda 	bl	80010ac <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	2b0a      	cmp	r3, #10
 8001500:	d90b      	bls.n	800151a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001506:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2205      	movs	r2, #5
 8001512:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e012      	b.n	8001540 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f003 0301 	and.w	r3, r3, #1
 8001524:	2b00      	cmp	r3, #0
 8001526:	d1e5      	bne.n	80014f4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800152e:	2300      	movs	r3, #0
 8001530:	e006      	b.n	8001540 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001536:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
  }
}
 8001540:	4618      	mov	r0, r3
 8001542:	3710      	adds	r7, #16
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001548:	b480      	push	{r7}
 800154a:	b089      	sub	sp, #36	@ 0x24
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
 8001554:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f893 3020 	ldrb.w	r3, [r3, #32]
 800155c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001566:	7ffb      	ldrb	r3, [r7, #31]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d003      	beq.n	8001574 <HAL_CAN_AddTxMessage+0x2c>
 800156c:	7ffb      	ldrb	r3, [r7, #31]
 800156e:	2b02      	cmp	r3, #2
 8001570:	f040 80b8 	bne.w	80016e4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10a      	bne.n	8001594 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001584:	2b00      	cmp	r3, #0
 8001586:	d105      	bne.n	8001594 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001588:	69bb      	ldr	r3, [r7, #24]
 800158a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800158e:	2b00      	cmp	r3, #0
 8001590:	f000 80a0 	beq.w	80016d4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	0e1b      	lsrs	r3, r3, #24
 8001598:	f003 0303 	and.w	r3, r3, #3
 800159c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d907      	bls.n	80015b4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e09e      	b.n	80016f2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80015b4:	2201      	movs	r2, #1
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	409a      	lsls	r2, r3
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d10d      	bne.n	80015e2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80015d0:	68f9      	ldr	r1, [r7, #12]
 80015d2:	6809      	ldr	r1, [r1, #0]
 80015d4:	431a      	orrs	r2, r3
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	3318      	adds	r3, #24
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	440b      	add	r3, r1
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	e00f      	b.n	8001602 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015ec:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015f2:	68f9      	ldr	r1, [r7, #12]
 80015f4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80015f6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	3318      	adds	r3, #24
 80015fc:	011b      	lsls	r3, r3, #4
 80015fe:	440b      	add	r3, r1
 8001600:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	6819      	ldr	r1, [r3, #0]
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	691a      	ldr	r2, [r3, #16]
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	3318      	adds	r3, #24
 800160e:	011b      	lsls	r3, r3, #4
 8001610:	440b      	add	r3, r1
 8001612:	3304      	adds	r3, #4
 8001614:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	7d1b      	ldrb	r3, [r3, #20]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d111      	bne.n	8001642 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	3318      	adds	r3, #24
 8001626:	011b      	lsls	r3, r3, #4
 8001628:	4413      	add	r3, r2
 800162a:	3304      	adds	r3, #4
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	68fa      	ldr	r2, [r7, #12]
 8001630:	6811      	ldr	r1, [r2, #0]
 8001632:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	3318      	adds	r3, #24
 800163a:	011b      	lsls	r3, r3, #4
 800163c:	440b      	add	r3, r1
 800163e:	3304      	adds	r3, #4
 8001640:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	3307      	adds	r3, #7
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	061a      	lsls	r2, r3, #24
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	3306      	adds	r3, #6
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	041b      	lsls	r3, r3, #16
 8001652:	431a      	orrs	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3305      	adds	r3, #5
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	021b      	lsls	r3, r3, #8
 800165c:	4313      	orrs	r3, r2
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	3204      	adds	r2, #4
 8001662:	7812      	ldrb	r2, [r2, #0]
 8001664:	4610      	mov	r0, r2
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	6811      	ldr	r1, [r2, #0]
 800166a:	ea43 0200 	orr.w	r2, r3, r0
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	011b      	lsls	r3, r3, #4
 8001672:	440b      	add	r3, r1
 8001674:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001678:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	3303      	adds	r3, #3
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	061a      	lsls	r2, r3, #24
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	3302      	adds	r3, #2
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	041b      	lsls	r3, r3, #16
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3301      	adds	r3, #1
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	021b      	lsls	r3, r3, #8
 8001694:	4313      	orrs	r3, r2
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	7812      	ldrb	r2, [r2, #0]
 800169a:	4610      	mov	r0, r2
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	6811      	ldr	r1, [r2, #0]
 80016a0:	ea43 0200 	orr.w	r2, r3, r0
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	011b      	lsls	r3, r3, #4
 80016a8:	440b      	add	r3, r1
 80016aa:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80016ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	3318      	adds	r3, #24
 80016b8:	011b      	lsls	r3, r3, #4
 80016ba:	4413      	add	r3, r2
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	6811      	ldr	r1, [r2, #0]
 80016c2:	f043 0201 	orr.w	r2, r3, #1
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	3318      	adds	r3, #24
 80016ca:	011b      	lsls	r3, r3, #4
 80016cc:	440b      	add	r3, r1
 80016ce:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80016d0:	2300      	movs	r3, #0
 80016d2:	e00e      	b.n	80016f2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e006      	b.n	80016f2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016e8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
  }
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3724      	adds	r7, #36	@ 0x24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800170e:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001710:	7afb      	ldrb	r3, [r7, #11]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d002      	beq.n	800171c <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001716:	7afb      	ldrb	r3, [r7, #11]
 8001718:	2b02      	cmp	r3, #2
 800171a:	d11d      	bne.n	8001758 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d002      	beq.n	8001730 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	3301      	adds	r3, #1
 800172e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d002      	beq.n	8001744 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	3301      	adds	r3, #1
 8001742:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d002      	beq.n	8001758 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	3301      	adds	r3, #1
 8001756:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001758:	68fb      	ldr	r3, [r7, #12]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr

08001764 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001764:	b480      	push	{r7}
 8001766:	b087      	sub	sp, #28
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
 8001770:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001778:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800177a:	7dfb      	ldrb	r3, [r7, #23]
 800177c:	2b01      	cmp	r3, #1
 800177e:	d003      	beq.n	8001788 <HAL_CAN_GetRxMessage+0x24>
 8001780:	7dfb      	ldrb	r3, [r7, #23]
 8001782:	2b02      	cmp	r3, #2
 8001784:	f040 80f3 	bne.w	800196e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d10e      	bne.n	80017ac <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	f003 0303 	and.w	r3, r3, #3
 8001798:	2b00      	cmp	r3, #0
 800179a:	d116      	bne.n	80017ca <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e0e7      	b.n	800197c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	691b      	ldr	r3, [r3, #16]
 80017b2:	f003 0303 	and.w	r3, r3, #3
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d107      	bne.n	80017ca <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017be:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e0d8      	b.n	800197c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	331b      	adds	r3, #27
 80017d2:	011b      	lsls	r3, r3, #4
 80017d4:	4413      	add	r3, r2
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0204 	and.w	r2, r3, #4
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10c      	bne.n	8001802 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	331b      	adds	r3, #27
 80017f0:	011b      	lsls	r3, r3, #4
 80017f2:	4413      	add	r3, r2
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	0d5b      	lsrs	r3, r3, #21
 80017f8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	e00b      	b.n	800181a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	331b      	adds	r3, #27
 800180a:	011b      	lsls	r3, r3, #4
 800180c:	4413      	add	r3, r2
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	08db      	lsrs	r3, r3, #3
 8001812:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	331b      	adds	r3, #27
 8001822:	011b      	lsls	r3, r3, #4
 8001824:	4413      	add	r3, r2
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0202 	and.w	r2, r3, #2
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	331b      	adds	r3, #27
 8001838:	011b      	lsls	r3, r3, #4
 800183a:	4413      	add	r3, r2
 800183c:	3304      	adds	r3, #4
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 020f 	and.w	r2, r3, #15
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	331b      	adds	r3, #27
 8001850:	011b      	lsls	r3, r3, #4
 8001852:	4413      	add	r3, r2
 8001854:	3304      	adds	r3, #4
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	0a1b      	lsrs	r3, r3, #8
 800185a:	b2da      	uxtb	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	331b      	adds	r3, #27
 8001868:	011b      	lsls	r3, r3, #4
 800186a:	4413      	add	r3, r2
 800186c:	3304      	adds	r3, #4
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	0c1b      	lsrs	r3, r3, #16
 8001872:	b29a      	uxth	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	011b      	lsls	r3, r3, #4
 8001880:	4413      	add	r3, r2
 8001882:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	b2da      	uxtb	r2, r3
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	011b      	lsls	r3, r3, #4
 8001896:	4413      	add	r3, r2
 8001898:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	0a1a      	lsrs	r2, r3, #8
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	3301      	adds	r3, #1
 80018a4:	b2d2      	uxtb	r2, r2
 80018a6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	011b      	lsls	r3, r3, #4
 80018b0:	4413      	add	r3, r2
 80018b2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	0c1a      	lsrs	r2, r3, #16
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	3302      	adds	r3, #2
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	011b      	lsls	r3, r3, #4
 80018ca:	4413      	add	r3, r2
 80018cc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	0e1a      	lsrs	r2, r3, #24
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	3303      	adds	r3, #3
 80018d8:	b2d2      	uxtb	r2, r2
 80018da:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	011b      	lsls	r3, r3, #4
 80018e4:	4413      	add	r3, r2
 80018e6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	3304      	adds	r3, #4
 80018f0:	b2d2      	uxtb	r2, r2
 80018f2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	011b      	lsls	r3, r3, #4
 80018fc:	4413      	add	r3, r2
 80018fe:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	0a1a      	lsrs	r2, r3, #8
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	3305      	adds	r3, #5
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	011b      	lsls	r3, r3, #4
 8001916:	4413      	add	r3, r2
 8001918:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	0c1a      	lsrs	r2, r3, #16
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	3306      	adds	r3, #6
 8001924:	b2d2      	uxtb	r2, r2
 8001926:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	011b      	lsls	r3, r3, #4
 8001930:	4413      	add	r3, r2
 8001932:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	0e1a      	lsrs	r2, r3, #24
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	3307      	adds	r3, #7
 800193e:	b2d2      	uxtb	r2, r2
 8001940:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d108      	bne.n	800195a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	68da      	ldr	r2, [r3, #12]
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f042 0220 	orr.w	r2, r2, #32
 8001956:	60da      	str	r2, [r3, #12]
 8001958:	e007      	b.n	800196a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	691a      	ldr	r2, [r3, #16]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f042 0220 	orr.w	r2, r2, #32
 8001968:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800196a:	2300      	movs	r3, #0
 800196c:	e006      	b.n	800197c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001972:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
  }
}
 800197c:	4618      	mov	r0, r3
 800197e:	371c      	adds	r7, #28
 8001980:	46bd      	mov	sp, r7
 8001982:	bc80      	pop	{r7}
 8001984:	4770      	bx	lr

08001986 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001986:	b480      	push	{r7}
 8001988:	b085      	sub	sp, #20
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
 800198e:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001990:	2300      	movs	r3, #0
 8001992:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f893 3020 	ldrb.w	r3, [r3, #32]
 800199a:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800199c:	7afb      	ldrb	r3, [r7, #11]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d002      	beq.n	80019a8 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80019a2:	7afb      	ldrb	r3, [r7, #11]
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d10f      	bne.n	80019c8 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d106      	bne.n	80019bc <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	f003 0303 	and.w	r3, r3, #3
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	e005      	b.n	80019c8 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	691b      	ldr	r3, [r3, #16]
 80019c2:	f003 0303 	and.w	r3, r3, #3
 80019c6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80019c8:	68fb      	ldr	r3, [r7, #12]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3714      	adds	r7, #20
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr

080019d4 <HAL_CAN_ResetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019dc:	2300      	movs	r3, #0
 80019de:	73fb      	strb	r3, [r7, #15]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019e6:	73bb      	strb	r3, [r7, #14]

  if ((state == HAL_CAN_STATE_READY) ||
 80019e8:	7bbb      	ldrb	r3, [r7, #14]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d002      	beq.n	80019f4 <HAL_CAN_ResetError+0x20>
 80019ee:	7bbb      	ldrb	r3, [r7, #14]
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d103      	bne.n	80019fc <HAL_CAN_ResetError+0x28>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Reset CAN error code */
    hcan->ErrorCode = 0U;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80019fa:	e007      	b.n	8001a0c <HAL_CAN_ResetError+0x38>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a00:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	625a      	str	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the status */
  return status;
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3714      	adds	r7, #20
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr

08001a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a28:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <__NVIC_SetPriorityGrouping+0x44>)
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a34:	4013      	ands	r3, r2
 8001a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a4a:	4a04      	ldr	r2, [pc, #16]	@ (8001a5c <__NVIC_SetPriorityGrouping+0x44>)
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	60d3      	str	r3, [r2, #12]
}
 8001a50:	bf00      	nop
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a64:	4b04      	ldr	r3, [pc, #16]	@ (8001a78 <__NVIC_GetPriorityGrouping+0x18>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	0a1b      	lsrs	r3, r3, #8
 8001a6a:	f003 0307 	and.w	r3, r3, #7
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	6039      	str	r1, [r7, #0]
 8001a86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	db0a      	blt.n	8001aa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	490c      	ldr	r1, [pc, #48]	@ (8001ac8 <__NVIC_SetPriority+0x4c>)
 8001a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9a:	0112      	lsls	r2, r2, #4
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aa4:	e00a      	b.n	8001abc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	b2da      	uxtb	r2, r3
 8001aaa:	4908      	ldr	r1, [pc, #32]	@ (8001acc <__NVIC_SetPriority+0x50>)
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	f003 030f 	and.w	r3, r3, #15
 8001ab2:	3b04      	subs	r3, #4
 8001ab4:	0112      	lsls	r2, r2, #4
 8001ab6:	b2d2      	uxtb	r2, r2
 8001ab8:	440b      	add	r3, r1
 8001aba:	761a      	strb	r2, [r3, #24]
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000e100 	.word	0xe000e100
 8001acc:	e000ed00 	.word	0xe000ed00

08001ad0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b089      	sub	sp, #36	@ 0x24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	f1c3 0307 	rsb	r3, r3, #7
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	bf28      	it	cs
 8001aee:	2304      	movcs	r3, #4
 8001af0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	3304      	adds	r3, #4
 8001af6:	2b06      	cmp	r3, #6
 8001af8:	d902      	bls.n	8001b00 <NVIC_EncodePriority+0x30>
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	3b03      	subs	r3, #3
 8001afe:	e000      	b.n	8001b02 <NVIC_EncodePriority+0x32>
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b04:	f04f 32ff 	mov.w	r2, #4294967295
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0e:	43da      	mvns	r2, r3
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	401a      	ands	r2, r3
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b18:	f04f 31ff 	mov.w	r1, #4294967295
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b22:	43d9      	mvns	r1, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b28:	4313      	orrs	r3, r2
         );
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3724      	adds	r7, #36	@ 0x24
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr

08001b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b44:	d301      	bcc.n	8001b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b46:	2301      	movs	r3, #1
 8001b48:	e00f      	b.n	8001b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b74 <SysTick_Config+0x40>)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b52:	210f      	movs	r1, #15
 8001b54:	f04f 30ff 	mov.w	r0, #4294967295
 8001b58:	f7ff ff90 	bl	8001a7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b5c:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <SysTick_Config+0x40>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b62:	4b04      	ldr	r3, [pc, #16]	@ (8001b74 <SysTick_Config+0x40>)
 8001b64:	2207      	movs	r2, #7
 8001b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	e000e010 	.word	0xe000e010

08001b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f7ff ff49 	bl	8001a18 <__NVIC_SetPriorityGrouping>
}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b086      	sub	sp, #24
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	4603      	mov	r3, r0
 8001b96:	60b9      	str	r1, [r7, #8]
 8001b98:	607a      	str	r2, [r7, #4]
 8001b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ba0:	f7ff ff5e 	bl	8001a60 <__NVIC_GetPriorityGrouping>
 8001ba4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	68b9      	ldr	r1, [r7, #8]
 8001baa:	6978      	ldr	r0, [r7, #20]
 8001bac:	f7ff ff90 	bl	8001ad0 <NVIC_EncodePriority>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff ff5f 	bl	8001a7c <__NVIC_SetPriority>
}
 8001bbe:	bf00      	nop
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b082      	sub	sp, #8
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7ff ffb0 	bl	8001b34 <SysTick_Config>
 8001bd4:	4603      	mov	r3, r0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b08b      	sub	sp, #44	@ 0x2c
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bea:	2300      	movs	r3, #0
 8001bec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bf2:	e169      	b.n	8001ec8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	69fa      	ldr	r2, [r7, #28]
 8001c04:	4013      	ands	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	f040 8158 	bne.w	8001ec2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	4a9a      	ldr	r2, [pc, #616]	@ (8001e80 <HAL_GPIO_Init+0x2a0>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d05e      	beq.n	8001cda <HAL_GPIO_Init+0xfa>
 8001c1c:	4a98      	ldr	r2, [pc, #608]	@ (8001e80 <HAL_GPIO_Init+0x2a0>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d875      	bhi.n	8001d0e <HAL_GPIO_Init+0x12e>
 8001c22:	4a98      	ldr	r2, [pc, #608]	@ (8001e84 <HAL_GPIO_Init+0x2a4>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d058      	beq.n	8001cda <HAL_GPIO_Init+0xfa>
 8001c28:	4a96      	ldr	r2, [pc, #600]	@ (8001e84 <HAL_GPIO_Init+0x2a4>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d86f      	bhi.n	8001d0e <HAL_GPIO_Init+0x12e>
 8001c2e:	4a96      	ldr	r2, [pc, #600]	@ (8001e88 <HAL_GPIO_Init+0x2a8>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d052      	beq.n	8001cda <HAL_GPIO_Init+0xfa>
 8001c34:	4a94      	ldr	r2, [pc, #592]	@ (8001e88 <HAL_GPIO_Init+0x2a8>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d869      	bhi.n	8001d0e <HAL_GPIO_Init+0x12e>
 8001c3a:	4a94      	ldr	r2, [pc, #592]	@ (8001e8c <HAL_GPIO_Init+0x2ac>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d04c      	beq.n	8001cda <HAL_GPIO_Init+0xfa>
 8001c40:	4a92      	ldr	r2, [pc, #584]	@ (8001e8c <HAL_GPIO_Init+0x2ac>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d863      	bhi.n	8001d0e <HAL_GPIO_Init+0x12e>
 8001c46:	4a92      	ldr	r2, [pc, #584]	@ (8001e90 <HAL_GPIO_Init+0x2b0>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d046      	beq.n	8001cda <HAL_GPIO_Init+0xfa>
 8001c4c:	4a90      	ldr	r2, [pc, #576]	@ (8001e90 <HAL_GPIO_Init+0x2b0>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d85d      	bhi.n	8001d0e <HAL_GPIO_Init+0x12e>
 8001c52:	2b12      	cmp	r3, #18
 8001c54:	d82a      	bhi.n	8001cac <HAL_GPIO_Init+0xcc>
 8001c56:	2b12      	cmp	r3, #18
 8001c58:	d859      	bhi.n	8001d0e <HAL_GPIO_Init+0x12e>
 8001c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c60 <HAL_GPIO_Init+0x80>)
 8001c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c60:	08001cdb 	.word	0x08001cdb
 8001c64:	08001cb5 	.word	0x08001cb5
 8001c68:	08001cc7 	.word	0x08001cc7
 8001c6c:	08001d09 	.word	0x08001d09
 8001c70:	08001d0f 	.word	0x08001d0f
 8001c74:	08001d0f 	.word	0x08001d0f
 8001c78:	08001d0f 	.word	0x08001d0f
 8001c7c:	08001d0f 	.word	0x08001d0f
 8001c80:	08001d0f 	.word	0x08001d0f
 8001c84:	08001d0f 	.word	0x08001d0f
 8001c88:	08001d0f 	.word	0x08001d0f
 8001c8c:	08001d0f 	.word	0x08001d0f
 8001c90:	08001d0f 	.word	0x08001d0f
 8001c94:	08001d0f 	.word	0x08001d0f
 8001c98:	08001d0f 	.word	0x08001d0f
 8001c9c:	08001d0f 	.word	0x08001d0f
 8001ca0:	08001d0f 	.word	0x08001d0f
 8001ca4:	08001cbd 	.word	0x08001cbd
 8001ca8:	08001cd1 	.word	0x08001cd1
 8001cac:	4a79      	ldr	r2, [pc, #484]	@ (8001e94 <HAL_GPIO_Init+0x2b4>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d013      	beq.n	8001cda <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cb2:	e02c      	b.n	8001d0e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	623b      	str	r3, [r7, #32]
          break;
 8001cba:	e029      	b.n	8001d10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	623b      	str	r3, [r7, #32]
          break;
 8001cc4:	e024      	b.n	8001d10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	3308      	adds	r3, #8
 8001ccc:	623b      	str	r3, [r7, #32]
          break;
 8001cce:	e01f      	b.n	8001d10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	330c      	adds	r3, #12
 8001cd6:	623b      	str	r3, [r7, #32]
          break;
 8001cd8:	e01a      	b.n	8001d10 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d102      	bne.n	8001ce8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ce2:	2304      	movs	r3, #4
 8001ce4:	623b      	str	r3, [r7, #32]
          break;
 8001ce6:	e013      	b.n	8001d10 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d105      	bne.n	8001cfc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cf0:	2308      	movs	r3, #8
 8001cf2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69fa      	ldr	r2, [r7, #28]
 8001cf8:	611a      	str	r2, [r3, #16]
          break;
 8001cfa:	e009      	b.n	8001d10 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cfc:	2308      	movs	r3, #8
 8001cfe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	69fa      	ldr	r2, [r7, #28]
 8001d04:	615a      	str	r2, [r3, #20]
          break;
 8001d06:	e003      	b.n	8001d10 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	623b      	str	r3, [r7, #32]
          break;
 8001d0c:	e000      	b.n	8001d10 <HAL_GPIO_Init+0x130>
          break;
 8001d0e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	2bff      	cmp	r3, #255	@ 0xff
 8001d14:	d801      	bhi.n	8001d1a <HAL_GPIO_Init+0x13a>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	e001      	b.n	8001d1e <HAL_GPIO_Init+0x13e>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	3304      	adds	r3, #4
 8001d1e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	2bff      	cmp	r3, #255	@ 0xff
 8001d24:	d802      	bhi.n	8001d2c <HAL_GPIO_Init+0x14c>
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	e002      	b.n	8001d32 <HAL_GPIO_Init+0x152>
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2e:	3b08      	subs	r3, #8
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	210f      	movs	r1, #15
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d40:	43db      	mvns	r3, r3
 8001d42:	401a      	ands	r2, r3
 8001d44:	6a39      	ldr	r1, [r7, #32]
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	fa01 f303 	lsl.w	r3, r1, r3
 8001d4c:	431a      	orrs	r2, r3
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f000 80b1 	beq.w	8001ec2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d60:	4b4d      	ldr	r3, [pc, #308]	@ (8001e98 <HAL_GPIO_Init+0x2b8>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	4a4c      	ldr	r2, [pc, #304]	@ (8001e98 <HAL_GPIO_Init+0x2b8>)
 8001d66:	f043 0301 	orr.w	r3, r3, #1
 8001d6a:	6193      	str	r3, [r2, #24]
 8001d6c:	4b4a      	ldr	r3, [pc, #296]	@ (8001e98 <HAL_GPIO_Init+0x2b8>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d78:	4a48      	ldr	r2, [pc, #288]	@ (8001e9c <HAL_GPIO_Init+0x2bc>)
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7c:	089b      	lsrs	r3, r3, #2
 8001d7e:	3302      	adds	r3, #2
 8001d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d84:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d88:	f003 0303 	and.w	r3, r3, #3
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	220f      	movs	r2, #15
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	43db      	mvns	r3, r3
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a40      	ldr	r2, [pc, #256]	@ (8001ea0 <HAL_GPIO_Init+0x2c0>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d013      	beq.n	8001dcc <HAL_GPIO_Init+0x1ec>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a3f      	ldr	r2, [pc, #252]	@ (8001ea4 <HAL_GPIO_Init+0x2c4>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d00d      	beq.n	8001dc8 <HAL_GPIO_Init+0x1e8>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4a3e      	ldr	r2, [pc, #248]	@ (8001ea8 <HAL_GPIO_Init+0x2c8>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d007      	beq.n	8001dc4 <HAL_GPIO_Init+0x1e4>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4a3d      	ldr	r2, [pc, #244]	@ (8001eac <HAL_GPIO_Init+0x2cc>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d101      	bne.n	8001dc0 <HAL_GPIO_Init+0x1e0>
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e006      	b.n	8001dce <HAL_GPIO_Init+0x1ee>
 8001dc0:	2304      	movs	r3, #4
 8001dc2:	e004      	b.n	8001dce <HAL_GPIO_Init+0x1ee>
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	e002      	b.n	8001dce <HAL_GPIO_Init+0x1ee>
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e000      	b.n	8001dce <HAL_GPIO_Init+0x1ee>
 8001dcc:	2300      	movs	r3, #0
 8001dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dd0:	f002 0203 	and.w	r2, r2, #3
 8001dd4:	0092      	lsls	r2, r2, #2
 8001dd6:	4093      	lsls	r3, r2
 8001dd8:	68fa      	ldr	r2, [r7, #12]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dde:	492f      	ldr	r1, [pc, #188]	@ (8001e9c <HAL_GPIO_Init+0x2bc>)
 8001de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de2:	089b      	lsrs	r3, r3, #2
 8001de4:	3302      	adds	r3, #2
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d006      	beq.n	8001e06 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001df8:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	492c      	ldr	r1, [pc, #176]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	600b      	str	r3, [r1, #0]
 8001e04:	e006      	b.n	8001e14 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e06:	4b2a      	ldr	r3, [pc, #168]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	4928      	ldr	r1, [pc, #160]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e10:	4013      	ands	r3, r2
 8001e12:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d006      	beq.n	8001e2e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e20:	4b23      	ldr	r3, [pc, #140]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	4922      	ldr	r1, [pc, #136]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	604b      	str	r3, [r1, #4]
 8001e2c:	e006      	b.n	8001e3c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e2e:	4b20      	ldr	r3, [pc, #128]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e30:	685a      	ldr	r2, [r3, #4]
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	43db      	mvns	r3, r3
 8001e36:	491e      	ldr	r1, [pc, #120]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e38:	4013      	ands	r3, r2
 8001e3a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d006      	beq.n	8001e56 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e48:	4b19      	ldr	r3, [pc, #100]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	4918      	ldr	r1, [pc, #96]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	608b      	str	r3, [r1, #8]
 8001e54:	e006      	b.n	8001e64 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e56:	4b16      	ldr	r3, [pc, #88]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e58:	689a      	ldr	r2, [r3, #8]
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	4914      	ldr	r1, [pc, #80]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d021      	beq.n	8001eb4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e70:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e72:	68da      	ldr	r2, [r3, #12]
 8001e74:	490e      	ldr	r1, [pc, #56]	@ (8001eb0 <HAL_GPIO_Init+0x2d0>)
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	60cb      	str	r3, [r1, #12]
 8001e7c:	e021      	b.n	8001ec2 <HAL_GPIO_Init+0x2e2>
 8001e7e:	bf00      	nop
 8001e80:	10320000 	.word	0x10320000
 8001e84:	10310000 	.word	0x10310000
 8001e88:	10220000 	.word	0x10220000
 8001e8c:	10210000 	.word	0x10210000
 8001e90:	10120000 	.word	0x10120000
 8001e94:	10110000 	.word	0x10110000
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	40010000 	.word	0x40010000
 8001ea0:	40010800 	.word	0x40010800
 8001ea4:	40010c00 	.word	0x40010c00
 8001ea8:	40011000 	.word	0x40011000
 8001eac:	40011400 	.word	0x40011400
 8001eb0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee4 <HAL_GPIO_Init+0x304>)
 8001eb6:	68da      	ldr	r2, [r3, #12]
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	43db      	mvns	r3, r3
 8001ebc:	4909      	ldr	r1, [pc, #36]	@ (8001ee4 <HAL_GPIO_Init+0x304>)
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ece:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f47f ae8e 	bne.w	8001bf4 <HAL_GPIO_Init+0x14>
  }
}
 8001ed8:	bf00      	nop
 8001eda:	bf00      	nop
 8001edc:	372c      	adds	r7, #44	@ 0x2c
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr
 8001ee4:	40010400 	.word	0x40010400

08001ee8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689a      	ldr	r2, [r3, #8]
 8001ef8:	887b      	ldrh	r3, [r7, #2]
 8001efa:	4013      	ands	r3, r2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d002      	beq.n	8001f06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f00:	2301      	movs	r3, #1
 8001f02:	73fb      	strb	r3, [r7, #15]
 8001f04:	e001      	b.n	8001f0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f06:	2300      	movs	r3, #0
 8001f08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr

08001f16 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	460b      	mov	r3, r1
 8001f20:	807b      	strh	r3, [r7, #2]
 8001f22:	4613      	mov	r3, r2
 8001f24:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f26:	787b      	ldrb	r3, [r7, #1]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d003      	beq.n	8001f34 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f2c:	887a      	ldrh	r2, [r7, #2]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f32:	e003      	b.n	8001f3c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f34:	887b      	ldrh	r3, [r7, #2]
 8001f36:	041a      	lsls	r2, r3, #16
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	611a      	str	r2, [r3, #16]
}
 8001f3c:	bf00      	nop
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr
	...

08001f48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b086      	sub	sp, #24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d101      	bne.n	8001f5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e304      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 8087 	beq.w	8002076 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f68:	4b92      	ldr	r3, [pc, #584]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f003 030c 	and.w	r3, r3, #12
 8001f70:	2b04      	cmp	r3, #4
 8001f72:	d00c      	beq.n	8001f8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f74:	4b8f      	ldr	r3, [pc, #572]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 030c 	and.w	r3, r3, #12
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	d112      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x5e>
 8001f80:	4b8c      	ldr	r3, [pc, #560]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f8c:	d10b      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f8e:	4b89      	ldr	r3, [pc, #548]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d06c      	beq.n	8002074 <HAL_RCC_OscConfig+0x12c>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d168      	bne.n	8002074 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e2de      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fae:	d106      	bne.n	8001fbe <HAL_RCC_OscConfig+0x76>
 8001fb0:	4b80      	ldr	r3, [pc, #512]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a7f      	ldr	r2, [pc, #508]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001fb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fba:	6013      	str	r3, [r2, #0]
 8001fbc:	e02e      	b.n	800201c <HAL_RCC_OscConfig+0xd4>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d10c      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x98>
 8001fc6:	4b7b      	ldr	r3, [pc, #492]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a7a      	ldr	r2, [pc, #488]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001fcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fd0:	6013      	str	r3, [r2, #0]
 8001fd2:	4b78      	ldr	r3, [pc, #480]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a77      	ldr	r2, [pc, #476]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001fd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fdc:	6013      	str	r3, [r2, #0]
 8001fde:	e01d      	b.n	800201c <HAL_RCC_OscConfig+0xd4>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fe8:	d10c      	bne.n	8002004 <HAL_RCC_OscConfig+0xbc>
 8001fea:	4b72      	ldr	r3, [pc, #456]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a71      	ldr	r2, [pc, #452]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001ff0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ff4:	6013      	str	r3, [r2, #0]
 8001ff6:	4b6f      	ldr	r3, [pc, #444]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a6e      	ldr	r2, [pc, #440]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8001ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002000:	6013      	str	r3, [r2, #0]
 8002002:	e00b      	b.n	800201c <HAL_RCC_OscConfig+0xd4>
 8002004:	4b6b      	ldr	r3, [pc, #428]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a6a      	ldr	r2, [pc, #424]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 800200a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800200e:	6013      	str	r3, [r2, #0]
 8002010:	4b68      	ldr	r3, [pc, #416]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a67      	ldr	r2, [pc, #412]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8002016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800201a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d013      	beq.n	800204c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002024:	f7ff f842 	bl	80010ac <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800202c:	f7ff f83e 	bl	80010ac <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b64      	cmp	r3, #100	@ 0x64
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e292      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800203e:	4b5d      	ldr	r3, [pc, #372]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d0f0      	beq.n	800202c <HAL_RCC_OscConfig+0xe4>
 800204a:	e014      	b.n	8002076 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204c:	f7ff f82e 	bl	80010ac <HAL_GetTick>
 8002050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002052:	e008      	b.n	8002066 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002054:	f7ff f82a 	bl	80010ac <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b64      	cmp	r3, #100	@ 0x64
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e27e      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002066:	4b53      	ldr	r3, [pc, #332]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1f0      	bne.n	8002054 <HAL_RCC_OscConfig+0x10c>
 8002072:	e000      	b.n	8002076 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002074:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d063      	beq.n	800214a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002082:	4b4c      	ldr	r3, [pc, #304]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f003 030c 	and.w	r3, r3, #12
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00b      	beq.n	80020a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800208e:	4b49      	ldr	r3, [pc, #292]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f003 030c 	and.w	r3, r3, #12
 8002096:	2b08      	cmp	r3, #8
 8002098:	d11c      	bne.n	80020d4 <HAL_RCC_OscConfig+0x18c>
 800209a:	4b46      	ldr	r3, [pc, #280]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d116      	bne.n	80020d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020a6:	4b43      	ldr	r3, [pc, #268]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d005      	beq.n	80020be <HAL_RCC_OscConfig+0x176>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d001      	beq.n	80020be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e252      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020be:	4b3d      	ldr	r3, [pc, #244]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	4939      	ldr	r1, [pc, #228]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 80020ce:	4313      	orrs	r3, r2
 80020d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020d2:	e03a      	b.n	800214a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	695b      	ldr	r3, [r3, #20]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d020      	beq.n	800211e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020dc:	4b36      	ldr	r3, [pc, #216]	@ (80021b8 <HAL_RCC_OscConfig+0x270>)
 80020de:	2201      	movs	r2, #1
 80020e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e2:	f7fe ffe3 	bl	80010ac <HAL_GetTick>
 80020e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e8:	e008      	b.n	80020fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ea:	f7fe ffdf 	bl	80010ac <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d901      	bls.n	80020fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e233      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020fc:	4b2d      	ldr	r3, [pc, #180]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0302 	and.w	r3, r3, #2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d0f0      	beq.n	80020ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002108:	4b2a      	ldr	r3, [pc, #168]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	699b      	ldr	r3, [r3, #24]
 8002114:	00db      	lsls	r3, r3, #3
 8002116:	4927      	ldr	r1, [pc, #156]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8002118:	4313      	orrs	r3, r2
 800211a:	600b      	str	r3, [r1, #0]
 800211c:	e015      	b.n	800214a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800211e:	4b26      	ldr	r3, [pc, #152]	@ (80021b8 <HAL_RCC_OscConfig+0x270>)
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002124:	f7fe ffc2 	bl	80010ac <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800212c:	f7fe ffbe 	bl	80010ac <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e212      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800213e:	4b1d      	ldr	r3, [pc, #116]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f0      	bne.n	800212c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0308 	and.w	r3, r3, #8
 8002152:	2b00      	cmp	r3, #0
 8002154:	d03a      	beq.n	80021cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d019      	beq.n	8002192 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800215e:	4b17      	ldr	r3, [pc, #92]	@ (80021bc <HAL_RCC_OscConfig+0x274>)
 8002160:	2201      	movs	r2, #1
 8002162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002164:	f7fe ffa2 	bl	80010ac <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800216c:	f7fe ff9e 	bl	80010ac <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e1f2      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800217e:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <HAL_RCC_OscConfig+0x26c>)
 8002180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d0f0      	beq.n	800216c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800218a:	2001      	movs	r0, #1
 800218c:	f000 fbba 	bl	8002904 <RCC_Delay>
 8002190:	e01c      	b.n	80021cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002192:	4b0a      	ldr	r3, [pc, #40]	@ (80021bc <HAL_RCC_OscConfig+0x274>)
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002198:	f7fe ff88 	bl	80010ac <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800219e:	e00f      	b.n	80021c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a0:	f7fe ff84 	bl	80010ac <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d908      	bls.n	80021c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e1d8      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
 80021b2:	bf00      	nop
 80021b4:	40021000 	.word	0x40021000
 80021b8:	42420000 	.word	0x42420000
 80021bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021c0:	4b9b      	ldr	r3, [pc, #620]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80021c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1e9      	bne.n	80021a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f000 80a6 	beq.w	8002326 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021da:	2300      	movs	r3, #0
 80021dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021de:	4b94      	ldr	r3, [pc, #592]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d10d      	bne.n	8002206 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ea:	4b91      	ldr	r3, [pc, #580]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	4a90      	ldr	r2, [pc, #576]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80021f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021f4:	61d3      	str	r3, [r2, #28]
 80021f6:	4b8e      	ldr	r3, [pc, #568]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021fe:	60bb      	str	r3, [r7, #8]
 8002200:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002202:	2301      	movs	r3, #1
 8002204:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002206:	4b8b      	ldr	r3, [pc, #556]	@ (8002434 <HAL_RCC_OscConfig+0x4ec>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800220e:	2b00      	cmp	r3, #0
 8002210:	d118      	bne.n	8002244 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002212:	4b88      	ldr	r3, [pc, #544]	@ (8002434 <HAL_RCC_OscConfig+0x4ec>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a87      	ldr	r2, [pc, #540]	@ (8002434 <HAL_RCC_OscConfig+0x4ec>)
 8002218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800221c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800221e:	f7fe ff45 	bl	80010ac <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002226:	f7fe ff41 	bl	80010ac <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b64      	cmp	r3, #100	@ 0x64
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e195      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002238:	4b7e      	ldr	r3, [pc, #504]	@ (8002434 <HAL_RCC_OscConfig+0x4ec>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0f0      	beq.n	8002226 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d106      	bne.n	800225a <HAL_RCC_OscConfig+0x312>
 800224c:	4b78      	ldr	r3, [pc, #480]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 800224e:	6a1b      	ldr	r3, [r3, #32]
 8002250:	4a77      	ldr	r2, [pc, #476]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002252:	f043 0301 	orr.w	r3, r3, #1
 8002256:	6213      	str	r3, [r2, #32]
 8002258:	e02d      	b.n	80022b6 <HAL_RCC_OscConfig+0x36e>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10c      	bne.n	800227c <HAL_RCC_OscConfig+0x334>
 8002262:	4b73      	ldr	r3, [pc, #460]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002264:	6a1b      	ldr	r3, [r3, #32]
 8002266:	4a72      	ldr	r2, [pc, #456]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002268:	f023 0301 	bic.w	r3, r3, #1
 800226c:	6213      	str	r3, [r2, #32]
 800226e:	4b70      	ldr	r3, [pc, #448]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	4a6f      	ldr	r2, [pc, #444]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002274:	f023 0304 	bic.w	r3, r3, #4
 8002278:	6213      	str	r3, [r2, #32]
 800227a:	e01c      	b.n	80022b6 <HAL_RCC_OscConfig+0x36e>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	2b05      	cmp	r3, #5
 8002282:	d10c      	bne.n	800229e <HAL_RCC_OscConfig+0x356>
 8002284:	4b6a      	ldr	r3, [pc, #424]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	4a69      	ldr	r2, [pc, #420]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 800228a:	f043 0304 	orr.w	r3, r3, #4
 800228e:	6213      	str	r3, [r2, #32]
 8002290:	4b67      	ldr	r3, [pc, #412]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	4a66      	ldr	r2, [pc, #408]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002296:	f043 0301 	orr.w	r3, r3, #1
 800229a:	6213      	str	r3, [r2, #32]
 800229c:	e00b      	b.n	80022b6 <HAL_RCC_OscConfig+0x36e>
 800229e:	4b64      	ldr	r3, [pc, #400]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80022a0:	6a1b      	ldr	r3, [r3, #32]
 80022a2:	4a63      	ldr	r2, [pc, #396]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80022a4:	f023 0301 	bic.w	r3, r3, #1
 80022a8:	6213      	str	r3, [r2, #32]
 80022aa:	4b61      	ldr	r3, [pc, #388]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80022ac:	6a1b      	ldr	r3, [r3, #32]
 80022ae:	4a60      	ldr	r2, [pc, #384]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80022b0:	f023 0304 	bic.w	r3, r3, #4
 80022b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d015      	beq.n	80022ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022be:	f7fe fef5 	bl	80010ac <HAL_GetTick>
 80022c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022c4:	e00a      	b.n	80022dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022c6:	f7fe fef1 	bl	80010ac <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e143      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022dc:	4b54      	ldr	r3, [pc, #336]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0ee      	beq.n	80022c6 <HAL_RCC_OscConfig+0x37e>
 80022e8:	e014      	b.n	8002314 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ea:	f7fe fedf 	bl	80010ac <HAL_GetTick>
 80022ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022f0:	e00a      	b.n	8002308 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022f2:	f7fe fedb 	bl	80010ac <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002300:	4293      	cmp	r3, r2
 8002302:	d901      	bls.n	8002308 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002304:	2303      	movs	r3, #3
 8002306:	e12d      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002308:	4b49      	ldr	r3, [pc, #292]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	f003 0302 	and.w	r3, r3, #2
 8002310:	2b00      	cmp	r3, #0
 8002312:	d1ee      	bne.n	80022f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002314:	7dfb      	ldrb	r3, [r7, #23]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d105      	bne.n	8002326 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800231a:	4b45      	ldr	r3, [pc, #276]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 800231c:	69db      	ldr	r3, [r3, #28]
 800231e:	4a44      	ldr	r2, [pc, #272]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002320:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002324:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800232a:	2b00      	cmp	r3, #0
 800232c:	f000 808c 	beq.w	8002448 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002330:	4b3f      	ldr	r3, [pc, #252]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800233c:	d10e      	bne.n	800235c <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800233e:	4b3c      	ldr	r3, [pc, #240]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002346:	2b08      	cmp	r3, #8
 8002348:	d108      	bne.n	800235c <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 800234a:	4b39      	ldr	r3, [pc, #228]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 800234c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8002352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002356:	d101      	bne.n	800235c <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e103      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002360:	2b02      	cmp	r3, #2
 8002362:	d14e      	bne.n	8002402 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8002364:	4b32      	ldr	r3, [pc, #200]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d009      	beq.n	8002384 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8002370:	4b2f      	ldr	r3, [pc, #188]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002374:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 800237c:	429a      	cmp	r2, r3
 800237e:	d001      	beq.n	8002384 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e0ef      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8002384:	4b2c      	ldr	r3, [pc, #176]	@ (8002438 <HAL_RCC_OscConfig+0x4f0>)
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238a:	f7fe fe8f 	bl	80010ac <HAL_GetTick>
 800238e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8002390:	e008      	b.n	80023a4 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002392:	f7fe fe8b 	bl	80010ac <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b64      	cmp	r3, #100	@ 0x64
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e0df      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80023a4:	4b22      	ldr	r3, [pc, #136]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d1f0      	bne.n	8002392 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80023b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80023b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023bc:	491c      	ldr	r1, [pc, #112]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80023c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80023c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ce:	4918      	ldr	r1, [pc, #96]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 80023d4:	4b18      	ldr	r3, [pc, #96]	@ (8002438 <HAL_RCC_OscConfig+0x4f0>)
 80023d6:	2201      	movs	r2, #1
 80023d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023da:	f7fe fe67 	bl	80010ac <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80023e2:	f7fe fe63 	bl	80010ac <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b64      	cmp	r3, #100	@ 0x64
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e0b7      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80023f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCC_OscConfig+0x49a>
 8002400:	e022      	b.n	8002448 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8002402:	4b0b      	ldr	r3, [pc, #44]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002406:	4a0a      	ldr	r2, [pc, #40]	@ (8002430 <HAL_RCC_OscConfig+0x4e8>)
 8002408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800240c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800240e:	4b0a      	ldr	r3, [pc, #40]	@ (8002438 <HAL_RCC_OscConfig+0x4f0>)
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002414:	f7fe fe4a 	bl	80010ac <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 800241a:	e00f      	b.n	800243c <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800241c:	f7fe fe46 	bl	80010ac <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b64      	cmp	r3, #100	@ 0x64
 8002428:	d908      	bls.n	800243c <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e09a      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
 800242e:	bf00      	nop
 8002430:	40021000 	.word	0x40021000
 8002434:	40007000 	.word	0x40007000
 8002438:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 800243c:	4b4b      	ldr	r3, [pc, #300]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d1e9      	bne.n	800241c <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	2b00      	cmp	r3, #0
 800244e:	f000 8088 	beq.w	8002562 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002452:	4b46      	ldr	r3, [pc, #280]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 030c 	and.w	r3, r3, #12
 800245a:	2b08      	cmp	r3, #8
 800245c:	d068      	beq.n	8002530 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	2b02      	cmp	r3, #2
 8002464:	d14d      	bne.n	8002502 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002466:	4b42      	ldr	r3, [pc, #264]	@ (8002570 <HAL_RCC_OscConfig+0x628>)
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800246c:	f7fe fe1e 	bl	80010ac <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002474:	f7fe fe1a 	bl	80010ac <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e06e      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002486:	4b39      	ldr	r3, [pc, #228]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1f0      	bne.n	8002474 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002496:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800249a:	d10f      	bne.n	80024bc <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 800249c:	4b33      	ldr	r3, [pc, #204]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 800249e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	4931      	ldr	r1, [pc, #196]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024aa:	4b30      	ldr	r3, [pc, #192]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 80024ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ae:	f023 020f 	bic.w	r2, r3, #15
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	492d      	ldr	r1, [pc, #180]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024bc:	4b2b      	ldr	r3, [pc, #172]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024cc:	430b      	orrs	r3, r1
 80024ce:	4927      	ldr	r1, [pc, #156]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024d4:	4b26      	ldr	r3, [pc, #152]	@ (8002570 <HAL_RCC_OscConfig+0x628>)
 80024d6:	2201      	movs	r2, #1
 80024d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024da:	f7fe fde7 	bl	80010ac <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024e0:	e008      	b.n	80024f4 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024e2:	f7fe fde3 	bl	80010ac <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d901      	bls.n	80024f4 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e037      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024f4:	4b1d      	ldr	r3, [pc, #116]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d0f0      	beq.n	80024e2 <HAL_RCC_OscConfig+0x59a>
 8002500:	e02f      	b.n	8002562 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002502:	4b1b      	ldr	r3, [pc, #108]	@ (8002570 <HAL_RCC_OscConfig+0x628>)
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002508:	f7fe fdd0 	bl	80010ac <HAL_GetTick>
 800250c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002510:	f7fe fdcc 	bl	80010ac <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e020      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002522:	4b12      	ldr	r3, [pc, #72]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1f0      	bne.n	8002510 <HAL_RCC_OscConfig+0x5c8>
 800252e:	e018      	b.n	8002562 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d101      	bne.n	800253c <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e013      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800253c:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <HAL_RCC_OscConfig+0x624>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254c:	429a      	cmp	r2, r3
 800254e:	d106      	bne.n	800255e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255a:	429a      	cmp	r2, r3
 800255c:	d001      	beq.n	8002562 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e000      	b.n	8002564 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	40021000 	.word	0x40021000
 8002570:	42420060 	.word	0x42420060

08002574 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d101      	bne.n	8002588 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e0d0      	b.n	800272a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002588:	4b6a      	ldr	r3, [pc, #424]	@ (8002734 <HAL_RCC_ClockConfig+0x1c0>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0307 	and.w	r3, r3, #7
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	429a      	cmp	r2, r3
 8002594:	d910      	bls.n	80025b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002596:	4b67      	ldr	r3, [pc, #412]	@ (8002734 <HAL_RCC_ClockConfig+0x1c0>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f023 0207 	bic.w	r2, r3, #7
 800259e:	4965      	ldr	r1, [pc, #404]	@ (8002734 <HAL_RCC_ClockConfig+0x1c0>)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025a6:	4b63      	ldr	r3, [pc, #396]	@ (8002734 <HAL_RCC_ClockConfig+0x1c0>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	683a      	ldr	r2, [r7, #0]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d001      	beq.n	80025b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e0b8      	b.n	800272a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d020      	beq.n	8002606 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0304 	and.w	r3, r3, #4
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d005      	beq.n	80025dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025d0:	4b59      	ldr	r3, [pc, #356]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	4a58      	ldr	r2, [pc, #352]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 80025d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80025da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0308 	and.w	r3, r3, #8
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025e8:	4b53      	ldr	r3, [pc, #332]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	4a52      	ldr	r2, [pc, #328]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 80025ee:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80025f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025f4:	4b50      	ldr	r3, [pc, #320]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	494d      	ldr	r1, [pc, #308]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 8002602:	4313      	orrs	r3, r2
 8002604:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	2b00      	cmp	r3, #0
 8002610:	d040      	beq.n	8002694 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d107      	bne.n	800262a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800261a:	4b47      	ldr	r3, [pc, #284]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d115      	bne.n	8002652 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e07f      	b.n	800272a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2b02      	cmp	r3, #2
 8002630:	d107      	bne.n	8002642 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002632:	4b41      	ldr	r3, [pc, #260]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d109      	bne.n	8002652 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e073      	b.n	800272a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002642:	4b3d      	ldr	r3, [pc, #244]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e06b      	b.n	800272a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002652:	4b39      	ldr	r3, [pc, #228]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f023 0203 	bic.w	r2, r3, #3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	4936      	ldr	r1, [pc, #216]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 8002660:	4313      	orrs	r3, r2
 8002662:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002664:	f7fe fd22 	bl	80010ac <HAL_GetTick>
 8002668:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800266a:	e00a      	b.n	8002682 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800266c:	f7fe fd1e 	bl	80010ac <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800267a:	4293      	cmp	r3, r2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e053      	b.n	800272a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002682:	4b2d      	ldr	r3, [pc, #180]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f003 020c 	and.w	r2, r3, #12
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	429a      	cmp	r2, r3
 8002692:	d1eb      	bne.n	800266c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002694:	4b27      	ldr	r3, [pc, #156]	@ (8002734 <HAL_RCC_ClockConfig+0x1c0>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0307 	and.w	r3, r3, #7
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	429a      	cmp	r2, r3
 80026a0:	d210      	bcs.n	80026c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a2:	4b24      	ldr	r3, [pc, #144]	@ (8002734 <HAL_RCC_ClockConfig+0x1c0>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f023 0207 	bic.w	r2, r3, #7
 80026aa:	4922      	ldr	r1, [pc, #136]	@ (8002734 <HAL_RCC_ClockConfig+0x1c0>)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026b2:	4b20      	ldr	r3, [pc, #128]	@ (8002734 <HAL_RCC_ClockConfig+0x1c0>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	683a      	ldr	r2, [r7, #0]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d001      	beq.n	80026c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e032      	b.n	800272a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0304 	and.w	r3, r3, #4
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d008      	beq.n	80026e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026d0:	4b19      	ldr	r3, [pc, #100]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	4916      	ldr	r1, [pc, #88]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 80026de:	4313      	orrs	r3, r2
 80026e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0308 	and.w	r3, r3, #8
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d009      	beq.n	8002702 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026ee:	4b12      	ldr	r3, [pc, #72]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	691b      	ldr	r3, [r3, #16]
 80026fa:	00db      	lsls	r3, r3, #3
 80026fc:	490e      	ldr	r1, [pc, #56]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 80026fe:	4313      	orrs	r3, r2
 8002700:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002702:	f000 f821 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 8002706:	4602      	mov	r2, r0
 8002708:	4b0b      	ldr	r3, [pc, #44]	@ (8002738 <HAL_RCC_ClockConfig+0x1c4>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	091b      	lsrs	r3, r3, #4
 800270e:	f003 030f 	and.w	r3, r3, #15
 8002712:	490a      	ldr	r1, [pc, #40]	@ (800273c <HAL_RCC_ClockConfig+0x1c8>)
 8002714:	5ccb      	ldrb	r3, [r1, r3]
 8002716:	fa22 f303 	lsr.w	r3, r2, r3
 800271a:	4a09      	ldr	r2, [pc, #36]	@ (8002740 <HAL_RCC_ClockConfig+0x1cc>)
 800271c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800271e:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <HAL_RCC_ClockConfig+0x1d0>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4618      	mov	r0, r3
 8002724:	f7fe fc80 	bl	8001028 <HAL_InitTick>

  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	40022000 	.word	0x40022000
 8002738:	40021000 	.word	0x40021000
 800273c:	080029a0 	.word	0x080029a0
 8002740:	20000000 	.word	0x20000000
 8002744:	20000004 	.word	0x20000004

08002748 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800274c:	b099      	sub	sp, #100	@ 0x64
 800274e:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8002750:	4b66      	ldr	r3, [pc, #408]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002752:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8002756:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002758:	c407      	stmia	r4!, {r0, r1, r2}
 800275a:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 800275c:	4b64      	ldr	r3, [pc, #400]	@ (80028f0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800275e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002762:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002764:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002768:	2300      	movs	r3, #0
 800276a:	657b      	str	r3, [r7, #84]	@ 0x54
 800276c:	2300      	movs	r3, #0
 800276e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002770:	2300      	movs	r3, #0
 8002772:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002774:	2300      	movs	r3, #0
 8002776:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t sysclockfreq = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	65bb      	str	r3, [r7, #88]	@ 0x58
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 800277c:	2300      	movs	r3, #0
 800277e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002780:	2300      	movs	r3, #0
 8002782:	647b      	str	r3, [r7, #68]	@ 0x44
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002784:	4b5b      	ldr	r3, [pc, #364]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800278a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800278c:	f003 030c 	and.w	r3, r3, #12
 8002790:	2b04      	cmp	r3, #4
 8002792:	d002      	beq.n	800279a <HAL_RCC_GetSysClockFreq+0x52>
 8002794:	2b08      	cmp	r3, #8
 8002796:	d003      	beq.n	80027a0 <HAL_RCC_GetSysClockFreq+0x58>
 8002798:	e09f      	b.n	80028da <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800279a:	4b57      	ldr	r3, [pc, #348]	@ (80028f8 <HAL_RCC_GetSysClockFreq+0x1b0>)
 800279c:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 800279e:	e09f      	b.n	80028e0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027a2:	0c9b      	lsrs	r3, r3, #18
 80027a4:	f003 030f 	and.w	r3, r3, #15
 80027a8:	3340      	adds	r3, #64	@ 0x40
 80027aa:	f107 0220 	add.w	r2, r7, #32
 80027ae:	4413      	add	r3, r2
 80027b0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80027b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f000 8084 	beq.w	80028ca <HAL_RCC_GetSysClockFreq+0x182>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80027c2:	4b4c      	ldr	r3, [pc, #304]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80027c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	3340      	adds	r3, #64	@ 0x40
 80027cc:	f107 0220 	add.w	r2, r7, #32
 80027d0:	4413      	add	r3, r2
 80027d2:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 80027d6:	653b      	str	r3, [r7, #80]	@ 0x50
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80027d8:	4b46      	ldr	r3, [pc, #280]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80027da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d060      	beq.n	80028a6 <HAL_RCC_GetSysClockFreq+0x15e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80027e4:	4b43      	ldr	r3, [pc, #268]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80027e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027e8:	091b      	lsrs	r3, r3, #4
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	3301      	adds	r3, #1
 80027f0:	64bb      	str	r3, [r7, #72]	@ 0x48
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80027f2:	4b40      	ldr	r3, [pc, #256]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80027f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f6:	0a1b      	lsrs	r3, r3, #8
 80027f8:	f003 030f 	and.w	r3, r3, #15
 80027fc:	3302      	adds	r3, #2
 80027fe:	647b      	str	r3, [r7, #68]	@ 0x44
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8002800:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002802:	2200      	movs	r2, #0
 8002804:	613b      	str	r3, [r7, #16]
 8002806:	617a      	str	r2, [r7, #20]
 8002808:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800280a:	2200      	movs	r2, #0
 800280c:	61bb      	str	r3, [r7, #24]
 800280e:	61fa      	str	r2, [r7, #28]
 8002810:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002814:	4622      	mov	r2, r4
 8002816:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800281a:	4684      	mov	ip, r0
 800281c:	fb0c f202 	mul.w	r2, ip, r2
 8002820:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002824:	468c      	mov	ip, r1
 8002826:	4618      	mov	r0, r3
 8002828:	4621      	mov	r1, r4
 800282a:	4603      	mov	r3, r0
 800282c:	fb03 f30c 	mul.w	r3, r3, ip
 8002830:	4413      	add	r3, r2
 8002832:	4602      	mov	r2, r0
 8002834:	69b9      	ldr	r1, [r7, #24]
 8002836:	fba2 8901 	umull	r8, r9, r2, r1
 800283a:	444b      	add	r3, r9
 800283c:	4699      	mov	r9, r3
 800283e:	4b2e      	ldr	r3, [pc, #184]	@ (80028f8 <HAL_RCC_GetSysClockFreq+0x1b0>)
 8002840:	fb03 f209 	mul.w	r2, r3, r9
 8002844:	2300      	movs	r3, #0
 8002846:	fb03 f308 	mul.w	r3, r3, r8
 800284a:	4413      	add	r3, r2
 800284c:	4a2a      	ldr	r2, [pc, #168]	@ (80028f8 <HAL_RCC_GetSysClockFreq+0x1b0>)
 800284e:	fba8 ab02 	umull	sl, fp, r8, r2
 8002852:	445b      	add	r3, fp
 8002854:	469b      	mov	fp, r3
 8002856:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002858:	2200      	movs	r2, #0
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	60fa      	str	r2, [r7, #12]
 800285e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002860:	2200      	movs	r2, #0
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	607a      	str	r2, [r7, #4]
 8002866:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800286a:	4622      	mov	r2, r4
 800286c:	e9d7 8900 	ldrd	r8, r9, [r7]
 8002870:	4641      	mov	r1, r8
 8002872:	fb01 f202 	mul.w	r2, r1, r2
 8002876:	46cc      	mov	ip, r9
 8002878:	4618      	mov	r0, r3
 800287a:	4621      	mov	r1, r4
 800287c:	4603      	mov	r3, r0
 800287e:	fb03 f30c 	mul.w	r3, r3, ip
 8002882:	4413      	add	r3, r2
 8002884:	4602      	mov	r2, r0
 8002886:	4641      	mov	r1, r8
 8002888:	fba2 5601 	umull	r5, r6, r2, r1
 800288c:	4433      	add	r3, r6
 800288e:	461e      	mov	r6, r3
 8002890:	462a      	mov	r2, r5
 8002892:	4633      	mov	r3, r6
 8002894:	4650      	mov	r0, sl
 8002896:	4659      	mov	r1, fp
 8002898:	f7fd fcc4 	bl	8000224 <__aeabi_uldivmod>
 800289c:	4602      	mov	r2, r0
 800289e:	460b      	mov	r3, r1
 80028a0:	4613      	mov	r3, r2
 80028a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028a4:	e007      	b.n	80028b6 <HAL_RCC_GetSysClockFreq+0x16e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 80028a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028a8:	4a13      	ldr	r2, [pc, #76]	@ (80028f8 <HAL_RCC_GetSysClockFreq+0x1b0>)
 80028aa:	fb03 f202 	mul.w	r2, r3, r2
 80028ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80028b6:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80028ba:	461a      	mov	r2, r3
 80028bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028be:	4293      	cmp	r3, r2
 80028c0:	d108      	bne.n	80028d4 <HAL_RCC_GetSysClockFreq+0x18c>
        {
          pllclk = pllclk / 2;
 80028c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028c4:	085b      	lsrs	r3, r3, #1
 80028c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028c8:	e004      	b.n	80028d4 <HAL_RCC_GetSysClockFreq+0x18c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028cc:	4a0b      	ldr	r2, [pc, #44]	@ (80028fc <HAL_RCC_GetSysClockFreq+0x1b4>)
 80028ce:	fb02 f303 	mul.w	r3, r2, r3
 80028d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }
      sysclockfreq = pllclk;
 80028d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028d6:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 80028d8:	e002      	b.n	80028e0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028da:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80028dc:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 80028de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3764      	adds	r7, #100	@ 0x64
 80028e6:	46bd      	mov	sp, r7
 80028e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028ec:	08002978 	.word	0x08002978
 80028f0:	08002988 	.word	0x08002988
 80028f4:	40021000 	.word	0x40021000
 80028f8:	017d7840 	.word	0x017d7840
 80028fc:	003d0900 	.word	0x003d0900
 8002900:	007a1200 	.word	0x007a1200

08002904 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800290c:	4b0a      	ldr	r3, [pc, #40]	@ (8002938 <RCC_Delay+0x34>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a0a      	ldr	r2, [pc, #40]	@ (800293c <RCC_Delay+0x38>)
 8002912:	fba2 2303 	umull	r2, r3, r2, r3
 8002916:	0a5b      	lsrs	r3, r3, #9
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	fb02 f303 	mul.w	r3, r2, r3
 800291e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002920:	bf00      	nop
  }
  while (Delay --);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	1e5a      	subs	r2, r3, #1
 8002926:	60fa      	str	r2, [r7, #12]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1f9      	bne.n	8002920 <RCC_Delay+0x1c>
}
 800292c:	bf00      	nop
 800292e:	bf00      	nop
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr
 8002938:	20000000 	.word	0x20000000
 800293c:	10624dd3 	.word	0x10624dd3

08002940 <memset>:
 8002940:	4603      	mov	r3, r0
 8002942:	4402      	add	r2, r0
 8002944:	4293      	cmp	r3, r2
 8002946:	d100      	bne.n	800294a <memset+0xa>
 8002948:	4770      	bx	lr
 800294a:	f803 1b01 	strb.w	r1, [r3], #1
 800294e:	e7f9      	b.n	8002944 <memset+0x4>

08002950 <_init>:
 8002950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002952:	bf00      	nop
 8002954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002956:	bc08      	pop	{r3}
 8002958:	469e      	mov	lr, r3
 800295a:	4770      	bx	lr

0800295c <_fini>:
 800295c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800295e:	bf00      	nop
 8002960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002962:	bc08      	pop	{r3}
 8002964:	469e      	mov	lr, r3
 8002966:	4770      	bx	lr
