// Seed: 2639522206
module module_0 (
    input tri0 id_0
);
  assign id_2 = -1'b0;
  assign id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    output wire id_4,
    input wand id_5,
    output logic id_6,
    id_13,
    input wor id_7,
    output uwire id_8,
    input wor id_9,
    input wor id_10,
    output supply0 id_11
);
  assign id_1 = -1;
  wire id_14;
  wire id_15;
  supply1 id_16 = 1;
  module_0 modCall_1 (id_9);
  assign modCall_1.id_0 = 0;
  final id_6 <= 1;
  assign id_2 = id_0;
endmodule
