

================================================================
== Vivado HLS Report for 'simple'
================================================================
* Date:           Thu Mar  8 11:50:52 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sequence_1_8_march
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.27|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         6|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.32ns
ST_1: StgValue_8 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %a) nounwind, !map !7

ST_1: StgValue_9 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %b) nounwind, !map !13

ST_1: StgValue_10 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %c) nounwind, !map !17

ST_1: StgValue_11 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !21

ST_1: StgValue_12 (8)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @simple_str) nounwind

ST_1: StgValue_13 (9)  [1/1] 1.32ns  loc: ../../../../../home/drsatya/neha/add.c:7
:5  br label %1


 <State 2>: 2.37ns
ST_2: i (11)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond (12)  [1/1] 2.37ns  loc: ../../../../../home/drsatya/neha/add.c:7
:1  %exitcond = icmp eq i4 %i, -8

ST_2: empty (13)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: i_1 (14)  [1/1] 1.90ns  loc: ../../../../../home/drsatya/neha/add.c:7
:3  %i_1 = add i4 %i, 1

ST_2: StgValue_18 (15)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:7
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp (17)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:10
:0  %tmp = zext i4 %i to i64

ST_2: a_addr (18)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:10
:1  %a_addr = getelementptr [8 x float]* %a, i64 0, i64 %tmp

ST_2: a_load (19)  [2/2] 1.75ns  loc: ../../../../../home/drsatya/neha/add.c:10
:2  %a_load = load float* %a_addr, align 4

ST_2: b_addr (20)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:10
:3  %b_addr = getelementptr [8 x float]* %b, i64 0, i64 %tmp

ST_2: b_load (21)  [2/2] 1.75ns  loc: ../../../../../home/drsatya/neha/add.c:10
:4  %b_load = load float* %b_addr, align 4

ST_2: StgValue_24 (27)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:13
:0  ret float 0.000000e+00


 <State 3>: 8.27ns
ST_3: a_load (19)  [1/2] 1.75ns  loc: ../../../../../home/drsatya/neha/add.c:10
:2  %a_load = load float* %a_addr, align 4

ST_3: b_load (21)  [1/2] 1.75ns  loc: ../../../../../home/drsatya/neha/add.c:10
:4  %b_load = load float* %b_addr, align 4

ST_3: tmp_1 (22)  [5/5] 6.51ns  loc: ../../../../../home/drsatya/neha/add.c:10
:5  %tmp_1 = fadd float %a_load, %b_load


 <State 4>: 6.51ns
ST_4: tmp_1 (22)  [4/5] 6.51ns  loc: ../../../../../home/drsatya/neha/add.c:10
:5  %tmp_1 = fadd float %a_load, %b_load


 <State 5>: 6.51ns
ST_5: tmp_1 (22)  [3/5] 6.51ns  loc: ../../../../../home/drsatya/neha/add.c:10
:5  %tmp_1 = fadd float %a_load, %b_load


 <State 6>: 6.51ns
ST_6: tmp_1 (22)  [2/5] 6.51ns  loc: ../../../../../home/drsatya/neha/add.c:10
:5  %tmp_1 = fadd float %a_load, %b_load


 <State 7>: 8.27ns
ST_7: tmp_1 (22)  [1/5] 6.51ns  loc: ../../../../../home/drsatya/neha/add.c:10
:5  %tmp_1 = fadd float %a_load, %b_load

ST_7: c_addr (23)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:10
:6  %c_addr = getelementptr [8 x float]* %c, i64 0, i64 %tmp

ST_7: StgValue_33 (24)  [1/1] 1.75ns  loc: ../../../../../home/drsatya/neha/add.c:10
:7  store float %tmp_1, float* %c_addr, align 4

ST_7: StgValue_34 (25)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:7
:8  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../../../../home/drsatya/neha/add.c:7) [11]  (1.32 ns)

 <State 2>: 2.37ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../../../../home/drsatya/neha/add.c:7) [11]  (0 ns)
	'icmp' operation ('exitcond', ../../../../../home/drsatya/neha/add.c:7) [12]  (2.37 ns)

 <State 3>: 8.27ns
The critical path consists of the following:
	'load' operation ('a_load', ../../../../../home/drsatya/neha/add.c:10) on array 'a' [19]  (1.75 ns)
	'fadd' operation ('tmp_1', ../../../../../home/drsatya/neha/add.c:10) [22]  (6.51 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', ../../../../../home/drsatya/neha/add.c:10) [22]  (6.51 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', ../../../../../home/drsatya/neha/add.c:10) [22]  (6.51 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', ../../../../../home/drsatya/neha/add.c:10) [22]  (6.51 ns)

 <State 7>: 8.27ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', ../../../../../home/drsatya/neha/add.c:10) [22]  (6.51 ns)
	'store' operation (../../../../../home/drsatya/neha/add.c:10) of variable 'tmp_1', ../../../../../home/drsatya/neha/add.c:10 on array 'c' [24]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
