

================================================================
== Synthesis Summary Report of 'exo1'
================================================================
+ General Information: 
    * Date:           Tue Mar  4 11:20:20 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        exo1_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ exo1  |    II|  2.44|        2|  30.000|         -|        1|     -|       yes|     -|  9 (4%)|  100 (~0%)|  172 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| c1   | ap_none | in        | 32       |
| c2   | ap_none | in        | 32       |
| in1  | ap_none | in        | 32       |
| in2  | ap_none | in        | 32       |
| res  | ap_vld  | out       | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| res      | out       | int*     |
| c1       | in        | int      |
| c2       | in        | int      |
| in1      | in        | int      |
| in2      | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| res      | res          | port    |
| res      | res_ap_vld   | port    |
| c1       | c1           | port    |
| c2       | c2           | port    |
| in1      | in1          | port    |
| in2      | in2          | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + exo1                  | 9   |        |          |     |        |         |
|   mul_32s_32s_32_1_1_U2 | 3   |        | temp1    | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U3 | 3   |        | temp2    | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U1 | 3   |        | temp3    | mul | auto   | 0       |
|   temp4_fu_83_p2        |     |        | temp4    | sub | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------------------------------+
| Type     | Options | Location                                    |
+----------+---------+---------------------------------------------+
| pipeline |         | exo1_prj/solution1/directives.tcl:8 in exo1 |
+----------+---------+---------------------------------------------+


