
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000742                       # Number of seconds simulated
sim_ticks                                   741851000                       # Number of ticks simulated
final_tick                               2261993604500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               40089888                       # Simulator instruction rate (inst/s)
host_op_rate                                 40089791                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              252290691                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757616                       # Number of bytes of host memory used
host_seconds                                     2.94                       # Real time elapsed on the host
sim_insts                                   117882221                       # Number of instructions simulated
sim_ops                                     117882221                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        72512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        61760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        15168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        49728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        53376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       450432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             707520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        72512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        15168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        144064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       407296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          407296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6364                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6364                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     97744695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     83251219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     20446154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     67032329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4054723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      2070497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     71949758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    607173139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             953722513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     97744695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     20446154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4054723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     71949758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194195330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       549026691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            549026691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       549026691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     97744695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     83251219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     20446154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     67032329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4054723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      2070497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     71949758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    607173139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1502749204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6364                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6364                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 706560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  405440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  707520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               407296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           79                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              339                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     739559000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11055                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6364                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.339768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.585692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.599911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1680     40.54%     40.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1023     24.69%     65.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          462     11.15%     76.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          237      5.72%     82.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          168      4.05%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           83      2.00%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           82      1.98%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           49      1.18%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          360      8.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4144                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.490956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.489370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.694849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              5      1.29%      1.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            17      4.39%      5.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            75     19.38%     25.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            83     21.45%     46.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            55     14.21%     60.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            36      9.30%     70.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            41     10.59%     80.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      3.62%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      2.07%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             8      2.07%     88.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            17      4.39%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             4      1.03%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.52%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.78%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             3      0.78%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             4      1.03%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.26%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.26%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             2      0.52%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             3      0.78%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.26%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            3      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.369509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.347418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.884759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              324     83.72%     83.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.03%     84.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43     11.11%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      2.84%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           387                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    228914250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               435914250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55200000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20734.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39484.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       952.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       546.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    953.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    549.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     8991                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42457.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15180480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8283000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37798800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20748960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            466778700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             34517250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              631620390                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            853.594417                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     53794750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     661472750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16148160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8811000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48313200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20301840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            458867385                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             41457000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              642211785                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            867.908008                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     65225000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     650042500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               438308000     91.51%     91.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 491500      0.10%     91.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1421500      0.30%     91.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               38775000      8.10%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           478996000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         118241000     69.26%     69.26% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52486000     30.74%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4863                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.386809                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55279                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4863                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.367263                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    22.309680                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   481.077129                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.043574                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.939604                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983177                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288655                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288655                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        32096                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          32096                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        14068                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         14068                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          553                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          553                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          599                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46164                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46164                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46164                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46164                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9423                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9423                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14021                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14021                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          155                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23444                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23444                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23444                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23444                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    289985167                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    289985167                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    320003252                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    320003252                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2923247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2923247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    609988419                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    609988419                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    609988419                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    609988419                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28089                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28089                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69608                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69608                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69608                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69608                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.226956                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.226956                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.499163                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.499163                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.218927                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.218927                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.336800                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.336800                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.336800                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.336800                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30774.187308                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30774.187308                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22823.140432                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22823.140432                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 18859.658065                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18859.658065                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26018.956620                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26018.956620                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26018.956620                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26018.956620                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21274                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          233                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1311                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.227307                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    46.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3488                       # number of writebacks
system.cpu0.dcache.writebacks::total             3488                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6632                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6632                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        11935                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11935                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18567                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18567                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18567                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18567                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2791                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2791                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2086                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2086                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4877                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4877                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4877                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4877                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     80307775                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     80307775                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     47303672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     47303672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1940253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1940253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    127611447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    127611447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    127611447                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    127611447                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074264                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074264                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.139831                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.139831                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070064                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070064                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070064                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070064                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28773.835543                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28773.835543                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22676.736337                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22676.736337                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 19598.515152                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19598.515152                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26165.972319                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26165.972319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26165.972319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26165.972319                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3457                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975480                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             259945                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3457                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            75.193810                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.434576                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.540904                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.036005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.963947                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84193                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84193                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36231                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36231                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36231                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36231                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36231                       # number of overall hits
system.cpu0.icache.overall_hits::total          36231                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4136                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4136                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4136                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4136                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4136                       # number of overall misses
system.cpu0.icache.overall_misses::total         4136                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    163530106                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    163530106                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    163530106                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    163530106                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    163530106                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    163530106                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40367                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40367                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40367                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40367                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40367                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40367                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.102460                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102460                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.102460                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102460                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.102460                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102460                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39538.226789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39538.226789                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39538.226789                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39538.226789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39538.226789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39538.226789                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          662                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    16.550000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          677                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          677                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          677                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          677                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          677                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          677                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3459                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3459                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3459                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3459                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3459                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3459                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    128141368                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    128141368                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    128141368                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    128141368                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    128141368                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    128141368                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085689                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085689                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085689                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085689                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085689                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085689                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37045.784331                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37045.784331                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 37045.784331                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37045.784331                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 37045.784331                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37045.784331                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               657170500     96.52%     96.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 369500      0.05%     96.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2191000      0.32%     96.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               21150500      3.11%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           680881500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          84801000      6.98%      6.98% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            37027500      3.05%     10.03% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1092433000     89.97%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1979                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.440228                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36323                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1979                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.354219                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    91.714171                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   368.726057                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.179129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.720168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899297                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           179726                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          179726                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25720                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25720                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9234                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9234                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          474                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          474                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34954                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34954                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34954                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34954                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         4022                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4022                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4397                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           72                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           25                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8419                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8419                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8419                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8419                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    104965202                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    104965202                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    315705923                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    315705923                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1326997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1326997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       156002                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       156002                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    420671125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    420671125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    420671125                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    420671125                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        29742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        29742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        43373                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        43373                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        43373                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        43373                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.135230                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135230                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322574                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322574                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.131868                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.131868                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.051867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.051867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.194107                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194107                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.194107                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194107                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26097.762805                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26097.762805                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 71800.300887                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71800.300887                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 18430.513889                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18430.513889                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6240.080000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6240.080000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49966.875520                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49966.875520                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49966.875520                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49966.875520                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        24778                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              829                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.889023                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1103                       # number of writebacks
system.cpu1.dcache.writebacks::total             1103                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2529                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6293                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6293                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6293                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6293                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1493                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          633                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          633                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           37                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2126                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2126                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2126                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2126                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     33534278                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     33534278                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     47701865                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     47701865                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       768252                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       768252                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       119998                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       119998                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     81236143                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     81236143                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     81236143                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     81236143                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.067766                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.067766                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.051867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.051867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.049017                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049017                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.049017                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049017                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22461.003349                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22461.003349                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75358.396524                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75358.396524                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 20763.567568                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20763.567568                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4799.920000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4799.920000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38210.791627                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38210.791627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38210.791627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38210.791627                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2208                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.813347                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38365                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2208                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.375453                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   147.509959                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   364.303387                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.288105                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.711530                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999635                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67763                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67763                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30291                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30291                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30291                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30291                       # number of overall hits
system.cpu1.icache.overall_hits::total          30291                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2486                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2486                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2486                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2486                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2486                       # number of overall misses
system.cpu1.icache.overall_misses::total         2486                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     59404621                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     59404621                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     59404621                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     59404621                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     59404621                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     59404621                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32777                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32777                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32777                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32777                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32777                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32777                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.075846                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.075846                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.075846                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.075846                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.075846                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.075846                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23895.664119                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23895.664119                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23895.664119                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23895.664119                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23895.664119                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23895.664119                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1137                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.375000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          277                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          277                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          277                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2209                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2209                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2209                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2209                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2209                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2209                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     49533857                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     49533857                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     49533857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     49533857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     49533857                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     49533857                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067395                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067395                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067395                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067395                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067395                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067395                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 22423.656406                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22423.656406                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 22423.656406                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22423.656406                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 22423.656406                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22423.656406                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               674487500     99.06%     99.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 493000      0.07%     99.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 629500      0.09%     99.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5261500      0.77%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           680871500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          327.456386                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   304.035638                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    23.420749                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.593820                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.045744                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.639563                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             4846                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            4846                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          836                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            836                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            9                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1068                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1068                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1068                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1068                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data           92                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            7                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            6                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          100                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           100                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          100                       # number of overall misses
system.cpu2.dcache.overall_misses::total          100                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      4884991                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4884991                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       422754                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       422754                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       202000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       202000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        63500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        63500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      5307745                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5307745                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      5307745                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5307745                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data          928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total          928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1168                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1168                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1168                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1168                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.099138                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.099138                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.437500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.437500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.085616                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.085616                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.085616                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.085616                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53097.728261                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53097.728261                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 52844.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52844.250000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 28857.142857                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28857.142857                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 10583.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10583.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53077.450000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53077.450000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53077.450000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53077.450000                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           30                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           31                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           31                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           62                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           69                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           69                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3258510                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3258510                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       325246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       325246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       187500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       187500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        54500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        54500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3583756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3583756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3583756                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3583756                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.066810                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.066810                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.375000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.059075                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059075                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.059075                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059075                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52556.612903                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52556.612903                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 46463.714286                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46463.714286                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data        31250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  9083.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9083.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 51938.492754                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 51938.492754                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 51938.492754                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 51938.492754                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              162                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11786                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              162                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            72.753086                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   451.651796                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    60.348204                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.882132                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.117868                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2170                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2170                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          803                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            803                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          803                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             803                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          803                       # number of overall hits
system.cpu2.icache.overall_hits::total            803                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          201                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          201                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          201                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           201                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          201                       # number of overall misses
system.cpu2.icache.overall_misses::total          201                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     11107396                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11107396                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     11107396                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11107396                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     11107396                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11107396                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1004                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1004                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1004                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1004                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1004                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1004                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.200199                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.200199                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.200199                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.200199                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.200199                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.200199                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55260.676617                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55260.676617                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55260.676617                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55260.676617                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55260.676617                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55260.676617                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           39                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           39                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           39                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          162                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          162                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          162                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          162                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          162                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8978085                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8978085                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8978085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8978085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8978085                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8978085                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.161355                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.161355                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.161355                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.161355                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.161355                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.161355                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55420.277778                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55420.277778                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 55420.277778                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55420.277778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 55420.277778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55420.277778                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               918084000     96.93%     96.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 400000      0.04%     96.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 428000      0.05%     97.01% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               28295500      2.99%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           947207500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         816975000     84.04%     84.04% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           155204000     15.96%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12285                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.736034                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             130368                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12285                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.611966                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   164.384528                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   327.351505                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.321064                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.639358                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960422                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          272                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           770956                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          770956                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84872                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84872                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35758                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35758                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1237                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1237                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1263                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1263                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120630                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120630                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120630                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120630                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14975                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14975                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51309                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51309                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          201                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           27                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66284                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66284                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66284                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66284                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    528925455                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    528925455                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3599403721                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3599403721                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4337747                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4337747                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       181502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       181502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4128329176                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4128329176                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4128329176                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4128329176                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99847                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99847                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       186914                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       186914                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       186914                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       186914                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.149979                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.149979                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.589305                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.589305                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.139777                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.139777                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020930                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020930                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.354623                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.354623                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.354623                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.354623                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35320.564608                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35320.564608                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 70151.507942                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70151.507942                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 21580.830846                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21580.830846                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6722.296296                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6722.296296                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62282.438839                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62282.438839                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62282.438839                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62282.438839                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       237047                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          141                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4338                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.644306                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8102                       # number of writebacks
system.cpu3.dcache.writebacks::total             8102                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9421                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9421                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44533                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44533                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           97                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53954                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53954                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53954                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53954                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5554                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5554                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6776                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6776                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           27                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12330                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12330                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12330                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12330                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    180796267                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    180796267                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    540441236                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    540441236                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1907503                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1907503                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       142498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       142498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    721237503                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    721237503                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    721237503                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    721237503                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055625                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055625                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077825                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077825                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072323                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072323                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020930                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020930                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065966                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065966                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065966                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065966                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32552.442744                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32552.442744                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 79758.151712                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79758.151712                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 18341.375000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18341.375000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5277.703704                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5277.703704                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58494.525791                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58494.525791                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58494.525791                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58494.525791                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223700                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223700                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223700                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223700                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5972                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.817069                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107000                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5972                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.916946                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   193.974807                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   317.842262                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.378857                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.620786                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999643                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           201082                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          201082                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        90586                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          90586                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        90586                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           90586                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        90586                       # number of overall hits
system.cpu3.icache.overall_hits::total          90586                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         6967                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6967                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         6967                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6967                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         6967                       # number of overall misses
system.cpu3.icache.overall_misses::total         6967                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    171690856                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    171690856                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    171690856                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    171690856                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    171690856                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    171690856                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        97553                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        97553                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        97553                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        97553                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        97553                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        97553                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.071418                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.071418                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.071418                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.071418                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.071418                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.071418                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24643.441366                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24643.441366                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24643.441366                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24643.441366                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24643.441366                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24643.441366                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          442                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.217391                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          991                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          991                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          991                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          991                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          991                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          991                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5976                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5976                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5976                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5976                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5976                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5976                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    132798610                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    132798610                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    132798610                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    132798610                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    132798610                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    132798610                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.061259                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.061259                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.061259                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.061259                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.061259                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.061259                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22221.989625                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22221.989625                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22221.989625                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22221.989625                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22221.989625                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22221.989625                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11189                       # number of replacements
system.l2.tags.tagsinuse                 16178.598653                       # Cycle average of tags in use
system.l2.tags.total_refs                       48967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.376352                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8342.555763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       772.866843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1489.236723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       202.881532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       427.267582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1004.028112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       481.562777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       525.347134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       216.351772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   909.260313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   493.766893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   155.841677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   163.131905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    17.605563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     7.869882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   398.455465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   570.568717                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.509189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.047172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.090896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.026078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.032065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.009957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.001075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.034825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987463                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16056                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979980                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    711084                       # Number of tag accesses
system.l2.tags.data_accesses                   711084                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2256                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1801                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1912                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          974                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           73                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           34                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5093                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4002                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16145                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12699                       # number of Writeback hits
system.l2.Writeback_hits::total                 12699                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2913                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2256                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3480                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1912                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1027                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           73                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           34                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5093                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5183                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19058                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2256                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3480                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1912                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1027                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           73                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           34                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5093                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5183                       # number of overall hits
system.l2.overall_hits::total                   19058                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1202                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          661                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          296                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          254                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           89                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          879                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1545                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4955                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5539                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6394                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1202                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          979                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          296                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          789                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           89                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          879                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7084                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11349                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1202                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          979                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          296                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          789                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           89                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           31                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          879                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7084                       # number of overall misses
system.l2.overall_misses::total                 11349                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    100859500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     58876500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     27116500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     21768000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      8021500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      2979500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     73189000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    133710000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       426520500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       125496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       219994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       470486                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     26700998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     45889250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       179750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    520051969                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     592821967                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    100859500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     85577498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     27116500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     67657250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      8021500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      3159250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     73189000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    653761969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1019342467                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    100859500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     85577498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     27116500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     67657250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      8021500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      3159250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     73189000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    653761969                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1019342467                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3458                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2462                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1228                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          162                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           63                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5972                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5547                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21100                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12699                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12699                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9307                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4459                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1816                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          162                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           65                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5972                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12267                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30407                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4459                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1816                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          162                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           65                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5972                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12267                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30407                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.347600                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.268481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.134058                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.206840                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.549383                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.460317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.147187                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.278529                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.234834                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.756098                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.159239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.909864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.824256                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.687010                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.347600                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.134058                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.434471                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.549383                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.476923                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.147187                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.577484                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.373236                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.347600                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.134058                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.434471                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.549383                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.476923                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.147187                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.577484                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.373236                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83909.733777                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 89071.860817                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 91609.797297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 85700.787402                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 90129.213483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 102741.379310                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83263.936291                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86543.689320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86078.809284                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 17856.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 11408.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 24443.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15176.967742                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7812.250000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 83965.402516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 85774.299065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        89875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93889.144069                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92715.352987                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83909.733777                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 87413.174668                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 91609.797297                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85750.633714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 90129.213483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 101911.290323                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83263.936291                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92287.121542                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89817.822451                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83909.733777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 87413.174668                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 91609.797297                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85750.633714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 90129.213483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 101911.290323                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83263.936291                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92287.121542                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89817.822451                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6364                       # number of writebacks
system.l2.writebacks::total                      6364                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           59                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           42                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           45                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                253                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 253                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                253                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          650                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          237                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          834                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4702                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5539                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6394                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11096                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     80008250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     49783000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     19304500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     17606750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3348750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      2115750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     58619250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    113729750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    344516000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       124507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       195511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        74004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       163507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       557529                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       144507                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     22758002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     39245750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       154250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    451709531                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    513867533                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     80008250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     72541002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     19304500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     56852500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3348750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      2270000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     58619250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    565439281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    858383533                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     80008250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     72541002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     19304500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     56852500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3348750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      2270000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     58619250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    565439281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    858383533                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2951500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2951500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.327646                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.264013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.107337                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.290123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.349206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.139652                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.277087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222844                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.733333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.756098                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.159239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.909864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.824256                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.687010                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.327646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.217089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.107337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.427863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.290123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.369231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.139652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.576832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.364916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.327646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.217089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.107337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.427863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.290123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.369231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.139652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.576832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.364916                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70616.284201                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76589.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81453.586498                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72755.165289                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        71250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96170.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70286.870504                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73994.632401                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73270.097831                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17786.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17773.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        18501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18167.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17984.806452                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18063.375000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 71566.044025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 73356.542056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        77125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81550.736776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80367.146231                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70616.284201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 74939.051653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 81453.586498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73169.240669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        71250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70286.870504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 79909.451809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77359.727199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70616.284201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 74939.051653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 81453.586498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73169.240669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        71250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70286.870504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 79909.451809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77359.727199                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210700                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210821.428571                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210700                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210821.428571                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4702                       # Transaction distribution
system.membus.trans_dist::ReadResp               4701                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6364                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              189                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              79                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6360                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6354                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1114816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1114928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1114928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              188                       # Total snoops (count)
system.membus.snoop_fanout::samples             17701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17701                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46171999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58425931                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          62681                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        51015                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3825                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        46239                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17181                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    37.156945                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3975                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          152                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               49709                       # DTB read hits
system.switch_cpus0.dtb.read_misses               410                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11067                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31262                       # DTB write hits
system.switch_cpus0.dtb.write_misses               50                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5415                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               80971                       # DTB hits
system.switch_cpus0.dtb.data_misses               460                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16482                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12686                       # ITB hits
system.switch_cpus0.itb.fetch_misses              196                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12882                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  374594                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       106191                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                307605                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              62681                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21156                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               161633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9756                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3887                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40368                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2637                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       276854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.111073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.484811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          220628     79.69%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4212      1.52%     81.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6477      2.34%     83.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3771      1.36%     84.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9638      3.48%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2841      1.03%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3193      1.15%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1541      0.56%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24553      8.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       276854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167330                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.821169                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85346                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       141316                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40162                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5778                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4251                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3194                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          644                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        261269                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2072                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4251                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89134                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          37824                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74148                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41837                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        29659                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        247518                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          138                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3015                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3712                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         18140                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       167991                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       311178                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       310964                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113550                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           54441                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5777                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          969                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38508                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50240                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34176                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8385                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4215                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            223508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7082                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           210290                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          334                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        64177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33363                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4770                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       276854                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.759570                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.462042                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       193164     69.77%     69.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31691     11.45%     81.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17507      6.32%     87.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12694      4.59%     92.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11248      4.06%     96.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5367      1.94%     98.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3261      1.18%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1266      0.46%     99.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          656      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       276854                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            455      6.34%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4278     59.63%     65.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2441     34.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       122287     58.15%     58.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          187      0.09%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           49      0.02%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        52384     24.91%     83.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32062     15.25%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        210290                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.561381                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7174                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034115                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       704290                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       294688                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       197056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          652                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          400                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          290                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        217116                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            348                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2113                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15077                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5443                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6334                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4251                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          15001                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        10809                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       235080                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50240                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34176                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5530                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        10482                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          853                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4132                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       206390                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        50282                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3900                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4490                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81659                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28505                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31377                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550970                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                198718                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               197346                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94873                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122293                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526826                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.775784                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        64848                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3795                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       265316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.638035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660245                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       206495     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26901     10.14%     87.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10287      3.88%     91.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4396      1.66%     93.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4257      1.60%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1965      0.74%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2420      0.91%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1515      0.57%     97.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7080      2.67%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       265316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       169281                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        169281                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63896                       # Number of memory references committed
system.switch_cpus0.commit.loads                35163                       # Number of loads committed
system.switch_cpus0.commit.membars                977                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23493                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           163270                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.69%      1.69% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97740     57.74%     59.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        36140     21.35%     80.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29016     17.14%     98.04% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.96%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       169281                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7080                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              489659                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             479902                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  97740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              582707                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             166412                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               166412                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.251004                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.251004                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444246                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444246                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          269313                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         138266                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12103                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2915                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52968                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        44636                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2414                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        35817                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          15839                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    44.222017                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3037                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          148                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36447                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1018                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3471                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15497                       # DTB write hits
system.switch_cpus1.dtb.write_misses              188                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1255                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               51944                       # DTB hits
system.switch_cpus1.dtb.data_misses              1206                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4726                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8301                       # ITB hits
system.switch_cpus1.itb.fetch_misses              338                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8639                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  265561                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                255838                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52968                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        18876                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               155387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7826                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         5924                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32778                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       239302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.069101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.424962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          192125     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2314      0.97%     81.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7377      3.08%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2496      1.04%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            7987      3.34%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1757      0.73%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5125      2.14%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1169      0.49%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18952      7.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       239302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.199457                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.963387                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58823                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       138674                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            33948                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4282                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3574                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2075                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          351                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        206382                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1134                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3574                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           62050                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21405                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92379                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            35109                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        24784                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        191784                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           339                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           261                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         14586                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       132379                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       227708                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       227464                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97603                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           34776                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10089                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          825                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            33872                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        36002                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5900                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2412                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            171241                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           166045                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          446                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        42947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4722                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       239302                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.693872                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.356622                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       172732     72.18%     72.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22484      9.40%     81.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14212      5.94%     87.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13371      5.59%     93.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11227      4.69%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2829      1.18%     98.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1534      0.64%     99.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          537      0.22%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          376      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       239302                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             96      1.59%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4167     69.23%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1756     29.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       102969     62.01%     62.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          108      0.07%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        40301     24.27%     86.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16145      9.72%     96.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6487      3.91%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        166045                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.625261                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               6019                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.036249                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       577161                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       220776                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       153355                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          696                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          358                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          304                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        171687                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            371                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          661                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11012                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3117                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6620                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3574                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5863                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13664                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       182202                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1505                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        36002                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17304                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5413                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13541                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3238                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       162992                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        38044                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3053                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4244                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               53927                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           23914                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15883                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.613765                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                155636                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               153659                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69482                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            86558                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.578620                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.802722                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42517                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1995                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2888                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       231341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.595774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.602816                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       180064     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24798     10.72%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11629      5.03%     93.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2758      1.19%     94.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2041      0.88%     95.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1415      0.61%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1005      0.43%     96.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          820      0.35%     97.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6811      2.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       231341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       137827                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        137827                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 39177                       # Number of memory references committed
system.switch_cpus1.commit.loads                24990                       # Number of loads committed
system.switch_cpus1.commit.membars               1060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20334                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           132056                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2823      2.05%      2.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        88150     63.96%     66.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     66.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        26050     18.90%     84.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14197     10.30%     95.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6487      4.71%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       137827                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6811                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              398202                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             368774                       # The number of ROB writes
system.switch_cpus1.timesIdled                    902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              683455                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             135010                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               135010                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.966973                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.966973                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.508395                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.508395                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          203341                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         112037                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15639                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4400                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1773                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1318                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          192                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1382                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            121                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     8.755427                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            160                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                 969                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                335                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1304                       # DTB hits
system.switch_cpus2.dtb.data_misses                 8                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               8                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                151                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            153                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   16517                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         4775                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  7815                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1773                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          281                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            442                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1004                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         8473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.922342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.392862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7225     85.27%     85.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              56      0.66%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2              80      0.94%     86.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3              67      0.79%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             143      1.69%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              72      0.85%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              70      0.83%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              34      0.40%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             726      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         8473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.107344                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.473149                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3113                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4194                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles              880                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles           99                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           186                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved           97                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          5891                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           74                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           186                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3191                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            884                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3077                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles              909                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          225                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5396                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents             3                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents            88                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         3998                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6150                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6148                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1460                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2538                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          168                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              697                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          444                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          272                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           43                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              4535                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          267                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             3652                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           30                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         2783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          207                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         8473                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.431016                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.106569                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         6850     80.85%     80.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          734      8.66%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          332      3.92%     93.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          225      2.66%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          180      2.12%     98.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           90      1.06%     99.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           34      0.40%     99.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           19      0.22%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            9      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         8473                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              2      1.75%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      1.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            83     72.81%     74.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           29     25.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2119     58.02%     58.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            6      0.16%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1079     29.55%     87.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          354      9.69%     97.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.57%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          3652                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.221106                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                114                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.031216                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        15921                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         7595                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          3766                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           25                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          887                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          190                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           186                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            616                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          266                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         4851                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           62                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1338                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          444                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             6                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          261                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          164                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          193                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3466                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts          977                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          186                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1315                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             447                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               338                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.209844                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3333                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3263                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1454                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             1902                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.197554                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.764458                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         2825                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           60                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          178                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         7914                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.256634                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.954664                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7003     88.49%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          490      6.19%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          166      2.10%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           96      1.21%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           46      0.58%     98.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           34      0.43%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           24      0.30%     99.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           17      0.21%     99.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           38      0.48%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         7914                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2031                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2031                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   705                       # Number of memory references committed
system.switch_cpus2.commit.loads                  451                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               280                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             1931                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.64%      0.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1189     58.54%     59.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.25%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          476     23.44%     82.87% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          254     12.51%     95.37% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.63%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2031                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           38                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               12704                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              10271                       # The number of ROB writes
system.switch_cpus2.timesIdled                     89                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   8044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              932564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2018                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      8.184836                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                8.184836                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.122177                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.122177                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4140                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2541                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9703                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            74                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         132606                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       108435                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7126                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        87048                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          51256                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.882456                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8318                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          215                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              116948                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1705                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46352                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93673                       # DTB write hits
system.switch_cpus3.dtb.write_misses              983                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18687                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              210621                       # DTB hits
system.switch_cpus3.dtb.data_misses              2688                       # DTB misses
system.switch_cpus3.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65039                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              37549                       # ITB hits
system.switch_cpus3.itb.fetch_misses              592                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38141                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  972766                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       208727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                766548                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             132606                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        59574                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               657545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18818                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                19                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          382                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        17031                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            97554                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       893142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.858260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.192022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          748456     83.80%     83.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9519      1.07%     84.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16607      1.86%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11922      1.33%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29705      3.33%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6752      0.76%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10090      1.13%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5799      0.65%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54292      6.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       893142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.136318                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.788009                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          157977                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       614203                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87714                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24632                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8615                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         6996                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          817                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        667879                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2590                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8615                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          170062                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         284257                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       176475                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99631                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       154101                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        636830                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          579                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19582                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          5089                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        111037                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       422684                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       841164                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       838216                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2619                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       294214                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          128462                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15585                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1945                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           152520                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       119431                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       100801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23336                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13770                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            585387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12762                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           546266                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1223                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       153887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        93774                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8272                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       893142                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.611623                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.343499                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       675633     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        83186      9.31%     84.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42781      4.79%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36341      4.07%     93.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26228      2.94%     96.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16182      1.81%     98.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8422      0.94%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2811      0.31%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1558      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       893142                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            804      4.21%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9870     51.65%     55.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8435     44.14%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       314717     57.61%     57.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          545      0.10%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1190      0.22%     58.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       124242     22.74%     80.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        95819     17.54%     98.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.66%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        546266                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.561560                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19109                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.034981                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      1998043                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       748526                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       513299                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7962                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4070                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3808                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        560780                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4141                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4862                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35326                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          583                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12337                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13844                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8615                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          86587                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       179415                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       609907                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2269                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       119431                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       100801                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9831                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1018                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       178050                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          583                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2175                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8396                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       537982                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       119168                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8283                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11758                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214009                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           72390                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             94841                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.553044                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                521932                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               517107                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           254300                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           347907                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.531584                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.730942                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       149589                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4490                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7556                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       868001                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.522489                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.468736                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       703607     81.06%     81.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74028      8.53%     89.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29721      3.42%     93.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13604      1.57%     94.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16491      1.90%     96.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4949      0.57%     97.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6087      0.70%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4104      0.47%     98.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15410      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       868001                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453521                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453521                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172569                       # Number of memory references committed
system.switch_cpus3.commit.loads                84105                       # Number of loads committed
system.switch_cpus3.commit.membars               2342                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             59101                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435950                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4290                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.14%      2.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257835     56.85%     58.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86447     19.06%     78.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88531     19.52%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453521                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15410                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1447418                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1231639                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2806                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  79624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              510936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             444257                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               444257                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.189647                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.189647                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.456695                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.456695                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          729649                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         349286                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2538                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17538                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7535                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              21948                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             21947                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12699                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             159                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            235                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9347                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       221312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       508568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       141312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       186848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       382208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1303656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2758832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1073                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44246    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34829000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5430631                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7564981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3378392                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3354980                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            266915                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            117744                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9142889                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19512518                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102695                       # Number of seconds simulated
sim_ticks                                102695498000                       # Number of ticks simulated
final_tick                               2365428163000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 546384                       # Simulator instruction rate (inst/s)
host_op_rate                                   546384                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               68034114                       # Simulator tick rate (ticks/s)
host_mem_usage                                 771952                       # Number of bytes of host memory used
host_seconds                                  1509.47                       # Real time elapsed on the host
sim_insts                                   824751129                       # Number of instructions simulated
sim_ops                                     824751129                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        75968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       891328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        95488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       736832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1282688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      9105792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        99648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      3915456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16203200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        75968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        95488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1282688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        99648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1553792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14123520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14123520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        13927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        11513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        20042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       142278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        61179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              253175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        220680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             220680                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       739740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      8679329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       929817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      7174920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     12490207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     88667879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       970325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     38126851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157779068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       739740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       929817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     12490207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       970325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15130089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       137528132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137528132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       137528132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       739740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      8679329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       929817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      7174920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     12490207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     88667879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       970325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     38126851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            295307200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      253175                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     292040                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253175                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   292040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16150016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   53184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15603456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16203200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18690560                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    831                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 48237                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         5783                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15168                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       320                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  102696393000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253175                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               292040                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  108528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        98313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.973686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.277273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.540043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35183     35.79%     35.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23251     23.65%     59.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10863     11.05%     70.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5462      5.56%     76.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4104      4.17%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2148      2.18%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2162      2.20%     84.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1467      1.49%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13673     13.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        98313                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.047676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.714965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9080     82.93%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1376     12.57%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           256      2.34%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           86      0.79%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           69      0.63%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           28      0.26%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           22      0.20%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           11      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            9      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10949                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.267903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.733164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     42.061864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         10628     97.08%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            32      0.29%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            21      0.19%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            15      0.14%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            20      0.18%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           15      0.14%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           12      0.11%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           23      0.21%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           28      0.26%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           21      0.19%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           10      0.09%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           13      0.12%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.02%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            5      0.05%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            5      0.05%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.01%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            6      0.05%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            6      0.05%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           19      0.17%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            8      0.07%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367           12      0.11%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           11      0.10%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            4      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.01%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.02%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            4      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            4      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            4      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            4      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            4      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10948                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5409162786                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10140612786                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1261720000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21435.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40185.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       157.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       151.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    157.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   209785                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  188039                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     188359.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                420147000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                229246875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1118972400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              873056880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           6804024240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          19612988640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          45299123250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            74357559285                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            713.792605                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  75098380400                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3429140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   24167187850                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                384713280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                209913000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1021074600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              789445440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           6804024240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          18856946340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          45962318250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            74028435150                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            710.633191                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  76203680391                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3429140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   23062460859                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     276                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    297505                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   85074     49.52%     49.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      5      0.00%     49.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    105      0.06%     49.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    224      0.13%     49.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  86402     50.29%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              171810                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    85074     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       5      0.00%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     105      0.06%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     224      0.13%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   84856     49.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               170264                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             97184771000     94.61%     94.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3392500      0.00%     94.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               35895500      0.03%     94.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              101326500      0.10%     94.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             5396918500      5.25%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        102722304000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.982107                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.991002                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::71                        1     25.00%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     50.00%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        1     25.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     4                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  102      0.04%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  536      0.21%      0.25% # number of callpals executed
system.cpu0.kern.callpal::swpipl                88266     34.46%     34.71% # number of callpals executed
system.cpu0.kern.callpal::rdps                    223      0.09%     34.80% # number of callpals executed
system.cpu0.kern.callpal::rti                   83212     32.49%     67.29% # number of callpals executed
system.cpu0.kern.callpal::callsys               82869     32.36%     99.64% # number of callpals executed
system.cpu0.kern.callpal::rdunique                914      0.36%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                256122                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            83749                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              82913                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              82913                      
system.cpu0.kern.mode_good::user                82913                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.990018                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.994984                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       74055815500     72.17%     72.17% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         28564112500     27.83%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     536                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           589061                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          486.826067                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           33635507                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           589061                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            57.100210                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   486.826067                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.950832                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.950832                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        140582803                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       140582803                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     25896143                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       25896143                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7931055                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7931055                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         6609                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6609                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4439                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4439                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     33827198                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33827198                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     33827198                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33827198                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       728076                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       728076                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       239064                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       239064                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        84538                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        84538                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        85226                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        85226                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       967140                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        967140                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       967140                       # number of overall misses
system.cpu0.dcache.overall_misses::total       967140                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11493569700                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11493569700                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   5554935052                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5554935052                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    347849244                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    347849244                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data    349277718                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    349277718                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        84502                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        84502                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17048504752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17048504752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17048504752                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17048504752                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     26624219                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     26624219                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      8170119                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8170119                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        91147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        91147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        89665                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        89665                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     34794338                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     34794338                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     34794338                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     34794338                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.027346                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027346                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029261                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029261                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.927491                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.927491                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.950494                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.950494                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.027796                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.027796                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.027796                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.027796                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 15786.222455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15786.222455                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23236.183834                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23236.183834                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data  4114.708699                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4114.708699                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  4098.253092                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4098.253092                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 17627.752706                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17627.752706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 17627.752706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17627.752706                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       168467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        36422                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             8397                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            806                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    20.062761                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    45.188586                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        97465                       # number of writebacks
system.cpu0.dcache.writebacks::total            97465                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       175243                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       175243                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       187459                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       187459                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          368                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          368                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       362702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       362702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       362702                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       362702                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       552833                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       552833                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        51605                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        51605                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        84170                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        84170                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data        85216                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        85216                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       604438                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       604438                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       604438                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       604438                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          719                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          719                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          678                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          678                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         1397                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1397                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6960879383                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6960879383                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   1006241398                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1006241398                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    216575002                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    216575002                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data    221461282                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    221461282                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        72498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        72498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7967120781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7967120781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7967120781                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7967120781                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    161617500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    161617500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    151841504                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    151841504                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    313459004                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    313459004                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.020764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006316                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.923453                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.923453                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.950382                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.950382                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.017372                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017372                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.017372                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017372                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12591.287754                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12591.287754                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19498.912857                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19498.912857                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  2573.066437                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2573.066437                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  2598.822780                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2598.822780                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13181.038884                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13181.038884                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13181.038884                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13181.038884                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224780.945758                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224780.945758                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223955.020649                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223955.020649                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224380.103078                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224380.103078                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            92423                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.406712                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16226920                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            92423                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           175.572314                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.406712                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998841                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998841                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33955691                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33955691                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16833886                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16833886                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16833886                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16833886                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16833886                       # number of overall hits
system.cpu0.icache.overall_hits::total       16833886                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        97735                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        97735                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        97735                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         97735                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        97735                       # number of overall misses
system.cpu0.icache.overall_misses::total        97735                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1368530608                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1368530608                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1368530608                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1368530608                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1368530608                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1368530608                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16931621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16931621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16931621                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16931621                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16931621                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16931621                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005772                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005772                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005772                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005772                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005772                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005772                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 14002.461841                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14002.461841                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 14002.461841                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14002.461841                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 14002.461841                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14002.461841                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          382                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    17.363636                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         5286                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5286                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         5286                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5286                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         5286                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5286                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        92449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        92449                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        92449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        92449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        92449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        92449                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1176321276                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1176321276                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1176321276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1176321276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1176321276                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1176321276                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.005460                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005460                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.005460                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005460                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.005460                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005460                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 12724.002163                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12724.002163                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 12724.002163                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12724.002163                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 12724.002163                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12724.002163                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     249                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    767217                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  254526     49.86%     49.86% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    105      0.02%     49.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    208      0.04%     49.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 255657     50.08%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              510496                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   254526     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     105      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     208      0.04%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  254327     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               509166                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             88408341500     86.09%     86.09% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               34302000      0.03%     86.12% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               95409000      0.09%     86.22% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            14153445500     13.78%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        102691498000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.994798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.997395                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     16.67%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     16.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     16.67%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        1     16.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::73                        1     16.67%     83.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        1     16.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     6                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   86      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  472      0.06%      0.07% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.00%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpipl               257211     33.65%     33.73% # number of callpals executed
system.cpu1.kern.callpal::rdps                    214      0.03%     33.75% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     33.75% # number of callpals executed
system.cpu1.kern.callpal::rti                  252974     33.10%     66.85% # number of callpals executed
system.cpu1.kern.callpal::callsys              252648     33.05%     99.91% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.00%     99.91% # number of callpals executed
system.cpu1.kern.callpal::rdunique                716      0.09%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                764327                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           253089                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             252701                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                358                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             252801                      
system.cpu1.kern.mode_good::user               252701                      
system.cpu1.kern.mode_good::idle                  100                      
system.cpu1.kern.mode_switch_good::kernel     0.998862                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.279330                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.998921                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       28413178000     27.83%     27.83% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         23646619500     23.16%     50.98% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         50052358000     49.02%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     472                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements            66682                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          475.306797                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           39113784                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            66682                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           586.571848                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   475.306797                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.928334                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928334                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        158741519                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       158741519                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     25810870                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25810870                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     13065898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13065898                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         5490                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5490                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3899                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3899                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     38876768                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38876768                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     38876768                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38876768                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121264                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121264                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        87239                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        87239                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       254110                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       254110                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data       254598                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       254598                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       208503                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        208503                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       208503                       # number of overall misses
system.cpu1.dcache.overall_misses::total       208503                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3755105407                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3755105407                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   3286004411                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3286004411                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data   1026981992                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1026981992                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data   1026575660                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1026575660                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        73002                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        73002                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7041109818                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7041109818                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7041109818                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7041109818                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     25932134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     25932134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     13153137                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13153137                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       259600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       259600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       258497                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       258497                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     39085271                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     39085271                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     39085271                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     39085271                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004676                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004676                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006633                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006633                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.978852                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.978852                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.984917                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.984917                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005335                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005335                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005335                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005335                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30966.366003                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30966.366003                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37666.690482                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37666.690482                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data  4041.485939                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4041.485939                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  4032.143458                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4032.143458                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33769.824981                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33769.824981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33769.824981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33769.824981                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       107983                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        27562                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             4818                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            345                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    22.412412                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.889855                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        34917                       # number of writebacks
system.cpu1.dcache.writebacks::total            34917                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        65396                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        65396                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        63518                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63518                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          382                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          382                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128914                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128914                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128914                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128914                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        55868                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        55868                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        23721                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23721                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data       253728                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       253728                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data       254593                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       254593                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        79589                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        79589                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        79589                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        79589                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          397                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          397                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          397                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          397                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1102379989                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1102379989                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    607632886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    607632886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data    641379757                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    641379757                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data    644687840                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    644687840                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        63998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        63998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1710012875                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1710012875                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1710012875                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1710012875                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     88951503                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     88951503                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     88951503                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     88951503                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002154                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002154                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001803                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001803                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.977381                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.977381                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.984897                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.984897                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19731.867778                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19731.867778                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25615.820834                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25615.820834                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  2527.824115                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2527.824115                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  2532.229244                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2532.229244                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21485.542914                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21485.542914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21485.542914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21485.542914                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224059.201511                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224059.201511                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224059.201511                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224059.201511                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            31671                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.659230                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16218663                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31671                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           512.098229                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.659230                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999334                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999334                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          426                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33072252                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33072252                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16486011                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16486011                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16486011                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16486011                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16486011                       # number of overall hits
system.cpu1.icache.overall_hits::total       16486011                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        34267                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34267                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        34267                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34267                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        34267                       # number of overall misses
system.cpu1.icache.overall_misses::total        34267                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    585915118                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    585915118                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    585915118                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    585915118                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    585915118                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    585915118                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16520278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16520278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16520278                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16520278                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16520278                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16520278                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002074                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002074                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002074                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002074                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002074                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002074                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 17098.523886                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17098.523886                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 17098.523886                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17098.523886                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 17098.523886                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17098.523886                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    27.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         2571                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2571                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         2571                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2571                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         2571                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2571                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        31696                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31696                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        31696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        31696                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31696                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    491761290                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    491761290                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    491761290                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    491761290                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    491761290                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    491761290                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.001919                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001919                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.001919                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001919                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.001919                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001919                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 15514.932168                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15514.932168                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 15514.932168                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15514.932168                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 15514.932168                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15514.932168                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     483                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    799763                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  259894     49.47%     49.47% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    122      0.02%     49.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    105      0.02%     49.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     94      0.02%     49.53% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 265164     50.47%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              525379                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   259877     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     122      0.02%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     105      0.02%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      94      0.02%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  259801     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               519999                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             86014349000     83.74%     83.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               59564500      0.06%     83.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               37193000      0.04%     83.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               43480000      0.04%     83.87% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            16564485000     16.13%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        102719071500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999935                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.979775                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.989760                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.12%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::3                       623     77.49%     77.61% # number of syscalls executed
system.cpu2.kern.syscall::4                         8      1.00%     78.61% # number of syscalls executed
system.cpu2.kern.syscall::6                        24      2.99%     81.59% # number of syscalls executed
system.cpu2.kern.syscall::17                       16      1.99%     83.58% # number of syscalls executed
system.cpu2.kern.syscall::45                       23      2.86%     86.44% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.12%     86.57% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.12%     86.69% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.12%     86.82% # number of syscalls executed
system.cpu2.kern.syscall::71                       52      6.47%     93.28% # number of syscalls executed
system.cpu2.kern.syscall::73                       18      2.24%     95.52% # number of syscalls executed
system.cpu2.kern.syscall::74                       33      4.10%     99.63% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.12%     99.75% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.12%     99.88% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.12%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   804                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  457      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  829      0.10%      0.16% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.00%      0.16% # number of callpals executed
system.cpu2.kern.callpal::swpipl               271522     34.34%     34.50% # number of callpals executed
system.cpu2.kern.callpal::rdps                    916      0.12%     34.62% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     34.62% # number of callpals executed
system.cpu2.kern.callpal::rti                  253539     32.07%     66.69% # number of callpals executed
system.cpu2.kern.callpal::callsys              252603     31.95%     98.63% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%     98.63% # number of callpals executed
system.cpu2.kern.callpal::rdunique              10803      1.37%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                790681                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           254367                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             253281                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             253280                      
system.cpu2.kern.mode_good::user               253281                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.995727                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.997859                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       68244382000     65.34%     65.34% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         36206068500     34.66%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     829                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           390809                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          500.514355                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           53988202                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           390809                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           138.144725                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     1.090279                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   499.424076                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.002129                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.975438                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.977567                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        225873954                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       225873954                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     36690447                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       36690447                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     16934698                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16934698                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        49386                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        49386                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        48682                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        48682                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     53625145                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        53625145                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     53625145                       # number of overall hits
system.cpu2.dcache.overall_hits::total       53625145                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1130220                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1130220                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       939690                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       939690                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       257721                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       257721                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data       253953                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       253953                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2069910                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2069910                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2069910                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2069910                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  38146553225                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38146553225                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  56471260031                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  56471260031                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1106929479                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1106929479                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data   1026151221                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1026151221                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  94617813256                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  94617813256                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  94617813256                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  94617813256                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     37820667                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     37820667                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     17874388                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17874388                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       307107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       307107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       302635                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       302635                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     55695055                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     55695055                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     55695055                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     55695055                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029884                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029884                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.052572                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.052572                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.839190                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.839190                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.839140                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.839140                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037165                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037165                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037165                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037165                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33751.440627                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33751.440627                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 60095.627314                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 60095.627314                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data  4295.069005                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  4295.069005                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4040.713128                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4040.713128                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45711.075968                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45711.075968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45711.075968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45711.075968                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4475896                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        43935                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            89257                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            538                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    50.146162                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.663569                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       260346                       # number of writebacks
system.cpu2.dcache.writebacks::total           260346                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       875934                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       875934                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       788669                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       788669                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         1657                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1657                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      1664603                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1664603                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      1664603                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1664603                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       254286                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       254286                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       151021                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       151021                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data       256064                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       256064                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data       253951                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       253951                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       405307                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       405307                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       405307                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       405307                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1267                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1267                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         2759                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         2759                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         4026                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         4026                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7468214900                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7468214900                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   8839459986                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8839459986                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    691893263                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    691893263                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    645225279                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    645225279                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  16307674886                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  16307674886                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  16307674886                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16307674886                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    208545500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    208545500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    491156002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    491156002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    699701502                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    699701502                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006723                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006723                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.008449                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008449                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.833794                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.833794                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.839133                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.839133                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.007277                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007277                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.007277                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007277                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 29369.351439                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29369.351439                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 58531.329987                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58531.329987                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data  2702.032550                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2702.032550                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  2540.747148                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2540.747148                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 40235.364516                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40235.364516                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 40235.364516                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40235.364516                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 164597.868982                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164597.868982                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 178019.573034                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 178019.573034                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 173795.703428                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 173795.703428                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           265845                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.580297                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           26864356                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           265845                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           101.052704                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.639907                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.940391                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.001250                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.997930                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999180                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         54501825                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        54501825                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     26834866                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       26834866                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     26834866                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        26834866                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     26834866                       # number of overall hits
system.cpu2.icache.overall_hits::total       26834866                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       283085                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       283085                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       283085                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        283085                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       283085                       # number of overall misses
system.cpu2.icache.overall_misses::total       283085                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   5304393602                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   5304393602                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   5304393602                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   5304393602                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   5304393602                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   5304393602                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     27117951                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27117951                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     27117951                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27117951                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     27117951                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27117951                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010439                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010439                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010439                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010439                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010439                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010439                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 18737.812325                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18737.812325                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 18737.812325                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18737.812325                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 18737.812325                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18737.812325                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4093                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              143                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    28.622378                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        17162                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        17162                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        17162                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        17162                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        17162                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        17162                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       265923                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       265923                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       265923                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       265923                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       265923                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       265923                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   4538060159                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   4538060159                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   4538060159                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   4538060159                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   4538060159                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   4538060159                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009806                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009806                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009806                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009806                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009806                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009806                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 17065.316498                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17065.316498                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 17065.316498                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17065.316498                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 17065.316498                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17065.316498                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     270                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    390948                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  106215     49.46%     49.46% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    105      0.05%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    341      0.16%     49.67% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 108072     50.33%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              214733                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   106215     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     105      0.05%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     341      0.16%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  106074     49.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               212735                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             95898243500     93.36%     93.36% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               37537000      0.04%     93.39% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              147205000      0.14%     93.54% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             6638343500      6.46%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        102721329000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.981512                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.990695                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::45                        1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  118      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  887      0.28%      0.31% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.31% # number of callpals executed
system.cpu3.kern.callpal::swpipl               110870     34.62%     34.93% # number of callpals executed
system.cpu3.kern.callpal::rdps                    229      0.07%     35.00% # number of callpals executed
system.cpu3.kern.callpal::rti                  103515     32.32%     67.32% # number of callpals executed
system.cpu3.kern.callpal::callsys              103009     32.16%     99.48% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.48% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1653      0.52%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                320283                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           104402                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             103227                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             103227                      
system.cpu3.kern.mode_good::user               103227                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.988745                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.994341                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       53390488500     51.99%     51.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         49304435500     48.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     887                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          1044371                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          494.377818                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           56501255                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1044371                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            54.100751                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   494.377818                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.965582                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.965582                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        237407612                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       237407612                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     44831555                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       44831555                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     11998014                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      11998014                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        11325                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        11325                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         9277                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         9277                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     56829569                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        56829569                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     56829569                       # number of overall hits
system.cpu3.dcache.overall_hits::total       56829569                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1263694                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1263694                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       738288                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       738288                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       104814                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       104814                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       105274                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       105274                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      2001982                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2001982                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      2001982                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2001982                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20936242325                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20936242325                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  30454706042                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  30454706042                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    434815488                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    434815488                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data    430477773                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    430477773                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  51390948367                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  51390948367                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  51390948367                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  51390948367                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     46095249                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     46095249                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     12736302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12736302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       116139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       116139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       114551                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       114551                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     58831551                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     58831551                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     58831551                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     58831551                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.027415                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027415                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.057967                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.057967                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.902488                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.902488                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.919014                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.919014                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.034029                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034029                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.034029                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.034029                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 16567.493654                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 16567.493654                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 41250.441619                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 41250.441619                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data  4148.448566                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  4148.448566                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4089.117664                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4089.117664                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 25670.035179                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25670.035179                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 25670.035179                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25670.035179                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1356291                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        42316                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            28037                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1270                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    48.375040                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    33.319685                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       212934                       # number of writebacks
system.cpu3.dcache.writebacks::total           212934                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       328509                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       328509                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       611586                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       611586                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          496                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          496                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       940095                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       940095                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       940095                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       940095                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       935185                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       935185                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       126702                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       126702                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data       104318                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       104318                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data       105264                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       105264                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      1061887                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1061887                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      1061887                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1061887                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          492                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          492                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          500                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  11929615611                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11929615611                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   4832616749                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4832616749                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    268332756                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    268332756                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data    272579727                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    272579727                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        12500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        12500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  16762232360                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  16762232360                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  16762232360                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  16762232360                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      1239000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1239000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    108374501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    108374501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    109613501                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    109613501                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.020288                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.020288                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.009948                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.009948                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.898217                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.898217                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.918927                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.918927                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.018050                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.018050                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.018050                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.018050                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12756.423179                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12756.423179                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 38141.597994                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 38141.597994                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  2572.257482                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2572.257482                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  2589.486691                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2589.486691                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15785.325896                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15785.325896                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15785.325896                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15785.325896                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154875                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154875                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 220273.376016                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 220273.376016                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 219227.002000                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 219227.002000                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           146618                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.519282                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           27489455                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           146618                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           187.490315                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.519282                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999061                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999061                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         56951035                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        56951035                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     28247709                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       28247709                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     28247709                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        28247709                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     28247709                       # number of overall hits
system.cpu3.icache.overall_hits::total       28247709                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       154477                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       154477                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       154477                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        154477                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       154477                       # number of overall misses
system.cpu3.icache.overall_misses::total       154477                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   2123761366                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2123761366                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   2123761366                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2123761366                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   2123761366                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2123761366                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     28402186                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     28402186                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     28402186                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     28402186                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     28402186                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     28402186                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005439                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005439                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005439                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005439                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005439                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005439                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 13748.074898                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13748.074898                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 13748.074898                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13748.074898                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 13748.074898                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13748.074898                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          270                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    16.875000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         7814                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7814                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         7814                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7814                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         7814                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7814                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       146663                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       146663                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       146663                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       146663                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       146663                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       146663                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   1829467224                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1829467224                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   1829467224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1829467224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   1829467224                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1829467224                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.005164                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005164                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.005164                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005164                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.005164                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005164                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 12473.952012                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12473.952012                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 12473.952012                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12473.952012                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 12473.952012                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12473.952012                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2192                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2191                       # Transaction distribution
system.iobus.trans_dist::WriteReq               75686                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4326                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        71360                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1901                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12639                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  155755                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        18528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          950                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        23695                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4592319                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              4506000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               165000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               26000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1191000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4758000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           416190476                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8312000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71756393                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                71558                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71558                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644022                       # Number of tag accesses
system.iocache.tags.data_accesses              644022                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          198                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              198                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        71360                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        71360                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          198                       # number of demand (read+write) misses
system.iocache.demand_misses::total               198                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          198                       # number of overall misses
system.iocache.overall_misses::total              198                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     24649756                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     24649756                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  15578176327                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  15578176327                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     24649756                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     24649756                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     24649756                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     24649756                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          198                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            198                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        71360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        71360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          198                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             198                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          198                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            198                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124493.717172                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124493.717172                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218304.040457                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218304.040457                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124493.717172                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124493.717172                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124493.717172                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124493.717172                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        142750                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                20870                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.839962                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          198                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          198                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        71360                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        71360                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          198                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          198                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          198                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          198                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     14110000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14110000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  11866914869                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  11866914869                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     14110000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     14110000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     14110000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     14110000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 71262.626263                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71262.626263                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166296.452761                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166296.452761                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 71262.626263                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71262.626263                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 71262.626263                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71262.626263                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    250778                       # number of replacements
system.l2.tags.tagsinuse                 16149.712028                       # Cycle average of tags in use
system.l2.tags.total_refs                     1250457                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    250778                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.986311                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10140.072798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        93.755691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        87.883912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        13.567972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        27.619039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        86.702061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        30.077645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        86.210562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        16.207769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   236.545400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   769.805810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   283.737749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   356.172676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1226.056743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1169.717397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   254.923285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1270.655519                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.618901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.005722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.005364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.005292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.005262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.014438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.046985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.017318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.021739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.074833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.071394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.015559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.077555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985700                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4025                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7886                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998169                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51992340                       # Number of tag accesses
system.l2.tags.data_accesses                 51992340                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst        91051                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       528125                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        29989                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        37753                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       245641                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       186254                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       144819                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       900644                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2164276                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           605659                       # number of Writeback hits
system.l2.Writeback_hits::total                605659                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          596                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          474                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          462                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          642                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2174                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           95                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          144                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          103                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                447                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        38203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        12925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        57028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        72662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                180818                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst        91051                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       566328                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        29989                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50678                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       245641                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       243282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       144819                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       973306                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2345094                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        91051                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       566328                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        29989                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50678                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       245641                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       243282                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       144819                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       973306                       # number of overall hits
system.l2.overall_hits::total                 2345094                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1371                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8843                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1677                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6985                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        20192                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        56206                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1798                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        17110                       # number of ReadReq misses
system.l2.ReadReq_misses::total                114182                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1312                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          686                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          734                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1497                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4229                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          228                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          172                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          230                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          280                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              910                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5444                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         4573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        86297                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        44285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140599                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1371                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14287                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1677                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11558                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        20192                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       142503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1798                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        61395                       # number of demand (read+write) misses
system.l2.demand_misses::total                 254781                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1371                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14287                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1677                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11558                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        20192                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       142503                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1798                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        61395                       # number of overall misses
system.l2.overall_misses::total                254781                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    124288250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    803946250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    143027500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    621220250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1686652837                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   5236536365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    157819500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1463116000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10236606952                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     12967593                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1697952                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      3345398                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      8154245                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     26165188                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       625981                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       284492                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       720477                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       499484                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2130434                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    492175200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    411201489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   8037364813                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   3865764363                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12806505865                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    124288250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1296121450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    143027500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1032421739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1686652837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  13273901178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    157819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   5328880363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23043112817                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    124288250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1296121450                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    143027500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1032421739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1686652837                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  13273901178                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    157819500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   5328880363                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23043112817                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst        92422                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       536968                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        31666                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        44738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       265833                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       242460                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       146617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       917754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2278458                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       605659                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            605659                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1908                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2139                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6403                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          333                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          374                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          383                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1357                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        43647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        17498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       143325                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       116947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            321417                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        92422                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       580615                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        31666                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        62236                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       265833                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       385785                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       146617                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1034701                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2599875                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        92422                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       580615                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        31666                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        62236                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       265833                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       385785                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       146617                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1034701                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2599875                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.014834                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.016468                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.052959                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.156131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.075957                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.231816                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.012263                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.018643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.050114                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.687631                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.591379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.613712                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.699860                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.660472                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.684685                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.644195                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.614973                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.731070                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.670597                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.124728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.261344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.602107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.378676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.437435                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.014834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.024607                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.052959                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.185712                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.075957                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.369385                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.012263                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.059336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097997                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.014834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.024607                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.052959                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.185712                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.075957                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.369385                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.012263                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.059336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097997                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 90655.178702                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 90913.293000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 85287.716160                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 88936.327845                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83530.746682                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 93166.857008                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 87775.027809                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 85512.331970                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89651.669720                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  9883.836128                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  2475.148688                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  4557.762943                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  5447.057448                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6187.086309                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2745.530702                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  1654.023256                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  3132.508696                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1783.871429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2341.136264                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 90406.906686                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 89919.415920                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 93136.085994                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 87292.861307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91085.326816                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 90655.178702                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 90720.336670                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 85287.716160                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 89325.293217                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83530.746682                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 93148.222690                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 87775.027809                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 86796.650590                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90442.822726                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 90655.178702                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 90720.336670                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 85287.716160                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 89325.293217                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83530.746682                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 93148.222690                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 87775.027809                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 86796.650590                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90442.822726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               149320                       # number of writebacks
system.l2.writebacks::total                    149320                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          184                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           58                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          185                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           30                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          147                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          241                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           75                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                953                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          185                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          241                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 953                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          185                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          241                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                953                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1492                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6955                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        20045                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        56173                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1557                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        17035                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           113229                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1312                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          686                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          734                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         1497                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4229                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          228                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          172                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          230                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          280                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          910                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         4573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        86297                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        44285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140599                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        20045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       142470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        61320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            253828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        20045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       142470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        61320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           253828                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          719                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1267                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1994                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          678                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          397                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         2759                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          492                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4326                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         1397                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          397                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         4026                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          500                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         6320                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     93621500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    690245250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    107706000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    532571750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   1422918163                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   4536101385                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    116852500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1246007750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8746024298                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     23564186                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     12281628                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     13068211                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     26695927                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     75609952                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      4060722                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      3074167                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      4108724                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      4994274                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16237887                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    424149300                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    354302011                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   6971168187                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   3317834137                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11067453635                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     93621500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1114394550                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    107706000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    886873761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   1422918163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  11507269572                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    116852500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   4563841887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19813477933                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     93621500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1114394550                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    107706000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    886873761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   1422918163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  11507269572                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    116852500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   4563841887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19813477933                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    151562000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    190807500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      1127000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    343496500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    142980000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     83738500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    455261500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    101942000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    783922000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    294542000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     83738500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    646069000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    103069000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1127418500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.012843                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.016360                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.047117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.155461                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.075404                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.231679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.010620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.018562                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.049695                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.687631                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.591379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.613712                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.699860                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.660472                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.684685                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.644195                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.614973                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.731070                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.670597                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.124728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.261344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.602107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.378676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.437435                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.012843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.024507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.047117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.185230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.075404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.369299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.010620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.059263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097631                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.012843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.024507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.047117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.185230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.075404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.369299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.010620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.059263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097631                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 78872.367313                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78570.887877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 72189.008043                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76573.939612                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 70986.189224                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80752.343386                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 75049.775209                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73143.982976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 77241.910624                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17960.507622                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17903.247813                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17804.102180                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17832.950568                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17878.919839                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17810.184211                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17873.063953                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17864.017391                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17836.692857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17843.831868                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 77911.333578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 77476.932211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 80781.118544                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 74920.043739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78716.446312                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 78872.367313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 78318.543116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 72189.008043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 76932.144431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 70986.189224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 80769.773089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 75049.775209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 74426.645254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78058.677266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 78872.367313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 78318.543116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 72189.008043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 76932.144431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 70986.189224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 80769.773089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 75049.775209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 74426.645254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78058.677266                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210795.549374                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 150597.868982                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 172265.045135                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210884.955752                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210928.211587                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165009.604929                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 207199.186992                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 181211.742950                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210838.940587                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210928.211587                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 160474.167909                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       206138                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178389.003165                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              115421                       # Transaction distribution
system.membus.trans_dist::ReadResp             115414                       # Transaction distribution
system.membus.trans_dist::WriteReq               4326                       # Transaction distribution
system.membus.trans_dist::WriteResp              4326                       # Transaction distribution
system.membus.trans_dist::Writeback            220680                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        71360                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        71360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            24338                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         698560                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            5783                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140136                       # Transaction distribution
system.membus.trans_dist::ReadExResp           139955                       # Transaction distribution
system.membus.trans_dist::BadAddressError            6                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       214278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       214278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        12639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1384535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1397186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1611464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9134080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9134080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        23695                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25759680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25783375                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34917455                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           717497                       # Total snoops (count)
system.membus.snoop_fanout::samples           1275141                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1275141    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1275141                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12426995                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1783789502                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                7000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           72742607                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1349446204                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       20599473                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     17284842                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       163870                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      8865691                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        6364444                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    71.787343                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         459493                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1767                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            27890128                       # DTB read hits
system.switch_cpus0.dtb.read_misses            118749                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   35                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        23079178                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            8537704                       # DTB write hits
system.switch_cpus0.dtb.write_misses            16485                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        4260814                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            36427832                       # DTB hits
system.switch_cpus0.dtb.data_misses            135234                       # DTB misses
system.switch_cpus0.dtb.data_acv                   35                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        27339992                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           14978971                       # ITB hits
system.switch_cpus0.itb.fetch_misses              250                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 217                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       14979221                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                78295673                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     19266339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171555790                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20599473                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      6823937                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             58216503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1046150                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles                 9                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         6321                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        10532                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         6925                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         16931621                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     78029707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.198596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.304118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50530733     64.76%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1714827      2.20%     66.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1535185      1.97%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1656432      2.12%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3000026      3.84%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1008604      1.29%     76.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1197058      1.53%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1518911      1.95%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        15867931     20.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     78029707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.263098                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.191127                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        15426075                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     38351803                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         19988870                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      3745339                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        517620                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2423812                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5492                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     156693370                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        14920                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        517620                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        17068095                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4789806                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     23484304                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21989709                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     10180173                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152485617                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       546376                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       4385500                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1987291                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        261098                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    125366727                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    211467196                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    139906493                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups     71476970                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    115859920                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         9506747                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      2817789                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       175084                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23281881                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     28282527                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      8741693                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2912881                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1727480                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148378744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      1598255                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        145481208                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22857                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     11242141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      6279037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       989038                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     78029707                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.864434                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.183684                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     33170348     42.51%     42.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      9224545     11.82%     54.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10966995     14.05%     68.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8109737     10.39%     78.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      4685945      6.01%     84.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5540660      7.10%     91.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2559052      3.28%     95.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1987330      2.55%     97.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1785095      2.29%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     78029707                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         110559      1.91%      1.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         23538      0.41%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd       242674      4.18%      6.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt       214391      3.69%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      2867690     49.42%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv       206107      3.55%     63.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt         7112      0.12%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1388181     23.92%     87.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       742881     12.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     60406662     41.52%     41.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1821703      1.25%     42.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     42.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     23300405     16.02%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp       465746      0.32%     59.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      7725286      5.31%     64.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     12641943      8.69%     73.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       237422      0.16%     73.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt        80608      0.06%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     28214120     19.39%     92.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8569092      5.89%     98.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      2018221      1.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     145481208                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.858100                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            5803133                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.039889                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    263234129                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    102473614                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     91036695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    111583984                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes     58773068                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     53431389                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      93415340                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses       57869001                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      1086688                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1751791                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4153                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        27751                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       397997                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        61568                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        36474                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        517620                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2427571                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       496997                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150949172                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        51262                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     28282527                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      8741693                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      1499033                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       320155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        27751                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98350                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       369440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       467790                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144907984                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     28020105                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       573224                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop               972173                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            36576335                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        13881250                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8556230                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.850779                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144665047                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144468084                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93865151                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        110710463                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.845161                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.847844                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     10137238                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       609216                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       455920                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76371066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.825182                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.960757                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     44087228     57.73%     57.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     11455464     15.00%     72.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      3552039      4.65%     77.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      1865125      2.44%     79.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       855504      1.12%     80.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       645975      0.85%     81.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       891331      1.17%     82.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       910888      1.19%     84.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     12107512     15.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76371066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    139391106                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     139391106                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              34874404                       # Number of memory references committed
system.switch_cpus0.commit.loads             26530717                       # Number of loads committed
system.switch_cpus0.commit.membars              95842                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          13012944                       # Number of branches committed
system.switch_cpus0.commit.fp_insts          51472780                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        101675212                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       332841                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass       656327      0.47%      0.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     57621883     41.34%     41.81% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1631656      1.17%     42.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     22155090     15.89%     58.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp       465372      0.33%     59.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      7482371      5.37%     64.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     12081306      8.67%     73.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv       233583      0.17%     73.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt        74177      0.05%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     26626559     19.10%     92.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      8344561      5.99%     98.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      2018221      1.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    139391106                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     12107512                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           213252903                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300717225                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 265966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           127149776                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          138734779                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            138734779                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.564355                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.564355                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.771934                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.771934                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       134680788                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       71414754                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads         68436538                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        49111280                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads       64590738                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       1670402                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       17735023                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     13751237                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        26033                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      7965607                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        7042410                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    88.410212                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         805246                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         1594                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            26284022                       # DTB read hits
system.switch_cpus1.dtb.read_misses              8811                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    4                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        12257038                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           13693151                       # DTB write hits
system.switch_cpus1.dtb.write_misses             1594                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  29                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        1104388                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            39977173                       # DTB hits
system.switch_cpus1.dtb.data_misses             10405                       # DTB misses
system.switch_cpus1.dtb.data_acv                   33                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        13361426                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           11217948                       # ITB hits
system.switch_cpus1.itb.fetch_misses           341326                       # ITB misses
system.switch_cpus1.itb.fetch_acv               11563                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       11559274                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               104645298                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     17924648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156734472                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           17735023                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      7847656                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             64823115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1597952                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                18                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         6088                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles     20860012                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         6393                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         16520278                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        16677                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    104419269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.501011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.890866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        78621564     75.29%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1510086      1.45%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1651018      1.58%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2349184      2.25%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3034522      2.91%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          553019      0.53%     84.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          943729      0.90%     84.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1739935      1.67%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14016212     13.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    104419269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.169477                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.497769                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        16372273                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     65193237                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         20356195                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      1701313                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        796251                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2222628                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2761                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     137655676                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         6936                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        796251                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17711569                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         704822                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     57641336                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         20707509                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      6857782                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     130769320                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        89114                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        164105                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        164691                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         58354                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands     97738105                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    168098469                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    134703110                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups     33141936                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps     96504692                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1233421                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      6680257                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       513658                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         20522660                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     26310516                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     13724904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132727                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       179503                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         125921662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      3397540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127483436                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         5655                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      3160887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       450661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      1605094                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    104419269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.220880                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.988584                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     64217530     61.50%     61.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     10572279     10.12%     71.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      8069725      7.73%     79.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7166034      6.86%     86.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3527207      3.38%     89.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5315656      5.09%     94.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1970954      1.89%     96.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1878299      1.80%     98.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1701585      1.63%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    104419269                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         258450      4.11%      4.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          2370      0.04%      4.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      4.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd       246546      3.92%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt       225312      3.58%     11.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      1206502     19.17%     30.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv         8755      0.14%     30.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt          695      0.01%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     30.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2550844     40.53%     71.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1793743     28.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     56842202     44.59%     44.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       293789      0.23%     44.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     44.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     12633795      9.91%     54.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp       470543      0.37%     55.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      5849709      4.59%     59.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult      6254537      4.91%     64.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv         7964      0.01%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt         2745      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26571771     20.84%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     13702086     10.75%     96.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      4854289      3.81%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127483436                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.218243                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            6293217                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.049365                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    306420632                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    103579460                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     98444448                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads     59264382                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes     28904418                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     28648132                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     103178405                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses       30598242                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        70109                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       160151                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          644                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3892                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        59879                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1894                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        25391                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        796251                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         260335                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        67347                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130632621                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     26310516                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     13724904                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      3132704                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3767                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        61820                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3892                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        14082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       779336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       793418                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127156836                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     26296539                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       326601                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop              1313419                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            39993142                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        13334564                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          13696603                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.215122                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127112501                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127092580                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         58530852                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         65966649                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.214508                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.887279                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts      3859322                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1792446                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       790525                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    103513807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.223988                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.472270                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     70419086     68.03%     68.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     12885095     12.45%     80.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      4338456      4.19%     84.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2558698      2.47%     87.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      1019105      0.98%     88.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       548900      0.53%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1276430      1.23%     89.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       762245      0.74%     90.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      9705792      9.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    103513807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    126699652                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126699652                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              39815390                       # Number of memory references committed
system.switch_cpus1.commit.loads             26150365                       # Number of loads committed
system.switch_cpus1.commit.membars             262493                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13022416                       # Number of branches committed
system.switch_cpus1.commit.fp_insts          28553892                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103846726                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       541762                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass       541339      0.43%      0.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     55810958     44.05%     44.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       286496      0.23%     44.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     44.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     12582673      9.93%     54.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp       470192      0.37%     55.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      5836054      4.61%     59.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult      6228600      4.92%     64.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv         7784      0.01%     64.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt         2472      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     26412858     20.85%     85.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     13665937     10.79%     96.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      4854289      3.83%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    126699652                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      9705792                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           224328882                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          262023299                       # The number of ROB writes
system.switch_cpus1.timesIdled                  13773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 226029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           100736035                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          126158319                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126158319                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.829476                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.829476                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.205580                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.205580                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       134196433                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       69480582                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads         33000637                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        27376493                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads       37865877                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       4414742                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       35174524                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29494939                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       189392                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     22951484                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       11169778                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    48.666910                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1285447                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         7368                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            39898230                       # DTB read hits
system.switch_cpus2.dtb.read_misses             27791                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   97                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        24200242                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           18694597                       # DTB write hits
system.switch_cpus2.dtb.write_misses            14827                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        5002395                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            58592827                       # DTB hits
system.switch_cpus2.dtb.data_misses             42618                       # DTB misses
system.switch_cpus2.dtb.data_acv                  117                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        29202637                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           20084884                       # ITB hits
system.switch_cpus2.itb.fetch_misses            86141                       # ITB misses
system.switch_cpus2.itb.fetch_acv               11653                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       20171025                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               145892677                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     33157114                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             250926712                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           35174524                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12455225                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            101099814                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        2019200                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               138                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        15369                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      7893575                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        76209                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          165                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         27117954                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       118353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143251984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.751646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.044606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       102089077     71.27%     71.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2101267      1.47%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2430299      1.70%     74.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3370043      2.35%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5674531      3.96%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1410205      0.98%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1765123      1.23%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1776681      1.24%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        22634758     15.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143251984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.241099                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.719940                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        26711454                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     81008935                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31273006                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      3269137                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        989452                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3233720                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        20461                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     217746925                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        61134                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        989452                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        28623301                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        6539849                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     62233076                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32588159                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     12278147                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     208576560                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       221260                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2308427                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1218625                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1713955                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    162049567                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    279791841                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    233939040                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups     45598614                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    155095431                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         6954132                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7180085                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       566311                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         29079889                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     39970116                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     18961664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      2122821                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1562390                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         201528867                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      4082622                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        200385118                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26928                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      9948789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      5782002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      2140202                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    143251984                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.398830                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.056733                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80531275     56.22%     56.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15238871     10.64%     66.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13502424      9.43%     76.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10670496      7.45%     83.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6618577      4.62%     88.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7945931      5.55%     93.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3625522      2.53%     96.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      2778288      1.94%     98.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2340600      1.63%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143251984                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         405037      5.88%      5.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult          3549      0.05%      5.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd       257177      3.73%      9.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp          127      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt       241784      3.51%     13.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      1178686     17.10%     30.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv        10968      0.16%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt          594      0.01%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2787032     40.44%     70.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      2006048     29.11%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           73      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    103042649     51.42%     51.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       899170      0.45%     51.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     51.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     16578148      8.27%     60.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp       820560      0.41%     60.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      7154426      3.57%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult      7785068      3.89%     68.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv        26700      0.01%     68.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt        19604      0.01%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40332599     20.13%     88.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     18740945      9.35%     97.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      4985176      2.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     200385118                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.373510                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            6891002                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.034389                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    472198674                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    174420613                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    160857199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads     78741476                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes     41154787                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     38338463                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     166915736                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses       40360311                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1505236                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1052155                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        15310                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       528332                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         4690                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       315300                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        989452                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2256095                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      2181650                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    207833413                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        58082                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     39970116                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     18961664                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      3730743                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      2117918                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        15310                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        82979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       897793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       980772                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    199658306                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     39943939                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       726812                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop              2221924                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            58656793                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19893429                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          18712854                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.368529                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             199272793                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            199195662                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        105272324                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        123319729                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.365358                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.853654                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     10696023                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      1942420                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       969007                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    141202192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.395217                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.584685                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     90965754     64.42%     64.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18708008     13.25%     77.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      6118308      4.33%     82.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3440550      2.44%     84.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1651485      1.17%     85.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2096476      1.48%     87.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2907572      2.06%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1304609      0.92%     90.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     14009430      9.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    141202192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    197007729                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     197007729                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              57351293                       # Number of memory references committed
system.switch_cpus2.commit.loads             38917961                       # Number of loads committed
system.switch_cpus2.commit.membars             337275                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19281020                       # Number of branches committed
system.switch_cpus2.commit.fp_insts          37806211                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        167033642                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       902551                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      1345104      0.68%      0.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    100011034     50.77%     51.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       876258      0.44%     51.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     51.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     16429724      8.34%     60.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp       803661      0.41%     60.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      7095999      3.60%     64.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult      7722565      3.92%     68.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv        26449      0.01%     68.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt        19296      0.01%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     39255236     19.93%     88.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     18437228      9.36%     97.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      4985175      2.53%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    197007729                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     14009430                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           334777862                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          417459186                       # The number of ROB writes
system.switch_cpus2.timesIdled                 149813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2640693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            59546374                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          195662698                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            195662698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.745634                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.745634                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.341141                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.341141                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       228862792                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      121519197                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads         43726526                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        36078287                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads       51120192                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       4623579                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       29069912                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     23810309                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       286063                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     17837751                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       10947592                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    61.373163                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         659604                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         2533                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            48215164                       # DTB read hits
system.switch_cpus3.dtb.read_misses            205501                       # DTB read misses
system.switch_cpus3.dtb.read_acv                 2146                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        42211558                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           13280443                       # DTB write hits
system.switch_cpus3.dtb.write_misses            35980                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        7766963                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            61495607                       # DTB hits
system.switch_cpus3.dtb.data_misses            241481                       # DTB misses
system.switch_cpus3.dtb.data_acv                 2146                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        49978521                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           25893129                       # ITB hits
system.switch_cpus3.itb.fetch_misses           113995                       # ITB misses
system.switch_cpus3.itb.fetch_acv               20635                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       26007124                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               125688990                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     32068762                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             290376900                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29069912                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11607196                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             84750359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1560752                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               153                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         7853                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      7677320                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         7098                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         28402186                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       147557                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    125291965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.317602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.350581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        78823410     62.91%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3058347      2.44%     65.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2233828      1.78%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2580727      2.06%     69.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         5446749      4.35%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1622886      1.30%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1981116      1.58%     76.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         3038622      2.43%     78.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        26506280     21.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    125291965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.231284                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.310281                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        26872378                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     56281324                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35234604                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      6132773                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        770886                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4058975                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         9546                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     274122793                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        25347                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        770886                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        29506025                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        8306050                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     30683476                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         38559241                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     17466287                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     268636749                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       831765                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7735014                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       3563435                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       1261701                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    224008671                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    372951597                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    239405125                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    133442141                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    208049485                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        15959186                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      3680228                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       221132                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         36593604                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     48873250                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     13621296                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      4889560                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2750412                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         261963472                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      2072727                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        256770602                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        35893                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18472750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     10683735                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      1307106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    125291965                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.049378                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.230827                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     48099442     38.39%     38.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14587660     11.64%     50.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     18106060     14.45%     64.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     15017597     11.99%     76.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8002955      6.39%     82.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      9858820      7.87%     90.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      4782646      3.82%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      3778045      3.02%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3058740      2.44%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    125291965                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         151478      1.44%      1.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult         41569      0.40%      1.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd       568069      5.41%      7.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      7.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt       505231      4.82%     12.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult      5676206     54.11%     66.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv       357631      3.41%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt        11716      0.11%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2173673     20.72%     90.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1005122      9.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    104549097     40.72%     40.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3033320      1.18%     41.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     41.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     43813448     17.06%     58.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp      1095101      0.43%     59.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt     15127126      5.89%     65.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     23837405      9.28%     74.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       403527      0.16%     74.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt       136537      0.05%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     48726079     18.98%     93.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     13340336      5.20%     98.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      2708562      1.05%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     256770602                       # Type of FU issued
system.switch_cpus3.iq.rate                  2.042904                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           10490695                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.040856                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    439703559                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    173302435                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    155010409                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    209656198                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    109250297                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    100203285                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     158281924                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      108979309                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      1855303                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2965990                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         7156                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        44053                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       666426                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       102132                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        75640                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        770886                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3619088                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      1482732                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    266015236                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        85837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     48873250                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     13621296                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1946988                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        191183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      1192032                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        44053                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       178082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       508428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       686510                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    255968193                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     48438171                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       802409                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop              1979037                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            61757730                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        23482918                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          13319559                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            2.036520                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             255557191                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            255213694                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        170887491                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        200076402                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              2.030518                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.854111                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     16477044                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       765621                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       667521                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    122708310                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     2.013768                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     3.077994                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     67040617     54.63%     54.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19260331     15.70%     70.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      5695492      4.64%     74.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      3199678      2.61%     77.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      1541525      1.26%     78.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1013297      0.83%     79.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1293892      1.05%     80.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1448042      1.18%     81.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     22215436     18.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    122708310                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    247106068                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     247106068                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              58862130                       # Number of memory references committed
system.switch_cpus3.commit.loads             45907260                       # Number of loads committed
system.switch_cpus3.commit.membars             121909                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          22049983                       # Number of branches committed
system.switch_cpus3.commit.fp_insts          96889331                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        176028713                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       482408                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass      1542683      0.62%      0.62% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    100060390     40.49%     41.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      2709101      1.10%     42.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     42.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     41871921     16.94%     59.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp      1094680      0.44%     59.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt     14714432      5.95%     65.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     22895876      9.27%     74.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv       396767      0.16%     74.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt       126055      0.05%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     46029169     18.63%     93.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     12956432      5.24%     98.90% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      2708562      1.10%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    247106068                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     22215436                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           363155720                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          529753715                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 397025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            79753722                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          245563449                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            245563449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.511839                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.511839                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.953739                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.953739                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       230774077                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      123409574                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        128279506                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        92559076                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      118134349                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       2157982                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            3034935                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3034730                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4326                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4326                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           605659                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        71535                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25868                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        699007                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         724875                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           327641                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          327641                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       184871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1456941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        63362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       687286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       531756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1571075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       293280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2522638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7311209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5915008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     43401454                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2026624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      6220840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     17013312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     41364417                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      9383488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     79852344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              205177487                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1549374                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4768988                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.015042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121718                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                4697255     98.50%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  71733      1.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4768988                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2956482933                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         139158224                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1072535134                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          48037210                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         623908209                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         403117836                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1135895860                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         220643776                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1803945578                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.085359                       # Number of seconds simulated
sim_ticks                                 85359129000                       # Number of ticks simulated
final_tick                               2450787292000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 832239                       # Simulator instruction rate (inst/s)
host_op_rate                                   832239                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41844907                       # Simulator tick rate (ticks/s)
host_mem_usage                                 778096                       # Number of bytes of host memory used
host_seconds                                  2039.89                       # Real time elapsed on the host
sim_insts                                  1697679174                       # Number of instructions simulated
sim_ops                                    1697679174                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        75008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       724416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        55232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       706688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       732928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     10684800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       211392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      1361408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14551872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        75008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        55232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       732928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       211392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1074560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      9142144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9142144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        11319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        11042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        11452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       166950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        21272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              227373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        142846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       878734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      8486685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       647054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      8278997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      8586404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    125174661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2476501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     15949179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170478216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       878734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       647054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      8586404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2476501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12588695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       107102124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107102124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       107102124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       878734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      8486685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       647054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      8278997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      8586404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    125174661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2476501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     15949179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            277580339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      227373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     144766                       # Number of write requests accepted
system.mem_ctrls.readBursts                    227373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   144766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14502080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   49792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9183360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14551872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9265024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    778                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1277                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         4753                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8074                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   85359185500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                227373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               144766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  111164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   70623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   26870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        84865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.104554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.147317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.287530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31891     37.58%     37.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22107     26.05%     63.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10170     11.98%     75.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4846      5.71%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3334      3.93%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1879      2.21%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1607      1.89%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1072      1.26%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7959      9.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        84865                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.268491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.682040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           7048     81.71%     81.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1248     14.47%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           175      2.03%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           68      0.79%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           32      0.37%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           14      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            8      0.09%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.02%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.01%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            4      0.05%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8626                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.634404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.482615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.836917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          8609     99.79%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             9      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             4      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-327            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::504-511            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8627                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4145917500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8394573750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1132975000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18296.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37046.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       169.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   188832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   96396                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     229374.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                740880000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                404250000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2057577600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1349440560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          12379367520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          35756078625                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          82354913250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           135042507555                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            712.500701                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  61527252750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2850380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   20982217750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                705627720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                385015125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1850011800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1242974160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          12379367520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          34428588525                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          83519378250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           134510963100                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            709.696208                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  62359727250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2850380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   20148475750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     119                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    152704                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1954     35.66%     35.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     87      1.59%     37.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    103      1.88%     39.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3336     60.88%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5480                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1954     48.91%     48.91% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      87      2.18%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     103      2.58%     53.67% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1851     46.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3995                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             83952756500     99.03%     99.03% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               33979000      0.04%     99.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               52308500      0.06%     99.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              734061500      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         84773105500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.554856                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.729015                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                        12    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   56      0.75%      0.75% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  422      5.66%      6.42% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4674     62.74%     69.15% # number of callpals executed
system.cpu0.kern.callpal::rdps                    184      2.47%     71.62% # number of callpals executed
system.cpu0.kern.callpal::rti                     616      8.27%     79.89% # number of callpals executed
system.cpu0.kern.callpal::callsys                 421      5.65%     85.54% # number of callpals executed
system.cpu0.kern.callpal::rdunique               1077     14.46%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7450                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1037                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                484                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                484                      
system.cpu0.kern.mode_good::user                  484                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.466731                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.636423                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       29502888000     34.59%     34.59% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         55783246000     65.41%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     422                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          1914382                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.285474                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45891254                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1914382                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.971837                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   496.285474                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.969308                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969308                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        196486571                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       196486571                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     33983998                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33983998                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     11739858                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      11739858                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         5600                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5600                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4104                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4104                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     45723856                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        45723856                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     45723856                       # number of overall hits
system.cpu0.dcache.overall_hits::total       45723856                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2284152                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2284152                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       618678                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       618678                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1762                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1762                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         2231                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2231                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2902830                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2902830                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2902830                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2902830                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29997896807                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29997896807                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   7888174357                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7888174357                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     13583240                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13583240                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     16755718                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     16755718                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        52501                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        52501                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37886071164                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37886071164                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37886071164                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37886071164                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     36268150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36268150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     12358536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12358536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         6335                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6335                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     48626686                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48626686                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     48626686                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48626686                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.062980                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062980                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.050061                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050061                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.239337                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.239337                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.352170                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.352170                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.059696                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059696                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.059696                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059696                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 13133.056297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13133.056297                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 12750.048259                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12750.048259                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data  7708.989784                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7708.989784                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7510.406992                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7510.406992                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 13051.426079                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13051.426079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 13051.426079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13051.426079                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       138613                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        18514                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            13834                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1965                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.019734                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     9.421883                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       187061                       # number of writebacks
system.cpu0.dcache.writebacks::total           187061                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       467021                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       467021                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       506908                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       506908                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          293                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          293                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       973929                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       973929                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       973929                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       973929                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1817131                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1817131                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       111770                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       111770                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1469                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1469                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         2223                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2223                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      1928901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1928901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      1928901                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1928901                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          106                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          106                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          284                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          284                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          390                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          390                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  21597669632                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  21597669632                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   1415815311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1415815311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      8344756                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      8344756                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     13423782                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13423782                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        46499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        46499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  23013484943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  23013484943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  23013484943                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  23013484943                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     24063500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     24063500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     63623001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     63623001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     87686501                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     87686501                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.050103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.009044                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009044                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.199538                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.199538                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.350908                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.350908                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.039668                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039668                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.039668                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039668                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11885.587573                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11885.587573                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 12667.221177                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12667.221177                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  5680.569095                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5680.569095                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  6038.588394                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6038.588394                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11930.879264                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11930.879264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11930.879264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11930.879264                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 227014.150943                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227014.150943                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224024.651408                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224024.651408                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224837.182051                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224837.182051                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           229757                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.081217                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           23915166                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           229757                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           104.088955                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.081217                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998206                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998206                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48301384                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48301384                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     23794474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       23794474                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     23794474                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        23794474                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     23794474                       # number of overall hits
system.cpu0.icache.overall_hits::total       23794474                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       241331                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       241331                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       241331                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        241331                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       241331                       # number of overall misses
system.cpu0.icache.overall_misses::total       241331                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   3205106716                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3205106716                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   3205106716                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3205106716                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   3205106716                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3205106716                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     24035805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24035805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     24035805                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24035805                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     24035805                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24035805                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.010040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.010040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.010040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 13280.957341                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13280.957341                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 13280.957341                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13280.957341                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 13280.957341                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13280.957341                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    11.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        11557                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        11557                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        11557                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        11557                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        11557                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        11557                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       229774                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       229774                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       229774                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       229774                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       229774                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       229774                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   2773685280                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2773685280                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   2773685280                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2773685280                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   2773685280                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2773685280                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.009560                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009560                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.009560                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.009560                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.009560                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.009560                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 12071.362643                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12071.362643                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 12071.362643                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12071.362643                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 12071.362643                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12071.362643                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     123                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    150204                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1989     35.94%     35.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     87      1.57%     37.51% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    108      1.95%     39.47% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3350     60.53%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5534                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1989     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      87      2.14%     50.98% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     108      2.65%     53.63% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1888     46.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 4072                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             84022741000     99.11%     99.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               33608500      0.04%     99.15% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               57185500      0.07%     99.22% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              661134500      0.78%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         84774669500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.563582                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.735815                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         7    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   72      0.97%      0.97% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  429      5.79%      6.76% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4724     63.72%     70.47% # number of callpals executed
system.cpu1.kern.callpal::rdps                    178      2.40%     72.88% # number of callpals executed
system.cpu1.kern.callpal::rti                     616      8.31%     81.18% # number of callpals executed
system.cpu1.kern.callpal::callsys                 418      5.64%     86.82% # number of callpals executed
system.cpu1.kern.callpal::rdunique                977     13.18%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  7414                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              827                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                485                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                218                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                535                      
system.cpu1.kern.mode_good::user                  485                      
system.cpu1.kern.mode_good::idle                   50                      
system.cpu1.kern.mode_switch_good::kernel     0.646917                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.229358                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.699346                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         879548500      1.03%      1.03% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         55702155500     65.32%     66.35% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         28695607500     33.65%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     429                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          1919470                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.533897                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44979169                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1919470                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.433119                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.533897                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.979558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        197327067                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       197327067                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     34115939                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34115939                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     11806006                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      11806006                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         5449                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5449                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3890                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3890                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     45921945                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        45921945                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     45921945                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45921945                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2290326                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2290326                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       624140                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       624140                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1548                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1548                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2095                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2095                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2914466                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2914466                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2914466                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2914466                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  30049770127                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  30049770127                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   7869827434                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7869827434                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     12620742                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12620742                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     17092754                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17092754                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        49500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        49500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  37919597561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  37919597561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  37919597561                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  37919597561                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     36406265                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     36406265                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     12430146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12430146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         6997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         5985                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5985                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     48836411                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48836411                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     48836411                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48836411                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.062910                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.062910                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050212                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050212                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.221238                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.221238                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.350042                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.350042                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.059678                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.059678                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.059678                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.059678                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 13120.302580                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13120.302580                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 12609.073980                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12609.073980                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data  8152.934109                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  8152.934109                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  8158.832458                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8158.832458                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 13010.821729                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13010.821729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 13010.821729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13010.821729                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       136159                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18911                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14045                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1749                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     9.694482                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    10.812464                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       192898                       # number of writebacks
system.cpu1.dcache.writebacks::total           192898                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       471126                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       471126                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       510108                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       510108                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          236                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          236                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       981234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       981234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       981234                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       981234                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      1819200                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1819200                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       114032                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       114032                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1312                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1312                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         2089                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2089                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      1933232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1933232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      1933232                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1933232                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          266                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          266                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          266                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          266                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  21625623100                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21625623100                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   1423689946                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1423689946                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      7911505                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7911505                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     13960746                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13960746                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        46500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        46500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  23049313046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  23049313046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  23049313046                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  23049313046                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     59593500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     59593500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     59593500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     59593500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.049969                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049969                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.009174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.187509                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.187509                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.349039                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.349039                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.039586                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039586                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.039586                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039586                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11887.435741                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11887.435741                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 12485.003736                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12485.003736                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  6030.110518                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6030.110518                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6682.980373                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6682.980373                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11922.683385                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11922.683385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11922.683385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11922.683385                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224035.714286                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224035.714286                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224035.714286                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224035.714286                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           224056                       # number of replacements
system.cpu1.icache.tags.tagsinuse          508.624215                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23690607                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           224056                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           105.735205                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   508.624215                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.993407                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993407                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48636667                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48636667                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     23970993                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23970993                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     23970993                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23970993                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     23970993                       # number of overall hits
system.cpu1.icache.overall_hits::total       23970993                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       235300                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       235300                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       235300                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        235300                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       235300                       # number of overall misses
system.cpu1.icache.overall_misses::total       235300                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   3080363399                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3080363399                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   3080363399                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3080363399                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   3080363399                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3080363399                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     24206293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     24206293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     24206293                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     24206293                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     24206293                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     24206293                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009721                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009721                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009721                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009721                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009721                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009721                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 13091.217165                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13091.217165                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 13091.217165                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13091.217165                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 13091.217165                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13091.217165                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        11219                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11219                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        11219                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11219                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        11219                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11219                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       224081                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       224081                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       224081                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       224081                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       224081                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       224081                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   2667971659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2667971659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   2667971659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2667971659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   2667971659                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2667971659                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.009257                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009257                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.009257                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009257                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.009257                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009257                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 11906.282367                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11906.282367                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 11906.282367                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11906.282367                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 11906.282367                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11906.282367                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      68                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    170021                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5199     43.20%     43.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.03%     43.23% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     87      0.72%     43.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     69      0.57%     44.53% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6676     55.47%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               12035                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5191     49.52%     49.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.04%     49.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      87      0.83%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      69      0.66%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5132     48.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                10483                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             84147140500     98.58%     98.58% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2975500      0.00%     98.58% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               38927000      0.05%     98.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               30749500      0.04%     98.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1138715500      1.33%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         85358508000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998461                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.768724                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.871043                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         7      1.13%      1.13% # number of syscalls executed
system.cpu2.kern.syscall::3                       308     49.68%     50.81% # number of syscalls executed
system.cpu2.kern.syscall::4                       227     36.61%     87.42% # number of syscalls executed
system.cpu2.kern.syscall::6                         9      1.45%     88.87% # number of syscalls executed
system.cpu2.kern.syscall::17                       12      1.94%     90.81% # number of syscalls executed
system.cpu2.kern.syscall::45                        9      1.45%     92.26% # number of syscalls executed
system.cpu2.kern.syscall::71                       10      1.61%     93.87% # number of syscalls executed
system.cpu2.kern.syscall::73                       38      6.13%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   620                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  191      0.94%      0.94% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  392      1.93%      2.87% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      2.88% # number of callpals executed
system.cpu2.kern.callpal::swpipl                10358     51.04%     53.91% # number of callpals executed
system.cpu2.kern.callpal::rdps                    693      3.41%     57.33% # number of callpals executed
system.cpu2.kern.callpal::rti                    1521      7.49%     64.82% # number of callpals executed
system.cpu2.kern.callpal::callsys                 958      4.72%     69.54% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     69.55% # number of callpals executed
system.cpu2.kern.callpal::rdunique               6180     30.45%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 20295                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1913                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1433                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1433                      
system.cpu2.kern.mode_good::user                 1433                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.749085                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.856545                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       12741431500     14.93%     14.93% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         72617076500     85.07%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     392                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          2293190                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.696222                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           70178624                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2293190                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            30.603057                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   508.696222                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.993547                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.993547                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        307174340                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       307174340                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     54335688                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       54335688                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15864492                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15864492                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        31219                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        31219                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        29136                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        29136                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     70200180                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        70200180                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     70200180                       # number of overall hits
system.cpu2.dcache.overall_hits::total       70200180                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      3481000                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3481000                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      2469565                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2469565                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         4174                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4174                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2185                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      5950565                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5950565                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      5950565                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5950565                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  72579396700                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  72579396700                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  91531533745                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  91531533745                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     94653494                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     94653494                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     16388721                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     16388721                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        83000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        83000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 164110930445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 164110930445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 164110930445                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 164110930445                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     57816688                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     57816688                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     18334057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     18334057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        35393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        35393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        31321                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        31321                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     76150745                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     76150745                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     76150745                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     76150745                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.060208                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060208                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.134698                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.134698                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.117933                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.117933                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.069762                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.069762                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.078142                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.078142                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.078142                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.078142                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 20850.157053                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 20850.157053                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 37063.828547                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37063.828547                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 22676.927168                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22676.927168                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  7500.558810                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7500.558810                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27579.050131                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27579.050131                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27579.050131                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27579.050131                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3620507                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2016021                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            81226                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          36389                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    44.573252                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    55.401935                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       495443                       # number of writebacks
system.cpu2.dcache.writebacks::total           495443                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      1489287                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1489287                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      2154637                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      2154637                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         1497                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1497                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      3643924                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3643924                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      3643924                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3643924                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1991713                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1991713                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       314928                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       314928                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         2677                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2677                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         2181                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2181                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2306641                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2306641                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2306641                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2306641                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           38                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           38                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          400                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          400                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          438                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          438                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  27870737914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27870737914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  11495285437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11495285437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     37648755                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     37648755                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     13122279                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     13122279                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        75500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        75500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  39366023351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39366023351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  39366023351                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39366023351                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      6303000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      6303000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     86243500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     86243500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     92546500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     92546500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.034449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.017177                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017177                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.075636                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.075636                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.069634                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.069634                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.030290                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.030290                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.030290                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.030290                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13993.350404                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13993.350404                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 36501.312798                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 36501.312798                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 14063.785954                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14063.785954                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6016.634113                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6016.634113                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17066.384995                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17066.384995                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17066.384995                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17066.384995                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165868.421053                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 165868.421053                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 215608.750000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 215608.750000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 211293.378995                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 211293.378995                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           315756                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.958428                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           34937895                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           315756                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           110.648396                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.958428                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999919                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999919                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          310                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         71097456                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        71097456                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     35058668                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       35058668                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     35058668                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        35058668                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     35058668                       # number of overall hits
system.cpu2.icache.overall_hits::total       35058668                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       332167                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       332167                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       332167                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        332167                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       332167                       # number of overall misses
system.cpu2.icache.overall_misses::total       332167                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   5220050893                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   5220050893                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   5220050893                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   5220050893                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   5220050893                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   5220050893                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     35390835                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     35390835                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     35390835                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     35390835                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     35390835                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     35390835                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009386                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009386                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009386                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009386                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009386                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009386                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 15715.139954                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 15715.139954                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 15715.139954                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 15715.139954                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 15715.139954                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 15715.139954                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1305                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    29.659091                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        16380                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        16380                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        16380                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        16380                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        16380                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        16380                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       315787                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       315787                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       315787                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       315787                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       315787                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       315787                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   4511353314                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   4511353314                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   4511353314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   4511353314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   4511353314                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   4511353314                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.008923                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.008923                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.008923                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.008923                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.008923                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.008923                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 14286.064069                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14286.064069                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 14286.064069                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14286.064069                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 14286.064069                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14286.064069                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     121                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    151426                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2091     37.92%     37.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     87      1.58%     39.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    144      2.61%     42.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3192     57.89%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5514                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2091     48.05%     48.05% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      87      2.00%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     144      3.31%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2030     46.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4352                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             83993627500     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               33716500      0.04%     99.12% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               61285500      0.07%     99.19% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              686789000      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         84775418500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.635965                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.789264                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         6     85.71%     85.71% # number of syscalls executed
system.cpu3.kern.syscall::4                         1     14.29%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     7                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   60      0.77%      0.77% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  488      6.23%      7.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4638     59.20%     66.20% # number of callpals executed
system.cpu3.kern.callpal::rdps                    197      2.51%     68.71% # number of callpals executed
system.cpu3.kern.callpal::rti                     685      8.74%     77.46% # number of callpals executed
system.cpu3.kern.callpal::callsys                 484      6.18%     83.64% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1282     16.36%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7834                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1173                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                557                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                557                      
system.cpu3.kern.mode_good::user                  557                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.474851                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.643931                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       26544798000     31.14%     31.14% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         58707826000     68.86%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     488                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          1933011                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          497.085579                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           48568975                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1933011                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.126073                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   497.085579                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.970870                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.970870                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        206842435                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       206842435                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     35838207                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       35838207                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     12286864                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      12286864                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         5869                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5869                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         4202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4202                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     48125071                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        48125071                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     48125071                       # number of overall hits
system.cpu3.dcache.overall_hits::total       48125071                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      2366636                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2366636                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       718998                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       718998                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1743                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1743                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2204                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2204                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      3085634                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3085634                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      3085634                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3085634                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  31897926961                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  31897926961                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  12186833688                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  12186833688                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     16379494                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     16379494                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     17039245                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     17039245                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        78501                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        78501                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  44084760649                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  44084760649                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  44084760649                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  44084760649                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     38204843                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     38204843                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     13005862                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     13005862                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         7612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         6406                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6406                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     51210705                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     51210705                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     51210705                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     51210705                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.061946                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.061946                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.055283                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.055283                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.228981                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.228981                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.344052                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.344052                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.060254                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.060254                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.060254                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.060254                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 13478.171954                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13478.171954                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 16949.746297                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 16949.746297                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data  9397.300057                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9397.300057                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7731.054900                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7731.054900                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 14287.099717                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 14287.099717                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 14287.099717                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 14287.099717                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       214521                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        20427                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            17948                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2030                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    11.952362                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    10.062562                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       215216                       # number of writebacks
system.cpu3.dcache.writebacks::total           215216                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       542495                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       542495                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       595763                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       595763                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          330                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          330                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      1138258                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1138258                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      1138258                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1138258                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      1824141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1824141                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       123235                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       123235                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1413                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1413                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2197                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2197                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      1947376                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1947376                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      1947376                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1947376                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          264                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          264                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          268                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          268                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  22000949718                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  22000949718                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   2001004710                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2001004710                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      8820504                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      8820504                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     13747755                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     13747755                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        73999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        73999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  24001954428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  24001954428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  24001954428                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  24001954428                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     58244500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     58244500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     58863000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     58863000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.047746                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047746                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.009475                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.009475                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.185628                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.185628                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.342960                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.342960                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.038027                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038027                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.038027                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038027                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12060.991841                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12060.991841                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 16237.308476                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16237.308476                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  6242.394904                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6242.394904                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6257.512517                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6257.512517                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12325.279981                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12325.279981                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12325.279981                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12325.279981                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 220623.106061                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 220623.106061                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 219638.059701                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 219638.059701                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           232425                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.961660                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           26859299                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           232425                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           115.561144                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.961660                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999925                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         52935595                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        52935595                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     26107238                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       26107238                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     26107238                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        26107238                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     26107238                       # number of overall hits
system.cpu3.icache.overall_hits::total       26107238                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       244343                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       244343                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       244343                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        244343                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       244343                       # number of overall misses
system.cpu3.icache.overall_misses::total       244343                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   3442230965                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3442230965                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   3442230965                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3442230965                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   3442230965                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3442230965                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     26351581                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     26351581                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     26351581                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     26351581                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     26351581                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     26351581                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009272                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009272                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009272                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009272                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009272                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009272                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 14087.700343                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14087.700343                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 14087.700343                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14087.700343                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 14087.700343                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14087.700343                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1223                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    76.437500                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        11910                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        11910                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        11910                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        11910                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        11910                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        11910                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       232433                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       232433                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       232433                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       232433                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       232433                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       232433                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   2961528767                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2961528767                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   2961528767                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2961528767                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   2961528767                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2961528767                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.008820                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.008820                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.008820                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.008820                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.008820                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.008820                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 12741.429862                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12741.429862                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 12741.429862                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12741.429862                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 12741.429862                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12741.429862                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  153                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 154                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3134                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1214                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          287                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2725                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6575                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9229                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   132149                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2232000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 6000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              180000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11164988                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1512000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1930009                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1925                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1925                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17325                       # Number of tag accesses
system.iocache.tags.data_accesses               17325                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       625992                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       625992                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    417845987                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    417845987                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       625992                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       625992                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       625992                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       625992                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125198.400000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125198.400000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217628.118229                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217628.118229                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125198.400000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125198.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125198.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125198.400000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3882                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  605                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.416529                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            5                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            5                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            5                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       358000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       358000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    317995997                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    317995997                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       358000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       358000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       358000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       358000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        71600                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        71600                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165622.915104                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165622.915104                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        71600                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        71600                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        71600                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        71600                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    227037                       # number of replacements
system.l2.tags.tagsinuse                 16214.647414                       # Cycle average of tags in use
system.l2.tags.total_refs                    10988913                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227037                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     48.401419                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7055.749940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         4.673338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        10.312456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.943190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.943192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         9.870434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.835325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   238.556437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1615.389562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   147.766026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1439.498151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   790.296765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2638.660977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   389.224346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1871.927277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.430649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.014560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.098596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.087860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.048236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.161051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.023756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.114253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989664                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6374                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996765                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 162748228                       # Number of tag accesses
system.l2.tags.data_accesses                162748228                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       228106                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data      1789362                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       222968                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data      1792966                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       304025                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      1908388                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       228638                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data      1793920                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 8268373                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1090615                       # number of Writeback hits
system.l2.Writeback_hits::total               1090615                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          437                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          401                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          396                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          461                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1695                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           96                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           95                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                406                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       101778                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       105047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       206211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       107688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                520724                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       228106                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1891140                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       222968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1898013                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       304025                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2114599                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       228638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1901608                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8789097                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       228106                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1891140                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       222968                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1898013                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       304025                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2114599                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       228638                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1901608                       # number of overall hits
system.l2.overall_hits::total                 8789097                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1655                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9919                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1086                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9817                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        11730                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        65893                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3786                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13952                       # number of ReadReq misses
system.l2.ReadReq_misses::total                117838                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          954                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          899                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          637                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1095                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3585                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          228                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          261                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          227                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          247                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              963                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         2062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       101699                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         7964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              113449                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1655                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11981                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1086                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11541                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        11730                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       167592                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3786                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        21916                       # number of demand (read+write) misses
system.l2.demand_misses::total                 231287                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1655                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11981                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1086                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11541                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        11730                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       167592                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3786                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        21916                       # number of overall misses
system.l2.overall_misses::total                231287                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    139482000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    860229000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     93955500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    851070500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    993610500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   5716425750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    319539750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1209189250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10183502250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      8935218                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      8252239                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      5940814                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     11371136                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     34499407                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3528387                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      3748380                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      3748881                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      4219865                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     15245513                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    179625891                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    152468242                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   8937507736                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    684947431                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9954549300                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    139482000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1039854891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     93955500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1003538742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    993610500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  14653933486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    319539750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1894136681                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20138051550                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    139482000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1039854891                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     93955500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1003538742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    993610500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  14653933486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    319539750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1894136681                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20138051550                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       229761                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      1799281                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       224054                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      1802783                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       315755                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      1974281                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       232424                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      1807872                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8386211                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1090615                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1090615                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1391                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1033                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1556                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5280                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          341                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          363                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          323                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          342                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1369                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       103840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       106771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       307910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       115652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            634173                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       229761                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1903121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       224054                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1909554                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       315755                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2282191                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       232424                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1923524                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9020384                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       229761                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1903121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       224054                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1909554                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       315755                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2282191                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       232424                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1923524                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9020384                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.007203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.005513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.004847                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.005445                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.037149                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.033376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.016289                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.007717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.014051                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.685838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.691538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.616651                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.703728                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.678977                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.668622                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.719008                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.702786                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.703433                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.019857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.016147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.330288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.068862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.178893                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.007203                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.006295                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.004847                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.006044                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.037149                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.073435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.016289                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.011394                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025640                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.007203                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.006295                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.004847                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.006044                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.037149                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.073435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.016289                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.011394                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025640                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 84279.154079                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86725.375542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 86515.193370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 86693.541815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 84706.777494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 86753.156633                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 84400.356577                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86667.807483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86419.510260                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  9366.056604                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  9179.353726                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  9326.238619                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 10384.599087                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9623.265551                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 15475.381579                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 14361.609195                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 16514.894273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 17084.473684                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15831.269990                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 87112.459263                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 88438.655452                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 87881.962812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 86005.453415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87744.707313                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 84279.154079                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 86791.994909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 86515.193370                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 86954.227710                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 84706.777494                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 87438.144339                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 84400.356577                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 86427.116308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87069.535037                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 84279.154079                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 86791.994909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 86515.193370                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 86954.227710                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 84706.777494                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 87438.144339                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 84400.356577                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 86427.116308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87069.535037                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               140926                       # number of writebacks
system.l2.writebacks::total                    140926                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          483                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          550                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          223                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          491                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          278                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          587                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          483                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          574                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               3669                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          483                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          550                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          491                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          587                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          483                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          574                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3669                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          483                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          550                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          491                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          587                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          483                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          574                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3669                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1172                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9369                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          863                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9326                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        11452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        65306                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13378                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           114169                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          954                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          899                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         1095                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3585                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          228                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          261                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          227                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          247                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          963                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         2062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       101699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         7964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113449                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        11452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       167005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        21342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            227618                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        11452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       167005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        21342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           227618                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          106                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           38                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          148                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          284                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          266                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          400                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          264                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1214                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          390                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          266                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          438                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          268                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1362                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     87810750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    703268750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     66364500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    698942250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    829359500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   4858210750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    242848500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    998691750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8485496750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     16988431                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     16063864                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     11366110                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     19437577                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     63855982                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      4074221                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      4647255                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      4033722                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      4399745                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     17154943                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    153897109                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    131076758                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   7677261264                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    585796569                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8548031700                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     87810750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    857165859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     66364500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    830019008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    829359500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  12535472014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    242848500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1584488319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17033528450                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     87810750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    857165859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     66364500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    830019008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    829359500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  12535472014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    242848500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1584488319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17033528450                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     22564500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      5771000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       562500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     28898000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     59905500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     56104000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     81039000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     54776000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    251824500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     82470000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     56104000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     86810000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     55338500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    280722500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.005101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.003852                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005173                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.036269                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.033078                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.014211                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.007400                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.013614                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.685838                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.691538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.616651                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.703728                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.678977                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.668622                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.719008                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.702786                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.703433                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.019857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.016147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.330288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.068862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.178893                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.005101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.006006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.003852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.005787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.036269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.073177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.014211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.011095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025234                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.005101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.006006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.003852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.005787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.036269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.073177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.014211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.011095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025234                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 74923.848123                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75063.373893                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76899.768250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74945.555436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72420.494237                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 74391.491593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 73523.614896                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74651.797728                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74323.999947                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17807.579665                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17868.591769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17843.186813                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17751.211872                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17811.989400                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17869.390351                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17805.574713                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17769.700441                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17812.732794                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17814.063344                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 74634.873424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 76030.602088                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 75490.036913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 73555.571195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75346.910947                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 74923.848123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 74986.078121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76899.768250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 75114.842353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 72420.494237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 75060.459352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 73523.614896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 74242.728845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74833.837614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 74923.848123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 74986.078121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76899.768250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 75114.842353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 72420.494237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 75060.459352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 73523.614896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 74242.728845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74833.837614                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 212872.641509                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 151868.421053                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 195256.756757                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210934.859155                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210917.293233                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 202597.500000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 207484.848485                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 207433.690280                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211461.538462                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210917.293233                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 198196.347032                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 206486.940299                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 206110.499266                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              114322                       # Transaction distribution
system.membus.trans_dist::ReadResp             114319                       # Transaction distribution
system.membus.trans_dist::WriteReq               1214                       # Transaction distribution
system.membus.trans_dist::WriteResp              1214                       # Transaction distribution
system.membus.trans_dist::Writeback            142846                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            19154                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8270                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            4753                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113263                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113244                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       627904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       630637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 636402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9229                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23571136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23580365                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23826125                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            22731                       # Total snoops (count)
system.membus.snoop_fanout::samples            400991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  400991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              400991                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2940499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1017225998                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1953991                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1207427112                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       27581694                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     23269471                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       546522                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     12317808                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        7774697                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    63.117537                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         790414                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1434                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            40376311                       # DTB read hits
system.switch_cpus0.dtb.read_misses            414584                       # DTB read misses
system.switch_cpus0.dtb.read_acv                  272                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        40391053                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           13181198                       # DTB write hits
system.switch_cpus0.dtb.write_misses            63270                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   2                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       13054168                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            53557509                       # DTB hits
system.switch_cpus0.dtb.data_misses            477854                       # DTB misses
system.switch_cpus0.dtb.data_acv                  274                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        53445221                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           23812872                       # ITB hits
system.switch_cpus0.itb.fetch_misses              172                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 208                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       23813044                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               113792911                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     29480741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             258826533                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           27581694                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      8565111                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             82938931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1817632                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles                42                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         6084                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         9172                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         2940                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines         24035805                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       285318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    113346726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.283494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        71794468     63.34%     63.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2779391      2.45%     65.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1951059      1.72%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1907943      1.68%     69.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4413447      3.89%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2592989      2.29%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         2654422      2.34%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2148126      1.90%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        23104881     20.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    113346726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.242385                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.274540                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19842256                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     58552478                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         22389588                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     11665961                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        896443                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3249952                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        12421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     241742005                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        34554                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        896443                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        24319345                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       15131764                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     13389623                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         29239715                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     30369836                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     236576564                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1431029                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      17481057                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       7483770                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        732431                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    195418952                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    352811559                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    208851066                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    143959500                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    160042608                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35376404                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      1866411                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         8687                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         60623126                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     41913755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     13967092                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     10350046                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      5817249                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         227765602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      1311613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        213223135                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        61323                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     39331156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     25685633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      1285541                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    113346726                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.881158                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.931959                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     38546955     34.01%     34.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18977571     16.74%     50.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18610207     16.42%     67.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     14521114     12.81%     79.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     10678790      9.42%     89.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5638766      4.97%     94.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3422512      3.02%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1588742      1.40%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1362069      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    113346726                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          78142      0.84%      0.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         75712      0.81%      1.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        52665      0.57%      2.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp          303      0.00%      2.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt        21229      0.23%      2.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      6367364     68.45%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv       766091      8.23%     79.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt        27946      0.30%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1371603     14.74%     94.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       541814      5.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     80591960     37.80%     37.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      5772086      2.71%     40.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     40.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     39244731     18.41%     58.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp       408864      0.19%     59.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      6735600      3.16%     62.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     23409108     10.98%     73.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       849541      0.40%     73.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt       299241      0.14%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     41146691     19.30%     93.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     13281007      6.23%     99.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      1484306      0.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     213223135                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.873782                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            9302869                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.043630                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    355070690                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    155493788                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    118706518                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    194086498                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    113005609                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     91759701                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     121183141                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      101342863                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3886931                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6420474                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        12924                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        91509                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1601314                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       209090                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        31678                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        896443                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7949629                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      1591620                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    231278511                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       147042                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     41913755                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     13967092                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      1299386                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        433277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       947049                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        91509                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       311769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       410276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       722045                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    211867241                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     40817226                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1355894                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop              2201296                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            54063214                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19988145                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          13245988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.861867                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             211130579                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            210466219                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        159477959                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        202126040                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.849555                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.789003                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     34681643                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        26073                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       686853                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    108340633                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.769161                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.877464                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     61511063     56.78%     56.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     17923550     16.54%     73.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      4904428      4.53%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2752580      2.54%     80.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1370690      1.27%     81.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1670979      1.54%     83.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1032462      0.95%     84.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1749583      1.61%     85.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     15425298     14.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    108340633                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    191672038                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     191672038                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              47859087                       # Number of memory references committed
system.switch_cpus0.commit.loads             35493300                       # Number of loads committed
system.switch_cpus0.commit.membars              10076                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17170714                       # Number of branches committed
system.switch_cpus0.commit.fp_insts          84466089                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        129714241                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       592012                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass      1925900      1.00%      1.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     71365426     37.23%     38.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      5100075      2.66%     40.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     40.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     35154064     18.34%     59.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp       389614      0.20%     59.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      5849552      3.05%     62.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     21423003     11.18%     73.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv       833018      0.43%     74.11% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt       277072      0.14%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     35503376     18.52%     92.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     12366632      6.45%     99.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      1484306      0.77%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    191672038                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     15425298                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           317380312                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          457721158                       # The number of ROB writes
system.switch_cpus0.timesIdled                  67838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 446185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            55752644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          189746138                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            189746138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.599711                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.599711                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.667469                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.667469                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       189175366                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       97149531                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        131606622                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        80284924                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      111909360                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        624837                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       27542961                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     23184417                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       562544                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     13669397                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        7841236                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    57.363437                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         809303                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         1525                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            40544588                       # DTB read hits
system.switch_cpus1.dtb.read_misses            410233                       # DTB read misses
system.switch_cpus1.dtb.read_acv                 1986                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        40556451                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           13267948                       # DTB write hits
system.switch_cpus1.dtb.write_misses            56003                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       13129083                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            53812536                       # DTB hits
system.switch_cpus1.dtb.data_misses            466236                       # DTB misses
system.switch_cpus1.dtb.data_acv                 1991                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        53685534                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           23985823                       # ITB hits
system.switch_cpus1.itb.fetch_misses             4510                       # ITB misses
system.switch_cpus1.itb.fetch_acv                 264                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       23990333                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               113447610                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     29551847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             260294584                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           27542961                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      8650539                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             82267366                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1840700                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                30                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         6723                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       330725                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         2914                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines         24206293                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       285670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    113079955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.301863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.329458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        71279275     63.03%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2801964      2.48%     65.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1967613      1.74%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1907392      1.69%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4427547      3.92%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2615009      2.31%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2713140      2.40%     77.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2172975      1.92%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        23195040     20.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    113079955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.242781                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.294403                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19907557                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     58040888                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22505747                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     11717871                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        907892                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3275892                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        12496                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     242936913                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        34642                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        907892                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        24390585                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       14884701                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     13090500                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29413869                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     30392408                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     237610742                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1328223                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      17523791                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       7566193                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        727091                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    196346068                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    354408281                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    209991351                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    144415930                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    160736999                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35609069                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1844366                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8387                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         60673979                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     42085351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     14054908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     10206739                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      5787001                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         228785901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1288905                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        214045925                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        60708                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     39520854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     26034083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      1263798                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    113079955                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.892872                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.935865                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     38157986     33.74%     33.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18925700     16.74%     50.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     18626176     16.47%     66.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     14539379     12.86%     79.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10683476      9.45%     89.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5726496      5.06%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3432849      3.04%     97.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1616886      1.43%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1371007      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    113079955                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81132      0.87%      0.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         77754      0.83%      1.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        54308      0.58%      2.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp          337      0.00%      2.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt        23036      0.25%      2.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      6379735     68.21%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv       776624      8.30%     79.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt        30262      0.32%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1368319     14.63%     93.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       561848      6.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     81024966     37.85%     37.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      5797909      2.71%     40.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     40.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     39323098     18.37%     58.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp       437959      0.20%     59.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      6752119      3.15%     62.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     23423693     10.94%     73.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       847726      0.40%     73.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt       300481      0.14%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     41316225     19.30%     93.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     13361919      6.24%     99.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      1459830      0.68%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     214045925                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.886738                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            9353355                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.043698                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    355969366                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156225825                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119274881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    194616502                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    113460408                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     92012557                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     121778613                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      101620667                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      3913918                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6456962                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        14412                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        90949                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1617878                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads       211204                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        32230                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        907892                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        7944715                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      1525632                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    232286560                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       145454                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     42085351                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     14054908                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      1277437                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        418605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       905047                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        90949                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       326716                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       407133                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       733849                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    212684819                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     40981888                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1361106                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop              2211754                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            54307402                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20051960                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          13325514                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.874740                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             211943987                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            211287438                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        160075588                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        203042829                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.862423                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.788383                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     34909918                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        25107                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       700290                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    108035420                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.781758                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.884159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     61055266     56.51%     56.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17941493     16.61%     73.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      4950339      4.58%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2719132      2.52%     80.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      1355326      1.25%     81.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1721490      1.59%     83.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1059947      0.98%     84.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1754413      1.62%     85.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     15478014     14.33%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    108035420                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    192493006                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     192493006                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              48065419                       # Number of memory references committed
system.switch_cpus1.commit.loads             35628389                       # Number of loads committed
system.switch_cpus1.commit.membars               9477                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17235734                       # Number of branches committed
system.switch_cpus1.commit.fp_insts          84745200                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130346310                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       601887                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass      1939054      1.01%      1.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     71774133     37.29%     38.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      5129322      2.66%     40.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     40.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     35260582     18.32%     59.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp       417270      0.22%     59.49% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      5867446      3.05%     62.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     21456388     11.15%     73.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv       834626      0.43%     74.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt       278600      0.14%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     35637866     18.51%     92.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     12437889      6.46%     99.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      1459830      0.76%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    192493006                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     15478014                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           318103629                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          459858594                       # The number of ROB writes
system.switch_cpus1.timesIdled                  66193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 367655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            56101844                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          190553952                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            190553952                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.595357                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.595357                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.679665                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.679665                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       190096389                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       97640443                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        131865213                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        80496067                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      112300537                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        613775                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       33621978                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     28659834                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       648944                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     26129515                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       12343705                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    47.240467                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1012810                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         3919                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            62328950                       # DTB read hits
system.switch_cpus2.dtb.read_misses            430347                       # DTB read misses
system.switch_cpus2.dtb.read_acv                 1087                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        61541820                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           19220337                       # DTB write hits
system.switch_cpus2.dtb.write_misses            83426                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       18269522                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            81549287                       # DTB hits
system.switch_cpus2.dtb.data_misses            513773                       # DTB misses
system.switch_cpus2.dtb.data_acv                 1099                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        79811342                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           34113742                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2035                       # ITB misses
system.switch_cpus2.itb.fetch_acv                1643                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       34115777                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               155934032                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     42755339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             362854300                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33621978                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13356515                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            110403251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        2072388                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                41                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         6635                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        65583                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         3246                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         35390835                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       327860                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    154270376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.352067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.324977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        94744067     61.41%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4610135      2.99%     64.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2408106      1.56%     65.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2451096      1.59%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         9230706      5.98%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2970321      1.93%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         3083474      2.00%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2380376      1.54%     79.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        32392095     21.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    154270376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.215617                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.326973                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31362366                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     71054840                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38627661                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     12206581                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1018928                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3530001                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        17394                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     342960888                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        48869                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1018928                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36096126                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       20074716                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     15435390                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         45747525                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     35897691                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     336877657                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1376781                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      18126808                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       7836140                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       5065796                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    282211141                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    487587936                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    302525814                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    185060258                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    245558587                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36652554                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      2063865                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        39320                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         64254726                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     63721141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     20122679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     10506575                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      5984331                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         326736163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1542032                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        311989836                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        80681                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     40771740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     26686772                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      1435180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    154270376                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.022357                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.116582                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     53180478     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23742205     15.39%     49.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     22376097     14.50%     64.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     19815231     12.84%     77.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15179927      9.84%     87.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7687646      4.98%     92.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      5107761      3.31%     95.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      3203008      2.08%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3978023      2.58%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    154270376                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         255062      2.59%      2.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult         76925      0.78%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        74938      0.76%      4.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp          351      0.00%      4.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt        22805      0.23%      4.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      6234909     63.39%     67.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv       714710      7.27%     75.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt        24965      0.25%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1719205     17.48%     92.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       712139      7.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          274      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117228974     37.57%     37.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      5771979      1.85%     39.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     39.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     56233871     18.02%     57.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp       449573      0.14%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     16502406      5.29%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     30573073      9.80%     72.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       841219      0.27%     72.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt       296097      0.09%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     63176235     20.25%     93.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     19350793      6.20%     99.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      1565342      0.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     311989836                       # Type of FU issued
system.switch_cpus2.iq.rate                  2.000781                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            9836009                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.031527                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    511708380                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    214571840                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    175793764                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    276458357                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    154572797                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    133015165                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     179378499                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      142447072                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      4038341                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6723589                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        14562                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        95234                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1755373                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       210698                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       332776                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1018928                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       10332378                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      3062952                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    331210548                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       177739                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     63721141                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     20122679                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1485561                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        472459                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      2363195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        95234                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       402387                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       439245                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       841632                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    310568723                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     62791733                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1421112                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop              2932353                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            82097064                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        25068426                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          19305331                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.991667                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             309532132                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            308808929                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        227558647                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        275669557                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.980382                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.825476                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     36093251                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       106852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       801699                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    148994062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.947251                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     3.002860                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     81269089     54.55%     54.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24867664     16.69%     71.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      5940479      3.99%     75.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4399401      2.95%     78.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1802011      1.21%     79.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2043823      1.37%     80.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2296030      1.54%     82.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2025777      1.36%     83.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     24349788     16.34%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    148994062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    290128907                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     290128907                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              75364858                       # Number of memory references committed
system.switch_cpus2.commit.loads             56997552                       # Number of loads committed
system.switch_cpus2.commit.membars              50460                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          22184398                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         125772913                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        203111537                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       783199                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      2622729      0.90%      0.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    107456941     37.04%     37.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      5109675      1.76%     39.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     39.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     52201539     17.99%     57.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp       425338      0.15%     57.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     15612868      5.38%     63.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     28615298      9.86%     73.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       826555      0.28%     73.37% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt       275656      0.10%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     57048012     19.66%     93.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     18368955      6.33%     99.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      1565341      0.54%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    290128907                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     24349788                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           448919740                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          657729724                       # The number of ROB writes
system.switch_cpus2.timesIdled                 114741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1663656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            14784352                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          287506452                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            287506452                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.542367                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.542367                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.843770                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.843770                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       281961292                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      144412427                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        172417048                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       119045304                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      160498311                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        719996                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       29210506                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     24115616                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       602593                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     21210905                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        8667892                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    40.865262                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        1118006                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         1577                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            42685903                       # DTB read hits
system.switch_cpus3.dtb.read_misses            411396                       # DTB read misses
system.switch_cpus3.dtb.read_acv                  146                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        42720688                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           13869385                       # DTB write hits
system.switch_cpus3.dtb.write_misses            61262                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   2                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       13727900                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            56555288                       # DTB hits
system.switch_cpus3.dtb.data_misses            472658                       # DTB misses
system.switch_cpus3.dtb.data_acv                  148                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        56448588                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           26121857                       # ITB hits
system.switch_cpus3.itb.fetch_misses             5163                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 204                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       26127020                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               119688367                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     31920466                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             277919780                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29210506                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9785898                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             85808842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1919902                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles              2151                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         6497                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       313261                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         3166                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         26351581                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       288816                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    119014347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.335179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.332756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        74237029     62.38%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2901613      2.44%     64.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2100892      1.77%     66.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2250948      1.89%     68.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4599028      3.86%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3069318      2.58%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         3065622      2.58%     77.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2392071      2.01%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        24397826     20.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    119014347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.244055                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.322028                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20835269                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     60703932                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24112612                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     12415443                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        947091                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3698979                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        12920                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     259415383                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        37189                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        947091                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        25708956                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       15465977                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     13173444                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31322173                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     32396706                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     253672130                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1527560                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      18558460                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       7838472                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        986139                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    209607631                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    375614629                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    221602759                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    154010742                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    173559367                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        36048264                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      1887478                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         9142                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         64888179                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     44219387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     14675255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     10220400                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5812901                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         243833072                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      1300614                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        228962944                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        61197                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     40012183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     26265533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      1274281                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    119014347                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.923826                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.945923                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     39506618     33.19%     33.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     19650982     16.51%     49.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     19685135     16.54%     66.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     15538336     13.06%     79.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11509191      9.67%     88.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6145521      5.16%     94.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3744980      3.15%     97.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1776237      1.49%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      1457347      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    119014347                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          83904      0.91%      0.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult         77029      0.83%      1.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        62479      0.67%      2.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp          417      0.00%      2.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt        62371      0.67%      3.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult      6293905     67.93%     71.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv       724093      7.82%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt        26219      0.28%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1360967     14.69%     93.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       573352      6.19%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     88081650     38.47%     38.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      5776335      2.52%     40.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     40.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     42287971     18.47%     59.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp       894842      0.39%     59.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      7196046      3.14%     63.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     24694157     10.79%     73.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       840349      0.37%     74.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt       296768      0.13%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     43454279     18.98%     93.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     13971539      6.10%     99.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      1469008      0.64%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     228962944                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.912992                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            9264736                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.040464                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    377721042                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    164529134                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    127138661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    208545126                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    120704058                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     99034329                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     129701037                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      108526643                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      4249424                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6493156                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        13882                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        87762                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      1662022                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       207875                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        45319                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        947091                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        7908948                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      1795922                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    248289418                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       158430                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     44219387                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     14675255                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1288486                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        420774                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      1180368                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        87762                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       369174                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       410793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       779967                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    227595820                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     43124182                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1367124                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop              3155732                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            57056560                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21540556                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          13932378                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.901570                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             226838238                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            226172990                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        171812163                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        218891096                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.889682                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.784921                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     35450545                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        26333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       741159                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    113864302                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.826495                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.921959                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     63890960     56.11%     56.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     18835567     16.54%     72.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      5068562      4.45%     77.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2855430      2.51%     79.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      1475946      1.30%     80.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1791304      1.57%     82.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1107942      0.97%     83.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1783030      1.57%     85.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     17055561     14.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    113864302                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    207972635                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     207972635                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              50739464                       # Number of memory references committed
system.switch_cpus3.commit.loads             37726231                       # Number of loads committed
system.switch_cpus3.commit.membars               9976                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18703210                       # Number of branches committed
system.switch_cpus3.commit.fp_insts          91725560                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        140107792                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       906469                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass      2851132      1.37%      1.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     78551377     37.77%     39.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      5109655      2.46%     41.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     41.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     38232520     18.38%     59.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp       856803      0.41%     60.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      6302237      3.03%     63.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     22747522     10.94%     74.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv       826622      0.40%     74.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt       275712      0.13%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     37736207     18.14%     93.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     13013840      6.26%     99.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      1469008      0.71%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    207972635                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     17055561                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           338364756                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          492004845                       # The number of ROB writes
system.switch_cpus3.timesIdled                  71024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 674020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            49862599                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          205121503                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            205121503                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.583500                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.583500                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.713796                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.713796                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       201550764                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      104686168                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        141332846                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        86551158                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      123837091                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        619552                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            8459183                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8459174                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1214                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1214                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1090615                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1921                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           20644                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8676                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29320                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           645616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          645616                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       459535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4025308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       448135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4041301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       631541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5091441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       464857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4092234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19254352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14704704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133773761                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     14339456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    134559056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     20208256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    177771152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     14875136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    136881324                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              647112845                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          108873                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10227883                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000188                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013721                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               10225957     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1926      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10227883                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6204220959                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         345876220                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2896496958                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         337057341                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2902810166                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         476872185                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3491526281                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         350151733                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2925887512                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001601                       # Number of seconds simulated
sim_ticks                                  1601076500                       # Number of ticks simulated
final_tick                               2452388368500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              283726519                       # Simulator instruction rate (inst/s)
host_op_rate                                283726181                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              267306056                       # Simulator tick rate (ticks/s)
host_mem_usage                                 779120                       # Number of bytes of host memory used
host_seconds                                     5.99                       # Real time elapsed on the host
sim_insts                                  1699425943                       # Number of instructions simulated
sim_ops                                    1699425943                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       510400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       187392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       510464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        24832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1377792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       187392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        24832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        291328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       506496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          506496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         7975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         7976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     48927081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    318785517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       479677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        39973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    117041253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    318825490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     15509565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     40932460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             860541017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     48927081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       479677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    117041253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     15509565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        181957577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       316347158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316347158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       316347158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     48927081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    318785517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       479677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        39973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    117041253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    318825490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     15509565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     40932460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1176888175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       21528                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7914                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7914                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1377408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  506496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1377792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               506496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           95                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              454                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1600038000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7914                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.446742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.662132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.435582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3909     46.99%     46.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2174     26.14%     73.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          774      9.31%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          378      4.54%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          197      2.37%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          124      1.49%     90.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          114      1.37%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      0.71%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          589      7.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8318                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.197125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.051722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.417444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              3      0.62%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            28      5.75%      6.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            92     18.89%     25.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           125     25.67%     51.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            92     18.89%     70.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            54     11.09%     81.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            29      5.95%     87.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            25      5.13%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            16      3.29%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      1.03%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.41%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.62%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.41%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.21%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.62%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.21%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.21%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.21%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.41%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           487                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.710644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              428     87.89%     87.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.44%     89.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               44      9.03%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.03%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           487                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    327787000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               731324500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  107610000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15230.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33980.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       860.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       316.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    860.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    316.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3950                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      54345.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                773342640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                421962750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2141404200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1377563760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          12483622320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          36707399505                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          82478144250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           136383439425                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            713.566129                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    195886250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      53300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1348006250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                735769440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                401461500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1933183200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1265706000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          12483622320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          35442017460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          83588114250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           135849874170                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            710.774573                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    107648250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      53300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1435449250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1482                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     364     47.64%     47.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.39%     48.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.26%     48.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.13%     48.43% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    394     51.57%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 764                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      362     49.66%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.41%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.27%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.14%     50.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     361     49.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  729                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2069899500     94.66%     94.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1868500      0.09%     94.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 720500      0.03%     94.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 499000      0.02%     94.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              113677500      5.20%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2186665000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.994505                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.916244                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.954188                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.36%      0.36% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      6.29%      6.65% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.12%      6.77% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  653     77.55%     84.32% # number of callpals executed
system.cpu0.kern.callpal::rdps                      8      0.95%     85.27% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.12%     85.39% # number of callpals executed
system.cpu0.kern.callpal::rti                     105     12.47%     97.86% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.78%     99.64% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.36%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   842                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              157                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 97                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.617834                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.764706                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        2065068500     92.04%     92.04% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           178562000      7.96%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12393                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          479.314973                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             306923                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12905                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.783262                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.314973                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.936162                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.936162                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          269                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           816979                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          816979                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        89551                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          89551                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        41549                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         41549                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1447                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1447                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1371                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1371                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       131100                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          131100                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       131100                       # number of overall hits
system.cpu0.dcache.overall_hits::total         131100                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        49684                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        49684                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          233                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          233                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           34                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66930                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66930                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66930                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66930                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    948613258                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    948613258                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3205300516                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3205300516                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      6760999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6760999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       291004                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       291004                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4153913774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4153913774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4153913774                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4153913774                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       106797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       106797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        91233                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        91233                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       198030                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       198030                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       198030                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       198030                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.161484                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.161484                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.544584                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.544584                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.138690                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.138690                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.024199                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024199                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.337979                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.337979                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.337979                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.337979                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 55004.827670                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55004.827670                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64513.737139                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64513.737139                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 29017.163090                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29017.163090                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8558.941176                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8558.941176                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 62063.555566                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62063.555566                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 62063.555566                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62063.555566                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       243461                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1009                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4703                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.767170                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.071429                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8088                       # number of writebacks
system.cpu0.dcache.writebacks::total             8088                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        42846                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        42846                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          107                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        54460                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        54460                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        54460                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        54460                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5632                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         6838                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6838                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          126                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           34                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           34                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12470                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12470                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          110                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          110                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          395                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          395                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    277781752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    277781752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    486698478                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    486698478                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2812251                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2812251                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       239996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       239996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    764480230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    764480230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    764480230                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    764480230                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     64138000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     64138000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     24618000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     24618000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     88756000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     88756000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.052736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.052736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074951                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074951                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.075000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.075000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.024199                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024199                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.062970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.062970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.062970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.062970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49322.044034                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 49322.044034                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71175.559813                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71175.559813                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 22319.452381                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22319.452381                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7058.705882                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7058.705882                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 61305.551724                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 61305.551724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 61305.551724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 61305.551724                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225045.614035                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225045.614035                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       223800                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223800                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224698.734177                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224698.734177                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6248                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.633502                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             594773                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6760                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            87.984172                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.633502                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.997331                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997331                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           227386                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          227386                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       103393                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         103393                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       103393                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          103393                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       103393                       # number of overall hits
system.cpu0.icache.overall_hits::total         103393                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         7174                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7174                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         7174                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7174                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         7174                       # number of overall misses
system.cpu0.icache.overall_misses::total         7174                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    198882954                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    198882954                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    198882954                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    198882954                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    198882954                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    198882954                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110567                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110567                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110567                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110567                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110567                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110567                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.064884                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.064884                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.064884                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.064884                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.064884                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.064884                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 27722.742403                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27722.742403                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 27722.742403                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27722.742403                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 27722.742403                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27722.742403                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          366                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    22.875000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          922                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          922                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          922                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          922                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          922                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          922                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         6252                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6252                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         6252                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6252                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         6252                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6252                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    157331541                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    157331541                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    157331541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    157331541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    157331541                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    157331541                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.056545                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.056545                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.056545                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.056545                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.056545                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.056545                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 25164.993762                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25164.993762                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 25164.993762                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25164.993762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 25164.993762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25164.993762                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        40                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       9     25.00%     25.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      5.56%     30.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      2.78%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     24     66.67%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  36                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   20                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1948546000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 621500      0.03%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1020500      0.05%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                1785000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1951973000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   30     81.08%     81.08% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4     10.81%     91.89% # number of callpals executed
system.cpu1.kern.callpal::rti                       3      8.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    37                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements                5                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          432.071512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1007947                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              431                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2338.624130                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   432.071512                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.843890                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.843890                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          305                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          116                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             5133                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            5133                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          825                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            825                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          410                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           410                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           12                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            7                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         1235                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            1235                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         1235                       # number of overall hits
system.cpu1.dcache.overall_hits::total           1235                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           11                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            7                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            5                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           18                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           18                       # number of overall misses
system.cpu1.dcache.overall_misses::total           18                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data       274500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       274500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       297254                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       297254                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data        21500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        21500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data        79002                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        79002                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data       571754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total       571754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data       571754                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total       571754                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         1253                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         1253                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         1253                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         1253                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013158                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013158                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.016787                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.016787                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.014366                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014366                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.014366                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014366                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24954.545455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24954.545455                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 42464.857143                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42464.857143                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data  7166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 15800.400000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15800.400000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31764.111111                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31764.111111                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31764.111111                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31764.111111                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu1.dcache.writebacks::total                3                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data            2                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data           10                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data            5                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data           16                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data           16                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            3                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            3                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data       165750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       165750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        71498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        71498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data       358246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       358246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data       358246                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       358246                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       675500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       675500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       675500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       675500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.012769                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012769                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.012769                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012769                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data        16575                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total        16575                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 32082.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32082.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  5666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 14299.600000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14299.600000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22390.375000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22390.375000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22390.375000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22390.375000                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225166.666667                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225166.666667                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225166.666667                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225166.666667                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               55                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 508                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             585192                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              563                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1039.417407                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          508                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.992188                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1705                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1705                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          763                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            763                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          763                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             763                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          763                       # number of overall hits
system.cpu1.icache.overall_hits::total            763                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1782749                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1782749                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1782749                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1782749                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1782749                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1782749                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          825                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          825                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          825                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          825                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          825                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          825                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.075152                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.075152                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.075152                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.075152                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.075152                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.075152                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 28754.016129                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28754.016129                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 28754.016129                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28754.016129                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 28754.016129                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28754.016129                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1464501                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1464501                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1464501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1464501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1464501                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1464501                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066667                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066667                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066667                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066667                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066667                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 26627.290909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26627.290909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 26627.290909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26627.290909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 26627.290909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26627.290909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      2313                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     728     47.74%     47.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.13%     47.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.07%     47.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    794     52.07%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1525                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      728     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.14%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.07%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     727     49.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1458                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1238653500     90.59%     90.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 714500      0.05%     90.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 830000      0.06%     90.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              127077000      9.29%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1367275000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.915617                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.956066                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     36.36%     54.55% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      9.09%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      9.09%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      9.09%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      9.09%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      9.09%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    11                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   20      1.24%      1.31% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.12%      1.43% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1482     92.16%     93.59% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4      0.25%     93.84% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.06%     93.91% # number of callpals executed
system.cpu2.kern.callpal::rti                      40      2.49%     96.39% # number of callpals executed
system.cpu2.kern.callpal::callsys                  20      1.24%     97.64% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.31%     97.95% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 33      2.05%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  1608                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               61                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 38                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 39                      
system.cpu2.kern.mode_good::user                   38                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.639344                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.777778                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         417126000     42.01%     42.01% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           575894000     57.99%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      20                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            13178                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          485.381074                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             431552                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13609                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            31.710780                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   485.381074                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.948010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.948010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1485360                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1485360                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       203198                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         203198                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       107284                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        107284                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7261                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7261                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7233                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7233                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       310482                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          310482                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       310482                       # number of overall hits
system.cpu2.dcache.overall_hits::total         310482                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        26061                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        26061                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        16340                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16340                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          595                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          595                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           42                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        42401                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         42401                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        42401                       # number of overall misses
system.cpu2.dcache.overall_misses::total        42401                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1575917711                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1575917711                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    635025166                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    635025166                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     32465248                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     32465248                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       350004                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       350004                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2210942877                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2210942877                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2210942877                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2210942877                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       229259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       229259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       123624                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       123624                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7275                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7275                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       352883                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       352883                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       352883                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       352883                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.113675                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.113675                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.132175                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.132175                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.075738                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.075738                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.005773                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.005773                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.120156                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.120156                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.120156                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.120156                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 60470.346917                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 60470.346917                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 38863.229253                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38863.229253                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 54563.442017                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 54563.442017                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  8333.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8333.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 52143.649371                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 52143.649371                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 52143.649371                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 52143.649371                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        56664                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2555                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1969                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             28                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    28.778060                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    91.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7838                       # number of writebacks
system.cpu2.dcache.writebacks::total             7838                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        15711                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        15711                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        13608                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        13608                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          315                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          315                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        29319                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        29319                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        29319                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        29319                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        10350                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10350                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         2732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2732                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          280                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          280                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           42                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           42                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        13082                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        13082                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        13082                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        13082                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            7                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            7                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            7                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            7                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    596730760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    596730760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    115410028                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    115410028                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     13650001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13650001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       286996                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       286996                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    712140788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    712140788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    712140788                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    712140788                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1566500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1566500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      1566500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1566500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.045145                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.045145                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.022099                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.022099                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.035642                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.035642                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.005773                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.005773                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.037072                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037072                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.037072                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037072                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57655.145894                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 57655.145894                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 42243.787701                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 42243.787701                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 48750.003571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48750.003571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6833.238095                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6833.238095                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 54436.690720                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 54436.690720                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 54436.690720                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 54436.690720                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223785.714286                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223785.714286                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 223785.714286                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 223785.714286                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             7460                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.892937                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             309846                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             7972                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            38.866784                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.892937                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999791                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999791                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           399921                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          399921                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       187552                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         187552                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       187552                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          187552                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       187552                       # number of overall hits
system.cpu2.icache.overall_hits::total         187552                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         8674                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8674                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         8674                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8674                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         8674                       # number of overall misses
system.cpu2.icache.overall_misses::total         8674                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    363796960                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    363796960                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    363796960                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    363796960                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    363796960                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    363796960                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       196226                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       196226                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       196226                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       196226                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       196226                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       196226                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.044204                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.044204                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.044204                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.044204                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.044204                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.044204                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 41941.083698                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41941.083698                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 41941.083698                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41941.083698                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 41941.083698                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41941.083698                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          898                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.888889                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         1206                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1206                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         1206                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1206                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         1206                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1206                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst         7468                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         7468                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst         7468                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         7468                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst         7468                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         7468                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    295838535                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    295838535                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    295838535                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    295838535                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    295838535                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    295838535                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.038058                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.038058                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.038058                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.038058                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.038058                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.038058                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39614.158409                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39614.158409                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 39614.158409                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39614.158409                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 39614.158409                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39614.158409                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       875                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     127     44.72%     44.72% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.70%     45.42% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.06%     46.48% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    152     53.52%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 284                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      127     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.78%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.16%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     126     48.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  258                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1925658500     98.55%     98.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 643500      0.03%     98.58% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1937000      0.10%     98.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               25834000      1.32%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1954073000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.828947                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.908451                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     16.11%     16.39% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.39%     17.78% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  209     58.06%     75.83% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      1.39%     77.22% # number of callpals executed
system.cpu3.kern.callpal::rti                      71     19.72%     96.94% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.50%     99.44% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.56%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   360                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              129                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.519380                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.683673                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1698687000     97.78%     97.78% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            38488000      2.22%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2183                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          434.843680                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              80995                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2640                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            30.679924                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   434.843680                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.849304                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.849304                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           192475                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          192475                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        25068                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          25068                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        10147                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         10147                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          513                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          514                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          514                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        35215                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           35215                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        35215                       # number of overall hits
system.cpu3.dcache.overall_hits::total          35215                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5940                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5940                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5232                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5232                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           92                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           92                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           24                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11172                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11172                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11172                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11172                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    232219968                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    232219968                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    238065547                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    238065547                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4799500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4799500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       186503                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       186503                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    470285515                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    470285515                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    470285515                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    470285515                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        31008                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        31008                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        15379                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        15379                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          538                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          538                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        46387                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        46387                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        46387                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        46387                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.191563                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.191563                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.340204                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.340204                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.152066                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.152066                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.044610                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.044610                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.240843                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.240843                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.240843                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.240843                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39094.270707                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39094.270707                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 45501.824732                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 45501.824732                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 52168.478261                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 52168.478261                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7770.958333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7770.958333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 42095.015664                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42095.015664                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 42095.015664                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42095.015664                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        31007                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           67                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1065                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    29.114554                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    11.166667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1129                       # number of writebacks
system.cpu3.dcache.writebacks::total             1129                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4276                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4276                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4455                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4455                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           46                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           46                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8731                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8731                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8731                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8731                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1664                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1664                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          777                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          777                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           46                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           24                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         2441                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2441                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         2441                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2441                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     65041758                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     65041758                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     37935320                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     37935320                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       150497                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       150497                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    102977078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    102977078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    102977078                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    102977078                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1119000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1119000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.053664                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053664                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.050523                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.050523                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.076033                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.076033                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.044610                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044610                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.052623                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052623                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.052623                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052623                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39087.594952                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39087.594952                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 48822.805663                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 48822.805663                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 32793.478261                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32793.478261                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6270.708333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6270.708333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42186.430971                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42186.430971                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42186.430971                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42186.430971                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223800                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223800                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223800                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223800                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2313                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              44700                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2825                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            15.823009                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            68193                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           68193                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        30395                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          30395                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        30395                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           30395                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        30395                       # number of overall hits
system.cpu3.icache.overall_hits::total          30395                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2545                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2545                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2545                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2545                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2545                       # number of overall misses
system.cpu3.icache.overall_misses::total         2545                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     64968467                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     64968467                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     64968467                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     64968467                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     64968467                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     64968467                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        32940                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        32940                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        32940                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        32940                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        32940                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        32940                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.077262                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.077262                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.077262                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.077262                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.077262                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.077262                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 25527.884872                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25527.884872                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 25527.884872                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25527.884872                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 25527.884872                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25527.884872                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          140                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    46.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          232                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          232                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          232                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2313                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2313                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2313                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2313                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2313                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2313                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     55247029                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     55247029                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     55247029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     55247029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     55247029                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     55247029                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.070219                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.070219                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.070219                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.070219                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.070219                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.070219                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 23885.442715                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23885.442715                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 23885.442715                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23885.442715                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 23885.442715                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23885.442715                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  285                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 285                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 125                       # Transaction distribution
system.iobus.trans_dist::WriteResp                125                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           42                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          820                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     820                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          578                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      578                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              475000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              695000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21503                       # number of replacements
system.l2.tags.tagsinuse                 16274.143835                       # Cycle average of tags in use
system.l2.tags.total_refs                      134249                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37624                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.568175                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3235.205648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   369.411483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   785.819056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   129.864519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   152.590501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  2986.834251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  8151.809962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   156.193487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   305.414926                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.197461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.022547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.047963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.007926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.009313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.182302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.497547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.009533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.018641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993295                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3064                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983948                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1008666                       # Number of tag accesses
system.l2.tags.data_accesses                  1008666                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         5013                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2784                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst           43                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data            6                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         4518                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3611                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1909                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          979                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18863                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            17058                       # number of Writeback hits
system.l2.Writeback_hits::total                 17058                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           98                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  116                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 11                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1518                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3349                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         5013                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4373                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           43                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         4518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5129                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1909                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1221                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22212                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5013                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4373                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           43                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         4518                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5129                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1909                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1221                       # number of overall hits
system.l2.overall_hits::total                   22212                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1236                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2833                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         2943                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6832                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          404                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          626                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14887                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         1156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          400                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6707                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1236                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7984                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2943                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7988                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          404                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1026                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21594                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1236                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7984                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2943                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7988                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          404                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1026                       # number of overall misses
system.l2.overall_misses::total                 21594                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     98325750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    244309250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       953500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data        97250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    240767500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    560116750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     32813250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     54120750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1231504000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       434988                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       469985                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       125496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1030469                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        93497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       156495                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    461260992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     95495994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     32963750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     589720736                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     98325750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    705570242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       953500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data        97250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    240767500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    655612744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     32813250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     87084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1821224736                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     98325750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    705570242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       953500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data        97250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    240767500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    655612744                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     32813250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     87084500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1821224736                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         6249                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst         7461                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        10443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2313                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               33750                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        17058                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             17058                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              184                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10056                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6249                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12357                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         7461                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        13117                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2313                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2247                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43806                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6249                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12357                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         7461                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        13117                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2313                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2247                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43806                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.197792                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.504362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.218182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.394451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.654218                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.174665                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.390031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.441096                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.794118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.685714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.100917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.369565                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.363636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.541667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.764243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.432311                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.623053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.666965                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.197792                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.646112                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.218182                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.394451                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.608981                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.174665                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.456609                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.492946                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.197792                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.646112                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.218182                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.394451                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.608981                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.174665                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.456609                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.492946                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 79551.577670                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86236.939640                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 79458.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data        97250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 81810.227659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 81984.301815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 81220.915842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86454.872204                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82723.449990                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 16110.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 19582.708333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 11408.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15153.955882                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 23374.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 15749.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12038.076923                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 89547.853232                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 82608.991349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 82409.375000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87926.157149                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 79551.577670                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 88373.026303                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 79458.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data        97250                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 81810.227659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 82074.705058                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 81220.915842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 84877.680312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84339.387608                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 79551.577670                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 88373.026303                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 79458.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data        97250                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 81810.227659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 82074.705058                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 81220.915842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 84877.680312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84339.387608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7914                       # number of writebacks
system.l2.writebacks::total                      7914                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 51                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  51                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 51                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2832                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         2928                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6827                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          388                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          624                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14836                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         1156                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6707                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         2928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21543                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         2928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21543                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          110                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            7                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          125                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          395                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            7                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          410                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     82247250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    208939250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       803000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data        84250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    203207000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    474391500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     27019250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     46192000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1042883500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       480025                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       108504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       426524                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       197010                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1212063                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        71004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        35002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        71004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        54003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       231013                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    397669008                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     81096506                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     27977250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    506742764                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     82247250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    606608258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       803000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data        84250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    203207000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    555488006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     27019250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     74169250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1549626264                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     82247250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    606608258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       803000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data        84250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    203207000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    555488006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     27019250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     74169250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1549626264                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     60144500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     60144500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     23187000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       634500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1475500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1054000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     26351000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     83331500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       634500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      1475500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1054000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     86495500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.195871                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.504184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.218182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.142857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.392441                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.653739                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.167748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.388785                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.439585                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.794118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.685714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.100917                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.369565                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.363636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.541667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.764243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.432311                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.623053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.666965                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.195871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.646031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.218182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.142857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.392441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.608600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.167748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.455719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.491782                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.195871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.646031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.218182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.142857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.392441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.608600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.167748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.455719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.491782                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 67195.465686                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73777.983757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 66916.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data        84250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 69401.297814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 69487.549436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 69637.242268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74025.641026                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70294.115665                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17778.703704                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18084                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17771.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17910                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17824.455882                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17770.230769                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 77202.292370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 70152.686851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 69943.125000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75554.311018                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 67195.465686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 75987.505700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 66916.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data        84250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 69401.297814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 69583.866466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 69637.242268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 72430.908203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71931.776633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 67195.465686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 75987.505700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 66916.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data        84250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 69401.297814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 69583.866466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 69637.242268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 72430.908203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71931.776633                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211033.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211033.333333                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210790.909091                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210785.714286                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210800                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210808                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210965.822785                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210785.714286                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210800                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210964.634146                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15121                       # Transaction distribution
system.membus.trans_dist::ReadResp              15120                       # Transaction distribution
system.membus.trans_dist::WriteReq                125                       # Transaction distribution
system.membus.trans_dist::WriteResp               125                       # Transaction distribution
system.membus.trans_dist::Writeback              7914                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              171                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             94                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              95                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6699                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6693                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        51336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          578                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1884288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1884866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1884866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              176                       # Total snoops (count)
system.membus.snoop_fanout::samples             30124                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   30124    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               30124                       # Request fanout histogram
system.membus.reqLayer0.occupancy              661500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            67535001                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          114798159                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         156248                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       127156                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6718                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       110067                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          61720                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    56.074936                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          10838                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          198                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              130319                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1647                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           46135                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              98120                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1102                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18981                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              228439                       # DTB hits
system.switch_cpus0.dtb.data_misses              2749                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           65116                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              40446                       # ITB hits
system.switch_cpus0.itb.fetch_misses              563                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          41009                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1267285                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       232974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                829376                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             156248                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72558                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               896780                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          18762                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles                47                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles          440                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        15569                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           92                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           110567                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4064                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1155307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.717884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.010515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          993857     86.03%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11147      0.96%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           22165      1.92%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           13875      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           31982      2.77%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            8013      0.69%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11707      1.01%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            6449      0.56%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           56112      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1155307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.123293                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.654451                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          175131                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       847571                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            97264                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        26589                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          8752                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         8002                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          644                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        715992                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1936                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          8752                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          187968                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         404285                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       295370                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           110124                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       148808                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        682919                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          436                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         23657                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          7873                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         97036                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       454382                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       891923                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       888954                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2636                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       330730                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          123644                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        17316                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           169328                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       128279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       104831                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        29474                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16010                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            629695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15914                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           596236                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1169                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       152707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        93545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        10275                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1155307                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.516084                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.243414                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       911367     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        98847      8.56%     87.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        47861      4.14%     91.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        37997      3.29%     94.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        28718      2.49%     97.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        16899      1.46%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         8824      0.76%     99.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2987      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1807      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1155307                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1239      5.90%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         10662     50.81%     56.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9085     43.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.08%      0.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       345106     57.88%     57.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          558      0.09%     58.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1180      0.20%     58.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.04%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       138251     23.19%     81.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       100349     16.83%     98.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        10110      1.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        596236                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.470483                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              20986                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035197                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      2361971                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       794925                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       558415                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7962                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4048                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3804                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        612621                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4146                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         5487                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        35174                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          692                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11977                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          287                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        19136                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          8752                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         211367                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166354                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       657711                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3075                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       128279                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       104831                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        11974                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1523                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       164326                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          692                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         3162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         5196                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         8358                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       587974                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       132466                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         8261                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                12102                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              231869                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           81009                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             99403                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.463964                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                567348                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               562219                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           280660                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           383736                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.443641                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.731388                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       148007                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5639                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         7571                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1130525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.444505                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370061                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       948546     83.90%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        82489      7.30%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        32070      2.84%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        15625      1.38%     95.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        17382      1.54%     96.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         6363      0.56%     97.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6254      0.55%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4215      0.37%     98.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        17581      1.56%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1130525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       502524                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        502524                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185959                       # Number of memory references committed
system.switch_cpus0.commit.loads                93105                       # Number of loads committed
system.switch_cpus0.commit.membars               3105                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             68419                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           482960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         7070                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10080      2.01%      2.01% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       291270     57.96%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          530      0.11%     60.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.23%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.05%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        96210     19.15%     79.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        92925     18.49%     97.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        10110      2.01%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       502524                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        17581                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             1755149                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1326091                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 111978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             3107710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             492898                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               492898                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.571090                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.571090                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.388940                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.388940                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          787493                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         382923                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2544                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          19930                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          8479                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups           1384                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted         1110                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect           53                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups          981                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits            427                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    43.527013                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS             91                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 885                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 1                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               1                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                535                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                1420                       # DTB hits
system.switch_cpus1.dtb.data_misses                 1                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               1                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                131                       # ITB hits
system.switch_cpus1.itb.fetch_misses               39                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            170                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                    8115                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles         2045                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                  5877                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches               1384                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches          518                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                 2970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles            204                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles           39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         2085                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           69                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines              825                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes           31                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples         7310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.803967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.142549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0            6202     84.84%     84.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1              85      1.16%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2             140      1.92%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3              75      1.03%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4             203      2.78%     91.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5              57      0.78%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6              61      0.83%     93.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7              72      0.98%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8             415      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total         7310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.170548                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.724214                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles            1535                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles         4707                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles              874                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles           93                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles           101                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved           69                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts          5208                       # Number of instructions handled by decode
system.switch_cpus1.rename.SquashCycles           101                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles            1616                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles            116                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         4346                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles              887                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles          244                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts          4756                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents             6                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.RenamedOperands         3204                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups         5546                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups         5543                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps         2497                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps             707                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          274                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           17                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts              995                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads          950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores          592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          285                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores          244                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded              4205                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          358                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued             4060                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued            4                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined         1131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined          394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          273                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples         7310                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.555404                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.193375                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0         5415     74.08%     74.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1          906     12.39%     86.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2          397      5.43%     91.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3          247      3.38%     95.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4          202      2.76%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5           83      1.14%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6           30      0.41%     99.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7           24      0.33%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            6      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total         7310                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu              3      2.70%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead            66     59.46%     62.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite           42     37.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu         2394     58.97%     58.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult           12      0.30%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead          931     22.93%     82.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite          552     13.60%     95.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess          171      4.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total          4060                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.500308                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt                111                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.027340                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads        15545                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes         5707                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses         3928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses          4171                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads           34                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads          185                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores          157                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles           101                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles            114                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts         4618                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           46                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts          950                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts          592                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          326                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect           40                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect           61                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts          101                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts         3965                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts          886                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts           95                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   55                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs                1424                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches             547                       # Number of branches executed
system.switch_cpus1.iew.exec_stores               538                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.488601                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                  3939                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                 3928                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers             1851                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers             2515                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.484042                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.735984                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts         1161                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           85                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts           92                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples         7092                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.486182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.330550                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0         5634     79.44%     79.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1          767     10.82%     90.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2          248      3.50%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3          164      2.31%     96.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4           71      1.00%     97.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5           52      0.73%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6           30      0.42%     98.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7           39      0.55%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8           87      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total         7092                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts         3448                       # Number of instructions committed
system.switch_cpus1.commit.committedOps          3448                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                  1200                       # Number of memory references committed
system.switch_cpus1.commit.loads                  765                       # Number of loads committed
system.switch_cpus1.commit.membars                 27                       # Number of memory barriers committed
system.switch_cpus1.commit.branches               465                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts             3290                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls           73                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass           16      0.46%      0.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu         2024     58.70%     59.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           10      0.29%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead          792     22.97%     82.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite          435     12.62%     95.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess          171      4.96%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total         3448                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events           87                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads               11572                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes               9434                       # The number of ROB writes
system.switch_cpus1.timesIdled                     25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                    805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             3895831                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts               3432                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                 3432                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.364510                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.364510                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422921                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422921                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads            4908                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes           2829                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          10687                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           118                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         341633                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       288410                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         9073                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       251731                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         112091                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    44.528088                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          19641                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          239                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              257960                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1317                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   38                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          128845                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             142213                       # DTB write hits
system.switch_cpus2.dtb.write_misses              203                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  59                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          79841                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              400173                       # DTB hits
system.switch_cpus2.dtb.data_misses              1520                       # DTB misses
system.switch_cpus2.dtb.data_acv                   97                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          208686                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             112270                       # ITB hits
system.switch_cpus2.itb.fetch_misses              653                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  42                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         112923                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2005659                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       346507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1578344                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             341633                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       131732                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              1347092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          25874                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          628                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        16233                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           196227                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes         5777                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      1723510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.915773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.270356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1423905     82.62%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           29092      1.69%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           30259      1.76%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           36235      2.10%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           35896      2.08%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19941      1.16%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           13624      0.79%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           21468      1.25%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          113090      6.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      1723510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.170335                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.786945                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          259838                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1207632                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           222703                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21587                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         11750                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        23195                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1203                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1415922                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4242                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         11750                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          275805                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         134665                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       995151                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           227619                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        78520                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1372941                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2933                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          3601                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents          6308                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         39274                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       943040                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      1728479                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      1727742                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups          672                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       779256                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          163788                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        26019                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8249                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           139153                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       260656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       151899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        35373                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        30600                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1275000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36542                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1242142                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1469                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       207024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       106302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        18445                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      1723510                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.720705                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.596279                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1305668     75.76%     75.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       133982      7.77%     83.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2        77751      4.51%     88.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        59794      3.47%     91.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        51181      2.97%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        37427      2.17%     96.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        29769      1.73%     98.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        20701      1.20%     99.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         7237      0.42%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      1723510                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11812     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18745     46.91%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         9402     23.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           46      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       811103     65.30%     65.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         1715      0.14%     65.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     65.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          160      0.01%     65.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            2      0.00%     65.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           27      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           22      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       272006     21.90%     87.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       144851     11.66%     99.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        12209      0.98%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1242142                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.619319                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              39959                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.032169                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4247089                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1518311                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1206174                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         2134                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         1215                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses          958                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1280932                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           1123                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8133                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        41836                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1002                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        20951                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        13988                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         11750                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          38899                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        33762                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1337200                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         2711                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       260656                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       151899                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        26745                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        33311                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1002                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         3907                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        11051                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1229673                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       259761                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        12470                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                25658                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              402414                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          217450                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            142653                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.613102                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1211216                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1207132                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           648384                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           875920                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.601863                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.740232                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       208040                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18097                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        10199                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      1688608                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.666780                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.839950                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1360455     80.57%     80.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       134964      7.99%     88.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        54118      3.20%     91.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        16311      0.97%     92.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        19843      1.18%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        13659      0.81%     94.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         8341      0.49%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        11252      0.67%     95.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        69665      4.13%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      1688608                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1125930                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1125930                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                349768                       # Number of memory references committed
system.switch_cpus2.commit.loads               218820                       # Number of loads committed
system.switch_cpus2.commit.membars               8841                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            200905                       # Number of branches committed
system.switch_cpus2.commit.fp_insts               877                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1084894                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        15190                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        21453      1.91%      1.91% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       731530     64.97%     66.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         1640      0.15%     67.02% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     67.02% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          151      0.01%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            1      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt           26      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           22      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       227661     20.22%     87.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       131236     11.66%     98.92% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        12209      1.08%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      1125930                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        69665                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             2943745                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2703006                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 282149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              726757                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            1104523                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1104523                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.815860                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.815860                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.550703                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.550703                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         1592822                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         857805                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads              590                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             478                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          35013                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         20487                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          52419                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        45028                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1879                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        39288                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          18865                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    48.017206                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2637                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          129                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               40700                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1092                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   17                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3534                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              16981                       # DTB write hits
system.switch_cpus3.dtb.write_misses              207                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1294                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               57681                       # DTB hits
system.switch_cpus3.dtb.data_misses              1299                       # DTB misses
system.switch_cpus3.dtb.data_acv                   35                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4828                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               8330                       # ITB hits
system.switch_cpus3.itb.fetch_misses              561                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   5                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           8891                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  312370                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        78112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                256682                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              52419                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        21502                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               181813                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           6880                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                24                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles         8437                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles           84                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            32940                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       272080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.943406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.279628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          223168     82.02%     82.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2497      0.92%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            8841      3.25%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2592      0.95%     87.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            8480      3.12%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1724      0.63%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5432      2.00%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1173      0.43%     93.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           18173      6.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       272080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167811                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.821724                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           62503                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       167084                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            34593                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         4670                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3230                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1950                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        207751                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          694                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3230                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           65661                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          30106                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       112031                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            36132                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        24920                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        194055                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents           521                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           840                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         13531                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       133020                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       231260                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       230984                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          199                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       105384                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           27636                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        10478                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          806                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            36723                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        36299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        18468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6292                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         3169                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            174980                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         7116                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           174923                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          399                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        36180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        18735                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4946                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       272080                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.642910                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.304839                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       200610     73.73%     73.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        25139      9.24%     82.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        15052      5.53%     88.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        14117      5.19%     93.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        12107      4.45%     98.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2708      1.00%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1454      0.53%     99.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          507      0.19%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          386      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       272080                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            105      1.63%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          4449     68.97%     70.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1897     29.41%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       106237     60.73%     60.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          132      0.08%     60.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           25      0.01%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        44181     25.26%     86.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        17597     10.06%     96.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         6742      3.85%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        174923                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559987                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               6451                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.036879                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       628031                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       218083                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       160384                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          745                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          404                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          321                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        180973                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            395                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          703                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8647                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          218                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2474                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         9666                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3230                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10332                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        15882                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       186296                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1212                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        36299                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        18468                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         5838                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           159                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        15689                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          218                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1801                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2789                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       172589                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        42363                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2334                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 4200                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               59748                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           24463                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             17385                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.552515                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                162693                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               160705                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            74410                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            92422                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.514470                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.805111                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        35731                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2170                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2544                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       265279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.560734                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.566341                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       210284     79.27%     79.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        26747     10.08%     89.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        12061      4.55%     93.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3011      1.14%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2101      0.79%     95.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1599      0.60%     96.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1237      0.47%     96.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          884      0.33%     97.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         7355      2.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       265279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       148751                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        148751                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 43646                       # Number of memory references committed
system.switch_cpus3.commit.loads                27652                       # Number of loads committed
system.switch_cpus3.commit.membars               1114                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             21623                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           142747                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1500                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         2841      1.91%      1.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        94254     63.36%     65.27% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          115      0.08%     65.35% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           25      0.02%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        28766     19.34%     84.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        16005     10.76%     95.47% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         6742      4.53%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       148751                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         7355                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              435707                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             375869                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  40290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             3595776                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             145916                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               145916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.140752                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.140752                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.467126                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.467126                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          215475                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         116913                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              172                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          16863                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4645                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              34480                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             34480                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               125                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              125                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            17058                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             273                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           105                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10085                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10085                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        33907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           48                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        14930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        34419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                106551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       399936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1308959                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       477568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1341091                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       148032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       216104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3895874                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             644                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            62126                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  62126    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62126                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48183999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9639959                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20273534                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy             84999                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             26756                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          11784714                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          21590771                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3552471                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           3801005                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
