## ğŸ“¦ freelist å­æ¨¡çµ„åŠŸèƒ½èªªæ˜

`freelist` æ˜¯ `re_name` æ¨¡çµ„ä¸­ç”¨ä¾†ç®¡ç†**å¯¦é«”æš«å­˜å™¨åˆ†é…èˆ‡å›æ”¶**çš„å­æ¨¡çµ„ã€‚

### åŠŸèƒ½é‡é»

- ç¶­è­·ä¸€ä»½ 32-entry çš„å¯¦é«”æš«å­˜å™¨ç‹€æ…‹è¡¨ (`physical_register_freelist_q`)ï¼Œ0 è¡¨ç¤º**ä½¿ç”¨ä¸­**ï¼Œ1 è¡¨ç¤º**å¯ç”¨**ã€‚
- æä¾› **rename éšæ®µåˆ†é… register**ï¼ˆ`Pr_rd_o_rob`ï¼‰èˆ‡ **commit éšæ®µå›æ”¶ register** çš„é‚è¼¯ã€‚
- æ”¯æ´ **åˆ†æ”¯æŒ‡ä»¤å¿«ç…§å‚™ä»½èˆ‡é‚„åŸ**ï¼ˆsnapshot/restoreï¼‰ã€‚

---

### ğŸ“¥ æ¨¡çµ„ä»‹é¢ï¼ˆI/Oï¼‰
```systemverilog
input logic clk_i,         // æ™‚é˜è¼¸å…¥
input logic rst_ni,        // éåŒæ­¥ Reset (active low)
input logic flush_i,       // flush æ•´é«” rename ç‹€æ…‹
input logic flush_unissied_instr_i, // flush æœªç™¼å‡ºçš„æŒ‡ä»¤

input logic [NrIssuePorts-1:0] issue_instr_valid_i, // issue port æŒ‡ä»¤æœ‰æ•ˆ
input logic [NrIssuePorts-1:0] issue_ack_o,         // issue port è¢«æ¥å—
input logic [NrIssuePorts-1:0] no_rename_i,         // æ˜¯å¦ä¸éœ€è¦ renameï¼ˆä¾‹å¦‚ storeï¼‰

input scoreboard_entry_t [NrIssuePorts-1:0] commit_instr_o, // commit éšæ®µçš„æŒ‡ä»¤
input logic [NrIssuePorts-1:0] commit_ack_i,                // commit è¢«æ¥å—
input logic [NrIssuePorts-1:0] commit_no_rename,            // commit éšæ®µä¸éœ€ rename

output logic [NrIssuePorts-1:0][REG_ADDR_SIZE-2:0] Pr_rd_o_rob, // åˆ†é…åˆ°çš„å¯¦é«”æš«å­˜å™¨

input logic [NrIssuePorts-1:0] br_instr_i,  // æ˜¯å¦ç‚ºåˆ†æ”¯æŒ‡ä»¤ï¼ˆsnapshot ç”¨ï¼‰
input [3:0] br_push_ptr, br_pop_ptr         // åˆ†æ”¯ snapshot çš„æŒ‡æ¨™
```

---

### ğŸ” å…§éƒ¨ç‹€æ…‹è®Šæ•¸
```systemverilog
localparam int unsigned BITS_MAPTABLE = $clog2(CVA6Cfg.Nrmaptable);
logic [CVA6Cfg.Nrmaptable-1:0] physical_register_freelist_q; // ç¾åœ¨çš„ freelist ç‹€æ…‹
logic [CVA6Cfg.Nrmaptable-1:0] physical_register_freelist_n; // ä¸‹ä¸€ç‹€æ…‹
logic [CVA6Cfg.Nrmaptable-1:0] br_snopshot_freelist [15:0];  // æœ€å¤š 16 å€‹åˆ†æ”¯ snapshot

logic [NrIssuePorts-1:0][BITS_MAPTABLE-1:0] issue_ptr;  // rename éšæ®µçš„å¯¦é«” reg åˆ†é…
logic [NrIssuePorts-1:0][BITS_MAPTABLE-1:0] commit_ptr; // commit éšæ®µè¦é‡‹æ”¾çš„å¯¦é«” reg
logic [NrIssuePorts-1:0] commit_enable; // æ˜¯å¦å…è¨± commit
logic [NrIssuePorts-1:0] issue_enable;  // æ˜¯å¦å…è¨± rename ç™¼ç”Ÿ
logic [NrIssuePorts-1:0] issue_is_branch; // æ˜¯å¦æ˜¯åˆ†æ”¯æŒ‡ä»¤

logic [BITS_MAPTABLE-1:0] pointer_freelist; // ä¸‹ä¸€å€‹è¦åˆ†é…çš„ register ç·¨è™Ÿ
```

---

### ğŸ”„ Rename Commit æ§åˆ¶èˆ‡æŒ‡æ¨™é‚è¼¯
```systemverilog
assign issue_enable[0] = issue_instr_valid_i[0] & issue_ack_o[0] & !no_rename_i[0];
assign issue_enable[1] = issue_instr_valid_i[1] & issue_ack_o[1] & !no_rename_i[1];

assign commit_enable[0] = commit_instr_o[0].valid & commit_ack_i[0] & (commit_instr_o[0].rd != 6'd0);
assign commit_enable[1] = commit_instr_o[1].valid & commit_ack_i[1] & (commit_instr_o[1].rd != 6'd0);

assign Pr_rd_o_rob[0] = issue_ptr[0]; // å¯¦é«” register åˆ†é…çµæœ
assign Pr_rd_o_rob[1] = issue_ptr[1];

assign commit_ptr[0] = commit_instr_o[0].rd[4:0]; // è¢«å›æ”¶çš„å¯¦é«”æš«å­˜å™¨ç·¨è™Ÿ
assign commit_ptr[1] = commit_instr_o[1].rd[4:0];
```

### ğŸ”¢ åˆ†é…æŒ‡æ¨™ç®¡ç†é‚è¼¯
```systemverilog
// ä½¿ç”¨éå¢æ–¹å¼å–ç”¨ pointer_freelist ä¸­çš„ register
always_ff @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin
        pointer_freelist <= 'd2; // x0 å’Œ x1 ä¸å¯ä½¿ç”¨
    end else if(issue_enable[0] & issue_enable[1]) begin
        pointer_freelist <= (pointer_freelist > 28) ? 2 : pointer_freelist + 2;
    end else if(issue_enable[0] | issue_enable[1]) begin
        pointer_freelist <= (pointer_freelist > 28) ? 2 : pointer_freelist + 1;
    end
end

// æ±ºå®š issue_ptrï¼šå³å°‡åˆ†é…å‡ºå»çš„å¯¦é«”æš«å­˜å™¨ç·¨è™Ÿ
always_comb begin
    if(issue_enable[0] & issue_enable[1]) begin
        issue_ptr[0] = pointer_freelist;
        issue_ptr[1] = pointer_freelist + 1;
    end else begin
        issue_ptr[0] = pointer_freelist;
        issue_ptr[1] = pointer_freelist;
    end
end
```
### â™»ï¸ Free List Update æ©Ÿåˆ¶

```systemverilog
// ------------------------------------------------------------------------------------------------
//  update free list
// ------------------------------------------------------------------------------------------------
always_comb begin
    // é è¨­å°‡ä¸‹ä¸€ç‹€æ…‹è¨­ç‚ºç›®å‰ç‹€æ…‹
    physical_register_freelist_n = physical_register_freelist_q;

    // è‹¥é‡åˆ° flush æœªç™¼å‡ºæŒ‡ä»¤ï¼Œå‰‡å¾åˆ†æ”¯å¿«ç…§ä¸­é‚„åŸ freelist ç‹€æ…‹
    if(flush_unissied_instr_i) begin
        for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
            if(physical_register_freelist_n[j]!=1'd0) begin 
                physical_register_freelist_n[j] = br_snopshot_freelist[br_pop_ptr][j];
            end
        end
    end

    // æ–°ç™¼å‡ºçš„æŒ‡ä»¤è¦åˆ†é… registerï¼Œå°‡å°æ‡‰ index è¨­ç‚º 1ï¼ˆä»£è¡¨å·²åˆ†é…ï¼‰
    if(issue_enable[0]) begin
        physical_register_freelist_n[issue_ptr[0]] = 1'd1;
    end 
    if(issue_enable[1]) begin
        physical_register_freelist_n[issue_ptr[1]] = 1'd1;
    end 

    // commit éšæ®µçš„æŒ‡ä»¤é‡‹æ”¾ registerï¼Œè¨­ç‚º 0ï¼ˆä»£è¡¨å¯ç”¨ï¼‰
    if(commit_enable[0]) begin 
        physical_register_freelist_n[commit_ptr[0]] = 1'd0;
    end
    if(commit_enable[1]) begin 
        physical_register_freelist_n[commit_ptr[1]] = 1'd0;
    end
end

// ------------------------------------------------------------------------------------------------
// ä»¥æš«å­˜å™¨çš„æ–¹å¼è¨˜ä½ freelist ç‹€æ…‹ï¼ˆåŒæ­¥æ›´æ–°ï¼‰
// ------------------------------------------------------------------------------------------------
always_ff @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) 
    begin
        // Reset æ™‚ï¼Œfreelist åˆå§‹åŒ–ï¼ˆåªæœ‰ x0 ç„¡æ•ˆï¼‰
        physical_register_freelist_q <= 'd1;
    end 
    else if(flush_i) begin
        // flush æ™‚ä¹Ÿå°‡ freelist é‡è¨­ï¼ˆä¾‹ï¼šç™¼ç”Ÿ exceptionï¼‰
        physical_register_freelist_q <= 'd1;
    end
    else begin
        // æ­£å¸¸æƒ…æ³ä¸‹å°‡ä¸‹ä¸€ç‹€æ…‹è¦†è“‹
        physical_register_freelist_q <= physical_register_freelist_n;
    end
end
```

ğŸ” **èªªæ˜æ‘˜è¦ï¼š**
- `physical_register_freelist_q` æ˜¯ä¸€å€‹ bitmapï¼Œæ¯å€‹ bit ä»£è¡¨å°æ‡‰å¯¦é«”æš«å­˜å™¨æ˜¯å¦ç‚ºç©ºï¼ˆ0=å¯ç”¨ï¼Œ1=å·²åˆ†é…ï¼‰ã€‚
- `flush_unissied_instr_i` æœƒè§¸ç™¼å¾åˆ†æ”¯å¿«ç…§è¨˜æ†¶é«”ä¸­é‚„åŸ freelist ç‹€æ…‹ã€‚
- æ–°æŒ‡ä»¤ rename æ™‚æœƒç™»è¨˜ç‚º "å·²åˆ†é…"ï¼Œcommit æ™‚æœƒé‡‹æ”¾ç‚º "å¯ç”¨"ã€‚
- çµåˆ `pointer_freelist` æŒ‡æ¨™æ§åˆ¶åˆ†é…é †åºï¼Œåœ¨é›™ç™¼å°„æ¶æ§‹ä¸‹æ”¯æ´å…©ç­†åŒæ™‚æ›´æ–°ã€‚

---
### ğŸ§  Freelist - åˆ†æ”¯å¿«ç…§é‚è¼¯ï¼ˆBranch Snapshot in Freelistï¼‰

```systemverilog
// ------------------------------------------------------------------------------------------------
// åˆ¤æ–·ç›®å‰æ˜¯å¦ç™¼æ´¾çš„æ˜¯ branch/jalr æŒ‡ä»¤ï¼ˆéœ€è¦è¨˜éŒ„å¿«ç…§ï¼‰
// ------------------------------------------------------------------------------------------------
assign issue_is_branch[0] = (br_instr_i[0] & issue_instr_valid_i[0] & issue_ack_o[0]);
assign issue_is_branch[1] = (br_instr_i[1] & issue_instr_valid_i[1] & issue_ack_o[1]);

always_ff @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin
        // Reset æ™‚å°‡æ‰€æœ‰ branch å¿«ç…§è³‡æ–™æ¸…ç©º
        for (int unsigned j = 0; j < 16; j++) begin
            br_snopshot_freelist[j] <= 'd0;
        end
    end else begin 
        // åŒæ™‚ç™¼æ´¾å…©æ¢ branch æŒ‡ä»¤ï¼ˆéœ€è¦è¨˜éŒ„å…©å€‹å¿«ç…§ï¼‰
        if(issue_is_branch[0] & issue_is_branch[1]) begin
            // å¿«ç…§ 1ï¼šç´€éŒ„ç•¶ä¸‹çš„ physical_register_freelist ç‹€æ…‹ç‚º br_push_ptr
            for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
                if(issue_enable[0] & (j==issue_ptr[0])) // ç™¼æ´¾æ–°çš„å¯¦é«”æš«å­˜å™¨
                    br_snopshot_freelist[br_push_ptr][j] <= 1'd1;
                else if(commit_enable[0] & (j==commit_ptr[0]) || commit_enable[1] & (j==commit_ptr[1])) // å¯„å­˜å™¨å›æ”¶
                    br_snopshot_freelist[br_push_ptr][j] <= 1'd0;
                else // å…¶é¤˜ä¿ç•™åŸ freelist ç‹€æ…‹
                    br_snopshot_freelist[br_push_ptr][j] <= physical_register_freelist_q[j];
            end

            // å¿«ç…§ 2ï¼šä¸‹ä¸€å€‹ br_push_ptr+1 ä¹ŸåŒæ¨£æ›´æ–°ï¼ˆfor ç¬¬äºŒæ¢ branchï¼‰
            for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
                if(issue_enable[0] & (j==issue_ptr[0]) || issue_enable[1] & (j==issue_ptr[1]))
                    br_snopshot_freelist[br_push_ptr+4'd1][j] <= 1'd1;
                else if(commit_enable[0] & (j==commit_ptr[0]) || commit_enable[1] & (j==commit_ptr[1]))
                    br_snopshot_freelist[br_push_ptr+4'd1][j] <= 1'd0;
                else
                    br_snopshot_freelist[br_push_ptr+4'd1][j] <= physical_register_freelist_q[j];
            end
        end 
        // åƒ…æœ‰ issue[0] æ˜¯ branch æŒ‡ä»¤
        else if(issue_is_branch[0]) begin 
            for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
                if(issue_enable[0] & (j==issue_ptr[0]))
                    br_snopshot_freelist[br_push_ptr][j] <= 1'd1;
                else if(commit_enable[0] & (j==commit_ptr[0]) || commit_enable[1] & (j==commit_ptr[1]))
                    br_snopshot_freelist[br_push_ptr][j] <= 1'd0;
                else
                    br_snopshot_freelist[br_push_ptr][j] <= physical_register_freelist_q[j];
            end
        end 
        // é branch ç™¼æ´¾ï¼Œä»éœ€å¯«å…¥æœ€æ–°ç‹€æ…‹é¿å…éŒ¯éæ›´æ–°ï¼ˆè™•ç† flush/mispredict æ™‚ç”¨ï¼‰
        else begin 
            for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
                if(issue_enable[0] & (j==issue_ptr[0]) || issue_enable[1] & (j==issue_ptr[1]))
                    br_snopshot_freelist[br_push_ptr][j] <= 1'd1;
                else if(commit_enable[0] & (j==commit_ptr[0]) || commit_enable[1] & (j==commit_ptr[1]))
                    br_snopshot_freelist[br_push_ptr][j] <= 1'd0;
                else
                    br_snopshot_freelist[br_push_ptr][j] <= physical_register_freelist_q[j];
            end
        end
    end
end
```
---
### ğŸ”„ Busytable å­æ¨¡çµ„åˆå§‹åŒ–èˆ‡å®šç¾©å€å¡Š

```systemverilog
module busytable import ariane_pkg::*;  #(
    parameter config_pkg::cva6_cfg_t CVA6Cfg = config_pkg::cva6_cfg_empty
) (
    input  logic                                                                   clk_i,    // æ™‚é˜è¨Šè™Ÿ
    input  logic                                                                   rst_ni,   // éåŒæ­¥ resetï¼ˆä½é›»ä½æœ‰æ•ˆï¼‰
    input  logic                                                                   flush_i,  // æ¸…ç©ºå…¨éƒ¨ busytable ç‹€æ…‹
    input  logic                                                                   flush_unissied_instr_i, // æ¸…ç©ºæœªç™¼æ´¾æŒ‡ä»¤çš„ç‹€æ…‹

    // å¾ scoreboard æ¥æ”¶ issue è¨Šè™Ÿï¼ˆç™¼æ´¾æŒ‡ä»¤ï¼‰
    input  scoreboard_entry_t    [CVA6Cfg.NrissuePorts-1:0]                        issue_instr_i,         // ç™¼æ´¾çš„ scoreboard æŒ‡ä»¤å…§å®¹
    input  logic                 [CVA6Cfg.NrissuePorts-1:0]                        issue_instr_valid_i,   // ç™¼æ´¾æŒ‡ä»¤æ˜¯å¦æœ‰æ•ˆ
    input  logic                 [CVA6Cfg.NrissuePorts-1:0]                        issue_ack_o,           // ç™¼æ´¾æ˜¯å¦æˆåŠŸï¼ˆhandshakeï¼‰
    input  logic                 [CVA6Cfg.NrissuePorts-1:0]                        no_rename_i,           // æŒ‡ä»¤æ˜¯å¦ä¸éœ€è¦ rename

    // å¾ scoreboard æ¥æ”¶ commit è¨Šè™Ÿï¼ˆæŒ‡ä»¤å¯«å›ï¼‰
    input  scoreboard_entry_t    [CVA6Cfg.NrissuePorts-1:0]                        commit_instr_o,        // å¯«å›çš„ scoreboard æŒ‡ä»¤å…§å®¹
    input  logic                 [CVA6Cfg.NrissuePorts-1:0]                        commit_ack_i,          // å¯«å›æ˜¯å¦æˆåŠŸ
    input  logic                 [CVA6Cfg.NrissuePorts-1:0]                        commit_no_rename,      // commit çš„æŒ‡ä»¤æ˜¯å¦æ²’è¢« rename

    // å¯¦é«”æš«å­˜å™¨å°æ‡‰çš„ç›®çš„æš«å­˜å™¨èˆ‡ä¾†æºæš«å­˜å™¨ç·¨è™Ÿï¼ˆä¸å¸¶ valid bitï¼‰
    input                        [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0]     Pr_rd_o_rob,           // rename æŒ‡å®šçš„ destination registerï¼ˆå¯¦é«”ï¼‰
    input                        [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0]     Pr_rs1_o,              // rename å°æ‡‰çš„ source register 1ï¼ˆå¯¦é«”ï¼‰
    input                        [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0]     Pr_rs2_o,              // rename å°æ‡‰çš„ source register 2ï¼ˆå¯¦é«”ï¼‰
    input                        [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0]     Pr_rs3_o,              // rename å°æ‡‰çš„ source register 3ï¼ˆå¯¦é«”ï¼‰

    // åŠ ä¸Š valid bit çš„è¼¸å‡ºä¾†æºæš«å­˜å™¨ï¼ˆæä¾›çµ¦å¾ŒçºŒä½¿ç”¨å–®å…ƒï¼‰
    output logic                 [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]     Pr_rs1_o_rob,          // rs1 + valid bit
    output logic                 [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]     Pr_rs2_o_rob,          // rs2 + valid bit
    output logic                 [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]     Pr_rs3_o_rob,          // rs3 + valid bit

    // åˆ†æ”¯è™•ç†ç›¸é—œè³‡è¨Šï¼ˆbr_tag å¿«ç…§æ©Ÿåˆ¶ï¼‰
    input logic                  [CVA6Cfg.NrissuePorts-1:0]                        br_instr_i,            // æ˜¯å¦ç‚ºåˆ†æ”¯æŒ‡ä»¤
    input                        [3:0]                                             br_push_ptr,           // push snapshot ç·¨è™Ÿ
    input                        [3:0]                                             br_pop_ptr             // pop snapshot ç·¨è™Ÿ
);
```

---

### ğŸ§© Busytable - è¨»å†Šå€å¡Šèˆ‡ä¸­é–“è®Šæ•¸èªªæ˜

```systemverilog
localparam int unsigned BITS_MAPTABLE = $clog2(CVA6Cfg.Nrmaptable); // å¯¦é«”æš«å­˜å™¨ bit æ•¸

// busytable ç‹€æ…‹è¨˜éŒ„ï¼šæ˜¯å¦æŸå€‹å¯¦é«”æš«å­˜å™¨æ­£åœ¨ä½¿ç”¨ä¸­
logic  physical_register_busytable_n [CVA6Cfg.Nrmaptable-1:0]; // ä¸‹ä¸€å€‹ç‹€æ…‹
logic  physical_register_busytable_q [CVA6Cfg.Nrmaptable-1:0]; // ç•¶å‰ç‹€æ…‹

// åˆ†æ”¯ mispredict æ™‚çš„å¿«ç…§
logic  br_snopshot_busytable [15:0][CVA6Cfg.Nrmaptable-1:0]; // æœ€å¤šè¨˜éŒ„ 16 çµ„å¿«ç…§

// å¯¦é«”æš«å­˜å™¨ç·¨è™Ÿ
logic [CVA6Cfg.NrissuePorts-1:0][BITS_MAPTABLE-1:0] issue_ptr;   // rename éšæ®µåˆ†é…çš„å¯¦é«”æš«å­˜å™¨
logic [CVA6Cfg.NrissuePorts-1:0][BITS_MAPTABLE-1:0] commit_ptr;  // commit éšæ®µé‡‹æ”¾çš„å¯¦é«”æš«å­˜å™¨

// å•Ÿç”¨è¨Šè™Ÿ
logic [CVA6Cfg.NrissuePorts-1:0] commit_enable; // æ˜¯å¦å¯é‡‹æ”¾å¯¦é«”æš«å­˜å™¨
logic [CVA6Cfg.NrissuePorts-1:0] issue_enable;  // æ˜¯å¦å¯ç™¼æ´¾å¯¦é«”æš«å­˜å™¨

// æ˜¯å¦æ˜¯åˆ†æ”¯æŒ‡ä»¤
logic [CVA6Cfg.NrissuePorts-1:0] issue_is_branch;

// æ¨™è¨˜æ˜¯å¦ä¾†æºæš«å­˜å™¨å°šæœª ready
logic busy_rs1; 
logic busy_rs2; 

// Busytable æ˜¯å¦å·²æ»¿ï¼ˆåˆ¤æ–·æ˜¯å¦æœ‰å¯ç”¨æš«å­˜å™¨ï¼‰
logic full;    
```

---

### ğŸ“˜ åŠŸèƒ½æ‘˜è¦

| å€å¡Šåç¨±         | èªªæ˜                                                                 |
|------------------|----------------------------------------------------------------------|
| `physical_register_busytable_q` | è¨˜éŒ„æ‰€æœ‰å¯¦é«”æš«å­˜å™¨ç›®å‰æ˜¯å¦å¿™ç¢Œï¼ˆå·²åˆ†é…ä½†å°šæœª commitï¼‰                     |
| `br_snopshot_busytable`         | åœ¨åˆ†æ”¯ç™¼æ´¾æ™‚ï¼Œè¨˜éŒ„ busytable çš„ç‹€æ…‹ä»¥æ”¯æ´ mispredict é‚„åŸ                   |
| `issue_ptr` / `commit_ptr`      | åˆ†åˆ¥ä»£è¡¨æ­¤ cycle ç™¼æ´¾èˆ‡å¯«å›çš„ç›®çš„æš«å­˜å™¨ç·¨è™Ÿ                                 |
| `issue_enable` / `commit_enable`| æ§åˆ¶è¨Šè™Ÿåˆ¤æ–·ç•¶å‰æ˜¯å¦é€²è¡Œç™¼æ´¾æˆ–é‡‹æ”¾å‹•ä½œ                                      |
| `busy_rs1/rs2`                  | ç”¨ä¾†æ¨™ç¤ºä¾†æºæš«å­˜å™¨æ˜¯å¦å°šæœªå°±ç·’ï¼ˆå°šåœ¨è¨ˆç®—ä¸­ï¼‰                                 |
| `full`                          | ç•¶æ‰€æœ‰æš«å­˜å™¨çš†ç‚º busy æ™‚ï¼Œè¡¨ç¤º busytable æ»¿è¼‰ï¼Œå¯èƒ½éœ€ stall pipeline           |

---
### ğŸ” Busytable - Push/Pop èˆ‡ç‹€æ…‹æ›´æ–°é‚è¼¯

```systemverilog
// ------------------------------------------------------------------------------------------------
// push / pop signal
// ------------------------------------------------------------------------------------------------

// åˆ¤æ–·æ˜¯å¦ç™¼æ´¾æˆåŠŸä¸”éœ€è¦ rename
assign issue_enable[0] = issue_instr_valid_i[0] & issue_ack_o[0] & !no_rename_i[0];
assign issue_enable[1] = issue_instr_valid_i[1] & issue_ack_o[1] & !no_rename_i[1];

// ç•¶å‰è¦ mark æˆ busy çš„æš«å­˜å™¨ index
assign issue_ptr[0] = Pr_rd_o_rob[0];
assign issue_ptr[1] = Pr_rd_o_rob[1];

// åˆ¤æ–·æ˜¯å¦ç‚ºæœ‰æ•ˆçš„å¯«å›ï¼ˆcommitï¼‰æŒ‡ä»¤
assign commit_enable[0] = commit_instr_o[0].valid & commit_ack_i[0] & (commit_instr_o[0].rd != 6'd0);
assign commit_enable[1] = commit_instr_o[1].valid & commit_ack_i[1] & (commit_instr_o[1].rd != 6'd0);

// è¦å¾ busytable ä¸­é‡‹æ”¾çš„å¯¦é«”æš«å­˜å™¨ index
assign commit_ptr[0] = commit_instr_o[0].rd[4:0];
assign commit_ptr[1] = commit_instr_o[1].rd[4:0];

// ------------------------------------------------------------------------------------------------
// æ›´æ–° busytable ç‹€æ…‹
// ------------------------------------------------------------------------------------------------
always_comb begin
    physical_register_busytable_n = physical_register_busytable_q;

    // è‹¥ç™¼ç”Ÿ flush_unissied_instr_iï¼ˆå¦‚ branch mispredictï¼‰ï¼Œå¾å¿«ç…§é‚„åŸ busytable ç‹€æ…‹
    if(flush_unissied_instr_i) begin
        for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
            if(physical_register_busytable_q[j] != 1'd0) begin 
                physical_register_busytable_n[j] = br_snopshot_busytable[br_pop_ptr][j];
            end
        end
    end 

    // ç™¼æ´¾æ™‚å°‡å°æ‡‰å¯¦é«”æš«å­˜å™¨è¨­ç‚º busy
    if(issue_enable[0]) begin
        physical_register_busytable_n[issue_ptr[0]] = 1'd1;
    end
    if(issue_enable[1]) begin
        physical_register_busytable_n[issue_ptr[1]] = 1'd1;
    end 

    // å¯«å›æ™‚å°‡å°æ‡‰æš«å­˜å™¨å¾ busytable ç§»é™¤ï¼ˆæ¨™è¨˜ç‚º idleï¼‰
    if(commit_enable[0]) begin 
        physical_register_busytable_n[commit_ptr[0]] = 1'd0;
    end
    if(commit_enable[1]) begin 
        physical_register_busytable_n[commit_ptr[1]] = 1'd0;
    end

    // x0 å¯„å­˜å™¨æ°¸é ä¸å¯è¢«æ¨™è¨˜ç‚º busy
    physical_register_busytable_n[0] = 1'd0;
end
```

---

### ğŸ“˜ å°çµï¼šBusytable æ›´æ–°é‚è¼¯

| æ“ä½œéšæ®µ | å‹•ä½œå…§å®¹                                       |
|----------|------------------------------------------------|
| ç™¼æ´¾ (issue) | å°‡ `rd` å°æ‡‰çš„å¯¦é«”æš«å­˜å™¨æ¨™è¨˜ç‚º busy (1)             |
| å¯«å› (commit) | å°‡ `rd` å›æ”¶æ™‚å¾ busytable ä¸­é‡‹æ”¾ (è¨­ç‚º 0)         |
| flush_unissued | ç™¼ç”Ÿ branch mispredict æ™‚ï¼Œé€éå¿«ç…§é‚„åŸ busytable |
| å¼·åˆ¶æ¸…é™¤ | x0 å¯„å­˜å™¨æ°¸é è¨­ç‚º 0ï¼Œé¿å…èª¤æ¨™ busy                    |

---
### ğŸ” Busytable - Forwarding æ©Ÿåˆ¶èˆ‡ä¾†æºæš«å­˜å™¨æ±ºç­–é‚è¼¯

```systemverilog
// ------------------------------------------------------------------------------------------------
// Forwarding åˆ¤æ–·è¦å‰‡
// ------------------------------------------------------------------------------------------------
// è¦å‰‡ï¼š
// 1. è‹¥å°æ‡‰çš„å¯¦é«”æš«å­˜å™¨ä»ç‚º busyï¼ˆå°šæœªå¯«å›ï¼‰ï¼Œä»£è¡¨ä»éœ€ç­‰å¾…ï¼Œvalid_bit = 0
// 2. è‹¥æŒ‡ä»¤é–“ç™¼ç”Ÿ dual-issue è³‡æºä¾è³´ï¼ˆEx: rs1 æŒ‡å‘ä¸Šä¸€æ¢ç™¼å‡ºçš„ rdï¼‰ï¼Œä¹Ÿè¦–ç‚º busy
// 3. å¦å‰‡è¡¨ç¤ºè³‡æ–™å·²å¯ç”¨ï¼Œvalid_bit = 1ï¼Œç›´æ¥ä½¿ç”¨åŸå§‹ rs1/rs2 ç·¨è™Ÿ
// ------------------------------------------------------------------------------------------------

// æ“·å– issue æŒ‡ä»¤åŸå§‹çš„ rs1/rs2/rs3 ç·¨è™Ÿï¼ˆä¸å« valid bitï¼‰
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0] issue_rs1;
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0] issue_rs2;
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0] issue_rs3;

assign issue_rs1[0] = issue_instr_i[0].rs1[4:0];
assign issue_rs2[0] = issue_instr_i[0].rs2[4:0];
assign issue_rs3[0] = issue_instr_i[0].result[4:0];

assign issue_rs1[1] = issue_instr_i[1].rs1[4:0];
assign issue_rs2[1] = issue_instr_i[1].rs2[4:0];
assign issue_rs3[1] = issue_instr_i[1].result[4:0];

// ----------------------
// è™•ç† port 0 çš„ rs1
// ----------------------
// è‹¥ Pr_rs1_o[0] åœ¨ busytable ä¸­ä»ç‚º busyï¼Œå‰‡ rs1 å°šæœª readyï¼Œvalid bit = 0
// å¦å‰‡è¡¨ç¤ºå¯ç”¨ï¼Œä½¿ç”¨åŸå§‹ rs1 ä¸¦è¨­ valid bit = 1
always_comb begin 
    if(physical_register_busytable_q[Pr_rs1_o[0]]) begin 
        Pr_rs1_o_rob[0] = {1'd0, Pr_rs1_o[0]};
    end else begin 
        Pr_rs1_o_rob[0] = {1'd1, issue_rs1[0]};
    end
end

// ----------------------
// è™•ç† port 1 çš„ rs1
// ----------------------
// è‹¥ Pr_rs1_o[1] == issue_ptr[0]ï¼Œä»£è¡¨èˆ‡å‰ä¸€æ¢æŒ‡ä»¤ï¼ˆport 0ï¼‰ç™¼æ´¾çš„ destination ç›¸åŒ
// å‰‡éœ€è¦–æ˜¯å¦ç‚º floating-point register åˆ¤æ–·æ˜¯å¦ hazard ç™¼ç”Ÿ
// å¦å‰‡ï¼Œå†æŸ¥ busytable åˆ¤æ–·æ˜¯å¦ ready
always_comb begin 
    if((Pr_rs1_o[1] == issue_ptr[0]) & (is_rs1_fpr(issue_instr_i[1].op)) & (is_rd_fpr(issue_instr_i[0].op))) begin 
        Pr_rs1_o_rob[1] = {1'd0, Pr_rs1_o[1]};
    end else if((Pr_rs1_o[1] == issue_ptr[0]) & (Pr_rs1_o[1]!='d0) & !(is_rs1_fpr(issue_instr_i[1].op)) & !(is_rd_fpr(issue_instr_i[0].op))) begin 
        Pr_rs1_o_rob[1] = {1'd0, Pr_rs1_o[1]};
    end else if(physical_register_busytable_q[Pr_rs1_o[1]]) begin 
        Pr_rs1_o_rob[1] = {1'd0, Pr_rs1_o[1]};
    end else begin 
        Pr_rs1_o_rob[1] = {1'd1, issue_rs1[1]};
    end
end

// ----------------------
// rs2 åŒç†è™•ç†é‚è¼¯
// ----------------------

always_comb begin 
    if(physical_register_busytable_q[Pr_rs2_o[0]]) begin 
        Pr_rs2_o_rob[0] = {1'd0, Pr_rs2_o[0]};
    end else begin 
        Pr_rs2_o_rob[0] = {1'd1, issue_rs2[0]};
    end
end

always_comb begin 
    if((Pr_rs2_o[1] == issue_ptr[0]) & (is_rs2_fpr(issue_instr_i[1].op)) & (is_rd_fpr(issue_instr_i[0].op))) begin 
        Pr_rs2_o_rob[1] = {1'd0, Pr_rs2_o[1]};
    end else if((Pr_rs2_o[1] == issue_ptr[0]) & (Pr_rs2_o[1]!='d0) & !(is_rs2_fpr(issue_instr_i[1].op)) & !(is_rd_fpr(issue_instr_i[0].op))) begin 
        Pr_rs2_o_rob[1] = {1'd0, Pr_rs2_o[1]};
    end else if(physical_register_busytable_q[Pr_rs2_o[1]]) begin 
        Pr_rs2_o_rob[1] = {1'd0, Pr_rs2_o[1]};
    end else begin 
        Pr_rs2_o_rob[1] = {1'd1, issue_rs2[1]};
    end
end

// ----------------------
// rs3 è™•ç†ï¼ˆé€šå¸¸ç‚ºæµ®é» imm çµæœï¼‰
// ----------------------

always_comb begin     
    if(physical_register_busytable_q[Pr_rs3_o[0]]) begin 
        Pr_rs3_o_rob[0] = {1'd0, Pr_rs3_o[0]};
    end else begin 
        Pr_rs3_o_rob[0] = {1'd1, issue_rs3[0]};
    end
end

always_comb begin 
    if((Pr_rs3_o[1] == issue_ptr[0]) & (is_imm_fpr(issue_instr_i[1].op)) & (is_rd_fpr(issue_instr_i[0].op))) begin 
        Pr_rs3_o_rob[1] = {1'd0, Pr_rs3_o[1]};
    end else if((Pr_rs3_o[1] == issue_ptr[0]) & (Pr_rs3_o[1]!='d0) & !(is_imm_fpr(issue_instr_i[1].op)) & !(is_rd_fpr(issue_instr_i[0].op))) begin 
        Pr_rs3_o_rob[1] = {1'd0, Pr_rs3_o[1]};
    end else if(physical_register_busytable_q[Pr_rs3_o[1]]) begin 
        Pr_rs3_o_rob[1] = {1'd0, Pr_rs3_o[1]};
    end else begin 
        Pr_rs3_o_rob[1] = {1'd1, issue_rs3[1]};
    end
end
```

---

### ğŸ“˜ å°çµï¼šForwarding åˆ¤æ–·é‚è¼¯

| Port | ä¾†æº         | æ¢ä»¶èªªæ˜                                                                 |
|------|--------------|--------------------------------------------------------------------------|
| 0    | busy table   | è‹¥ busytable é¡¯ç¤ºç‚º busyï¼Œå‰‡ valid=0                                     |
| 1    | dual-issue hazard | è‹¥ Port1 çš„ rs1/rs2/rs3 æŒ‡å‘ Port0 çš„ rdï¼Œä»£è¡¨ç™¼ç”Ÿä¾è³´ï¼Œvalid=0    |
| all  | default ä½¿ç”¨ ori rs | è‹¥ç„¡ä¾è³´ä¸” busy=0ï¼Œè¡¨ç¤ºè³‡æ–™ readyï¼Œç›´æ¥ä½¿ç”¨åŸå§‹ rsï¼Œæœ‰æ•ˆä½=1 |


---

### ğŸ§  Busytable - å¯„å­˜å™¨ç‹€æ…‹å„²å­˜èˆ‡å¿«ç…§æ›´æ–°

```systemverilog
// ------------------------------------------------------------------------------------------------
// æ›´æ–° busytable å¯¦é«”æš«å­˜å™¨ç‹€æ…‹ï¼ˆä»¥æ™‚è„ˆè§¸ç™¼ï¼‰
// ------------------------------------------------------------------------------------------------
always_ff @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin
        // åˆå§‹åŒ–ï¼šæ‰€æœ‰å¯¦é«”æš«å­˜å™¨çš†è¨­ç‚º not busyï¼ˆ0ï¼‰
        for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
            physical_register_busytable_q[j] <= 1'd0;
        end
    end else if (flush_i) begin
        // Flush ç‹€æ³ä¸‹ï¼ˆå¦‚ mispredictï¼‰ï¼Œæ¸…ç©º busytable ç‹€æ…‹
        for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
            physical_register_busytable_q[j] <= 1'd0;
        end
    end else begin
        // æ­£å¸¸æƒ…æ³æ›´æ–° busytable ç‹€æ…‹
        physical_register_busytable_q <= physical_register_busytable_n;
    end 
end

// ------------------------------------------------------------------------------------------------
// is branch or jalr (snapshot)ï¼šåµæ¸¬æ˜¯å¦éœ€ä¿å­˜ busytable ç‹€æ…‹åšç‚ºåˆ†æ”¯å¿«ç…§
// ------------------------------------------------------------------------------------------------
assign issue_is_branch[0] = (br_instr_i[0] & issue_instr_valid_i[0] & issue_ack_o[0]);
assign issue_is_branch[1] = (br_instr_i[1] & issue_instr_valid_i[1] & issue_ack_o[1]);

// ------------------------------------------------------------------------------------------------
// busytable å¿«ç…§ä¿å­˜é‚è¼¯ï¼šä¿å­˜åˆ†æ”¯é»æ™‚çš„æš«å­˜å™¨ç‹€æ…‹ï¼Œä¾›æ—¥å¾Œ flush é‚„åŸä½¿ç”¨
// ------------------------------------------------------------------------------------------------
always_ff @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin
        // Reset æ™‚åˆå§‹åŒ–æ‰€æœ‰å¿«ç…§ç‚º 0
        for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
            for (int unsigned k = 0; k < 16; k++) begin
                br_snopshot_busytable[k][j] <= 1'd0;
            end        
        end
    end else begin
        // æƒ…æ³ 1ï¼šåŒæ™‚ç™¼æ´¾å…©æ¢ branch æŒ‡ä»¤ï¼ˆç´€éŒ„å…©çµ„å¿«ç…§ï¼‰
        if(issue_is_branch[0] & issue_is_branch[1]) begin
            for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
                // å¿«ç…§ 1ï¼ˆbr_push_ptrï¼‰ç´€éŒ„ç•¶ä¸‹ busytable ç‹€æ…‹
                if(issue_enable[0] & (j==issue_ptr[0])) 
                    br_snopshot_busytable[br_push_ptr][j] <= 1'd1;
                else if(commit_enable[0] & (j==commit_ptr[0])) 
                    br_snopshot_busytable[br_push_ptr][j] <= 1'd0;
                else if(commit_enable[1] & (j==commit_ptr[1])) 
                    br_snopshot_busytable[br_push_ptr][j] <= 1'd0;
                else 
                    br_snopshot_busytable[br_push_ptr][j] <= physical_register_busytable_q[j];
            end
            for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
                // å¿«ç…§ 2ï¼ˆbr_push_ptr+1ï¼‰ä¾›ç¬¬äºŒæ¢ branch æŒ‡ä»¤ä½¿ç”¨
                if(issue_enable[0] & (j==issue_ptr[0])) 
                    br_snopshot_busytable[br_push_ptr+4'd1][j] <= 1'd1;
                else if(issue_enable[1] & (j==issue_ptr[1])) 
                    br_snopshot_busytable[br_push_ptr+4'd1][j] <= 1'd1;
                else if(commit_enable[0] & (j==commit_ptr[0])) 
                    br_snopshot_busytable[br_push_ptr+4'd1][j] <= 1'd0;
                else if(commit_enable[1] & (j==commit_ptr[1])) 
                    br_snopshot_busytable[br_push_ptr+4'd1][j] <= 1'd0;
                else 
                    br_snopshot_busytable[br_push_ptr+4'd1][j] <= physical_register_busytable_q[j];
            end
        end 
        // æƒ…æ³ 2ï¼šåƒ… issue[0] ç‚ºåˆ†æ”¯æŒ‡ä»¤
        else if(issue_is_branch[0]) begin 
            for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
                if(issue_enable[0] & (j==issue_ptr[0])) 
                    br_snopshot_busytable[br_push_ptr][j] <= 1'd1;
                else if(commit_enable[0] & (j==commit_ptr[0])) 
                    br_snopshot_busytable[br_push_ptr][j] <= 1'd0;
                else if(commit_enable[1] & (j==commit_ptr[1])) 
                    br_snopshot_busytable[br_push_ptr][j] <= 1'd0;
                else 
                    br_snopshot_busytable[br_push_ptr][j] <= physical_register_busytable_q[j];
            end
        end 
        // æƒ…æ³ 3ï¼šéåˆ†æ”¯æŒ‡ä»¤ï¼Œä¹Ÿéœ€è¦ä¿æŒæœ€æ–°ç‹€æ…‹ä¾›éŒ¯èª¤ä¿®æ­£é‚„åŸä½¿ç”¨
        else begin 
            for (int unsigned j = 0; j < CVA6Cfg.Nrmaptable; j++) begin
                if(issue_enable[0] & (j==issue_ptr[0])) 
                    br_snopshot_busytable[br_push_ptr][j] <= 1'd1;
                else if(issue_enable[1] & (j==issue_ptr[1])) 
                    br_snopshot_busytable[br_push_ptr][j] <= 1'd1;
                else if(commit_enable[0] & (j==commit_ptr[0])) 
                    br_snopshot_busytable[br_push_ptr][j] <= 1'd0;
                else if(commit_enable[1] & (j==commit_ptr[1])) 
                    br_snopshot_busytable[br_push_ptr][j] <= 1'd0;
                else 
                    br_snopshot_busytable[br_push_ptr][j] <= physical_register_busytable_q[j];
            end
        end
    end
end
```

---

### ğŸ“˜ å°çµï¼šBusytable çš„å¿«ç…§èˆ‡é‚„åŸ

| æ“ä½œé¡å‹         | å‹•ä½œ                                                               |
|------------------|--------------------------------------------------------------------|
| ç™¼æ´¾å…©æ¢åˆ†æ”¯æŒ‡ä»¤ | å»ºç«‹å…©å€‹ snapshotï¼Œå°æ‡‰ `br_push_ptr` å’Œ `br_push_ptr+1`              |
| ç™¼æ´¾ä¸€æ¢åˆ†æ”¯æŒ‡ä»¤ | å»ºç«‹ä¸€å€‹ snapshotï¼Œå°æ‡‰ `br_push_ptr`                                |
| éåˆ†æ”¯ç™¼æ´¾       | é å…ˆè¨˜éŒ„ snapshotï¼Œä¾› mispredict å¾Œé‚„åŸä½¿ç”¨                         |
| Reset/Flush      | å¿«ç…§è³‡æ–™æ­¸é›¶ã€busytable ç‹€æ…‹æ¸…é™¤                                    |
---
### ğŸ§© `maptable` æ¨¡çµ„ä»‹é¢è¨»è§£èˆ‡åŠŸèƒ½èªªæ˜

```systemverilog
module maptable import ariane_pkg::*; #(
    parameter config_pkg::cva6_cfg_t CVA6Cfg = config_pkg::cva6_cfg_empty
) (
    // ğŸ•’ æ™‚è„ˆèˆ‡é‡ç½®
    input  logic clk_i,                             // ç³»çµ±æ™‚é˜
    input  logic rst_ni,                            // éåŒæ­¥ resetï¼ˆä½æœ‰æ•ˆï¼‰

    // ğŸ§¹ Flush æ§åˆ¶
    input  logic flush_i,                           // flush æ•´é«” map table ç‹€æ…‹ï¼ˆåˆ†æ”¯éŒ¯èª¤ç­‰æƒ…æ³ï¼‰
    input  logic flush_unissied_instr_i,            // flush æœªç™¼æ´¾çš„æŒ‡ä»¤

    // ğŸ¯ ç™¼æ´¾ (issue) ç›¸é—œè¨Šè™Ÿ
    input  scoreboard_entry_t [CVA6Cfg.NrissuePorts-1:0] issue_instr_i,         // æ¯å€‹ issue port å°æ‡‰çš„ scoreboard æŒ‡ä»¤å…§å®¹
    input  logic              [CVA6Cfg.NrissuePorts-1:0] issue_instr_valid_i,   // æ¯å€‹ issue port æ˜¯å¦ç‚ºæœ‰æ•ˆæŒ‡ä»¤
    input  logic              [CVA6Cfg.NrissuePorts-1:0] issue_ack_o,           // ç™¼æ´¾æ˜¯å¦æˆåŠŸï¼ˆhandshakeï¼‰
    input  logic              [CVA6Cfg.NrissuePorts-1:0] no_rename_i,           // è©²æŒ‡ä»¤æ˜¯å¦ä¸éœ€è¦ rename

    // âœ… å¯«å› (commit) ç›¸é—œè¨Šè™Ÿ
    input  scoreboard_entry_t [CVA6Cfg.NrissuePorts-1:0] commit_instr_o,        // commit æ™‚çš„æŒ‡ä»¤å…§å®¹
    input  logic              [CVA6Cfg.NrissuePorts-1:0] commit_ack_i,          // commit æ˜¯å¦å®Œæˆ

    // ğŸ†• ç”± freelist åˆ†é…çš„æ–°å¯¦é«”ç›®çš„æš«å­˜å™¨
    input  [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0] Pr_rd_o_rob,           // å¯¦é«”æš«å­˜å™¨ indexï¼ˆä¸å« valid bitï¼‰

    // ğŸ“ commit éšæ®µå¯«å›çš„å¯¦é«”æš«å­˜å™¨ä½å€ï¼ˆå« valid bitï¼‰
    input  logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0] physical_waddr_i,// å« valid bit çš„å¯¦é«”å¯«å›æš«å­˜å™¨ä½å€

    // ğŸ“¤ æŸ¥è¡¨è¼¸å‡ºå°æ‡‰çš„ä¾†æºæš«å­˜å™¨å¯¦é«”æ˜ å°„çµæœï¼ˆä¸å« valid bitï¼‰
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0] Pr_rs1_o,        // rs1 å°æ‡‰çš„å¯¦é«”æš«å­˜å™¨ç·¨è™Ÿ
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0] Pr_rs2_o,        // rs2 å°æ‡‰çš„å¯¦é«”æš«å­˜å™¨ç·¨è™Ÿ
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0] Pr_rs3_o,        // rs3ï¼ˆæµ®é» resultï¼‰å°æ‡‰å¯¦é«”æš«å­˜å™¨ç·¨è™Ÿ

    // ğŸ’¾ æä¾› rename buffer å¯«å…¥çš„è™›æ“¬ç›®çš„æš«å­˜å™¨è³‡è¨Š
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0] virtual_waddr_o, // ç™¼æ´¾æ™‚ç”¢å‡ºçš„è™›æ“¬ rd
    output logic [CVA6Cfg.NrissuePorts-1:0] virtual_waddr_valid,               // è™›æ“¬ rd æ˜¯å¦æœ‰æ•ˆ

    // ğŸ” Commit éšæ®µé€†æŸ¥åŸè™›æ“¬ register çš„ä¾†æº
    input  [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0] rs1_physical_i,        // å¯¦é«” rs1 ä½ç½®ï¼ˆå« valid bitï¼‰
    input  [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0] rs2_physical_i,        // å¯¦é«” rs2 ä½ç½®ï¼ˆå« valid bitï¼‰
    input  [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0] rs3_physical_i,        // å¯¦é«” rs3 ä½ç½®ï¼ˆå« valid bitï¼‰
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0] rs1_virtual_o,   // å›æ¨å‡ºå°æ‡‰çš„è™›æ“¬ rs1
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0] rs2_virtual_o,   // å›æ¨å‡ºå°æ‡‰çš„è™›æ“¬ rs2
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0] rs3_virtual_o,   // å›æ¨å‡ºå°æ‡‰çš„è™›æ“¬ rs3

    // ğŸ§  åˆ†æ”¯ç›¸é—œæ§åˆ¶ï¼ˆåˆ†æ”¯å¿«ç…§ï¼‰
    input logic [CVA6Cfg.NrissuePorts-1:0] br_instr_i,                          // æ¯å€‹ port æ˜¯å¦ç‚ºåˆ†æ”¯æŒ‡ä»¤ï¼ˆé ˆå¿«ç…§ï¼‰
    input logic [CVA6Cfg.NrissuePorts-1:0] commit_no_rename,                   // è©²æŒ‡ä»¤åœ¨ commit æ™‚æ˜¯å¦æ²’ rename

    // ğŸªŸ åˆ†æ”¯å¿«ç…§æŒ‡æ¨™
    input  [3:0] br_push_ptr,                                                  // å¿«ç…§å¯«å…¥ç´¢å¼•
    input  [3:0] br_pop_ptr                                                    // å¿«ç…§å›å¾©ç´¢å¼•
);
```

---

### ğŸ“˜ å°çµï¼šMapTable æ¨¡çµ„ä»‹é¢åŠŸèƒ½

| åŠŸèƒ½é¡åˆ¥     | èªªæ˜                                                                 |
|--------------|----------------------------------------------------------------------|
| ç™¼æ´¾å°æ‡‰     | æ ¹æ“šæŒ‡ä»¤çš„è™›æ“¬ rd å»ºç«‹æ–°çš„å¯¦é«”å°æ‡‰                                    |
| commit é‚„åŸ  | åœ¨ commit éšæ®µæ›´æ–°å¯¦é«”/è™›æ“¬å°æ‡‰ï¼Œå¯¦ç¾ rename çš„ã€Œé‡‹æ”¾ã€èˆ‡ã€Œå¾©åŸã€       |
| å¿«ç…§åŠŸèƒ½     | æ”¯æ´åˆ†æ”¯å¿«ç…§èˆ‡ rollbackï¼Œç”¨æ–¼æ¢å¾© rename ç‹€æ…‹                           |
| reverse lookup | æä¾›çµ¦å¤–éƒ¨æ¨¡çµ„å¾å¯¦é«”æ¨å›åŸè™›æ“¬æš«å­˜å™¨ï¼Œæ–¹ä¾¿ debug/commit é‚è¼¯             |

