{
  "module_name": "amdgpu_dm_plane.h",
  "hash_id": "12e9007e0cd96fcb4fe97e55c80cd58f564121317ae9d1f1134ae26ed6ab6216",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.h",
  "human_readable_source": "\n \n\n#ifndef __AMDGPU_DM_PLANE_H__\n#define __AMDGPU_DM_PLANE_H__\n\n#include \"dc.h\"\n\nvoid amdgpu_dm_plane_handle_cursor_update(struct drm_plane *plane,\n\t\t\t  struct drm_plane_state *old_plane_state);\n\nint amdgpu_dm_plane_fill_dc_scaling_info(struct amdgpu_device *adev,\n\t\t\t const struct drm_plane_state *state,\n\t\t\t struct dc_scaling_info *scaling_info);\n\nint amdgpu_dm_plane_helper_check_state(struct drm_plane_state *state,\n\t\t\t\tstruct drm_crtc_state *new_crtc_state);\n\nint amdgpu_dm_plane_fill_plane_buffer_attributes(struct amdgpu_device *adev,\n\t\t\t\t const struct amdgpu_framebuffer *afb,\n\t\t\t\t const enum surface_pixel_format format,\n\t\t\t\t const enum dc_rotation_angle rotation,\n\t\t\t\t const uint64_t tiling_flags,\n\t\t\t\t union dc_tiling_info *tiling_info,\n\t\t\t\t struct plane_size *plane_size,\n\t\t\t\t struct dc_plane_dcc_param *dcc,\n\t\t\t\t struct dc_plane_address *address,\n\t\t\t\t bool tmz_surface,\n\t\t\t\t bool force_disable_dcc);\n\nint amdgpu_dm_plane_init(struct amdgpu_display_manager *dm,\n\t\t\t struct drm_plane *plane,\n\t\t\t unsigned long possible_crtcs,\n\t\t\t const struct dc_plane_cap *plane_cap);\n\nconst struct drm_format_info *amdgpu_dm_plane_get_format_info(const struct drm_mode_fb_cmd2 *cmd);\n\nvoid amdgpu_dm_plane_fill_blending_from_plane_state(const struct drm_plane_state *plane_state,\n\t\t\t\t    bool *per_pixel_alpha, bool *pre_multiplied_alpha,\n\t\t\t\t    bool *global_alpha, int *global_alpha_value);\n\nbool is_video_format(uint32_t format);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}