{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 11:36:06 2023 " "Info: Processing started: Thu Sep 07 11:36:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ControlModule:controlModule\|coinBalance\[0\] register ControlModule:controlModule\|total\[0\] 251.51 MHz 3.976 ns Internal " "Info: Clock \"clk\" has Internal fmax of 251.51 MHz between source register \"ControlModule:controlModule\|coinBalance\[0\]\" and destination register \"ControlModule:controlModule\|total\[0\]\" (period= 3.976 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.767 ns + Longest register register " "Info: + Longest register to register delay is 3.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlModule:controlModule\|coinBalance\[0\] 1 REG LCFF_X43_Y16_N25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y16_N25; Fanout = 17; REG Node = 'ControlModule:controlModule\|coinBalance\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.415 ns) 1.166 ns ControlModule:controlModule\|LessThan0~1 2 COMB LCCOMB_X41_Y16_N0 1 " "Info: 2: + IC(0.751 ns) + CELL(0.415 ns) = 1.166 ns; Loc. = LCCOMB_X41_Y16_N0; Fanout = 1; COMB Node = 'ControlModule:controlModule\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { ControlModule:controlModule|coinBalance[0] ControlModule:controlModule|LessThan0~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.566 ns ControlModule:controlModule\|LessThan0~2 3 COMB LCCOMB_X41_Y16_N26 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.566 ns; Loc. = LCCOMB_X41_Y16_N26; Fanout = 1; COMB Node = 'ControlModule:controlModule\|LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { ControlModule:controlModule|LessThan0~1 ControlModule:controlModule|LessThan0~2 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.964 ns ControlModule:controlModule\|LessThan0~3 4 COMB LCCOMB_X41_Y16_N2 11 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 1.964 ns; Loc. = LCCOMB_X41_Y16_N2; Fanout = 11; COMB Node = 'ControlModule:controlModule\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { ControlModule:controlModule|LessThan0~2 ControlModule:controlModule|LessThan0~3 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.150 ns) 2.882 ns ControlModule:controlModule\|total\[6\]~9 5 COMB LCCOMB_X40_Y17_N22 7 " "Info: 5: + IC(0.768 ns) + CELL(0.150 ns) = 2.882 ns; Loc. = LCCOMB_X40_Y17_N22; Fanout = 7; COMB Node = 'ControlModule:controlModule\|total\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { ControlModule:controlModule|LessThan0~3 ControlModule:controlModule|total[6]~9 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.660 ns) 3.767 ns ControlModule:controlModule\|total\[0\] 6 REG LCFF_X40_Y17_N5 9 " "Info: 6: + IC(0.225 ns) + CELL(0.660 ns) = 3.767 ns; Loc. = LCFF_X40_Y17_N5; Fanout = 9; REG Node = 'ControlModule:controlModule\|total\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { ControlModule:controlModule|total[6]~9 ControlModule:controlModule|total[0] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 40.48 % ) " "Info: Total cell delay = 1.525 ns ( 40.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.242 ns ( 59.52 % ) " "Info: Total interconnect delay = 2.242 ns ( 59.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.767 ns" { ControlModule:controlModule|coinBalance[0] ControlModule:controlModule|LessThan0~1 ControlModule:controlModule|LessThan0~2 ControlModule:controlModule|LessThan0~3 ControlModule:controlModule|total[6]~9 ControlModule:controlModule|total[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.767 ns" { ControlModule:controlModule|coinBalance[0] {} ControlModule:controlModule|LessThan0~1 {} ControlModule:controlModule|LessThan0~2 {} ControlModule:controlModule|LessThan0~3 {} ControlModule:controlModule|total[6]~9 {} ControlModule:controlModule|total[0] {} } { 0.000ns 0.751ns 0.250ns 0.248ns 0.768ns 0.225ns } { 0.000ns 0.415ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 39 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.537 ns) 2.800 ns ControlModule:controlModule\|total\[0\] 3 REG LCFF_X40_Y17_N5 9 " "Info: 3: + IC(1.192 ns) + CELL(0.537 ns) = 2.800 ns; Loc. = LCFF_X40_Y17_N5; Fanout = 9; REG Node = 'ControlModule:controlModule\|total\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { clk~clkctrl ControlModule:controlModule|total[0] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.43 % ) " "Info: Total cell delay = 1.496 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.304 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk clk~clkctrl ControlModule:controlModule|total[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|total[0] {} } { 0.000ns 0.000ns 0.112ns 1.192ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.795 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 39 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.537 ns) 2.795 ns ControlModule:controlModule\|coinBalance\[0\] 3 REG LCFF_X43_Y16_N25 17 " "Info: 3: + IC(1.187 ns) + CELL(0.537 ns) = 2.795 ns; Loc. = LCFF_X43_Y16_N25; Fanout = 17; REG Node = 'ControlModule:controlModule\|coinBalance\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { clk~clkctrl ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.52 % ) " "Info: Total cell delay = 1.496 ns ( 53.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.299 ns ( 46.48 % ) " "Info: Total interconnect delay = 1.299 ns ( 46.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { clk clk~clkctrl ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|coinBalance[0] {} } { 0.000ns 0.000ns 0.112ns 1.187ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk clk~clkctrl ControlModule:controlModule|total[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|total[0] {} } { 0.000ns 0.000ns 0.112ns 1.192ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { clk clk~clkctrl ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|coinBalance[0] {} } { 0.000ns 0.000ns 0.112ns 1.187ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.767 ns" { ControlModule:controlModule|coinBalance[0] ControlModule:controlModule|LessThan0~1 ControlModule:controlModule|LessThan0~2 ControlModule:controlModule|LessThan0~3 ControlModule:controlModule|total[6]~9 ControlModule:controlModule|total[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.767 ns" { ControlModule:controlModule|coinBalance[0] {} ControlModule:controlModule|LessThan0~1 {} ControlModule:controlModule|LessThan0~2 {} ControlModule:controlModule|LessThan0~3 {} ControlModule:controlModule|total[6]~9 {} ControlModule:controlModule|total[0] {} } { 0.000ns 0.751ns 0.250ns 0.248ns 0.768ns 0.225ns } { 0.000ns 0.415ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk clk~clkctrl ControlModule:controlModule|total[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|total[0] {} } { 0.000ns 0.000ns 0.112ns 1.192ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { clk clk~clkctrl ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|coinBalance[0] {} } { 0.000ns 0.000ns 0.112ns 1.187ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ControlModule:controlModule\|coinBalance\[4\] coin2 clk 7.927 ns register " "Info: tsu for register \"ControlModule:controlModule\|coinBalance\[4\]\" (data pin = \"coin2\", clock pin = \"clk\") is 7.927 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.755 ns + Longest pin register " "Info: + Longest pin to register delay is 10.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns coin2 1 PIN PIN_AB25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 3; PIN Node = 'coin2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin2 } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.532 ns) + CELL(0.420 ns) 7.784 ns ControlModule:controlModule\|coinBalance~0 2 COMB LCCOMB_X44_Y16_N26 9 " "Info: 2: + IC(6.532 ns) + CELL(0.420 ns) = 7.784 ns; Loc. = LCCOMB_X44_Y16_N26; Fanout = 9; COMB Node = 'ControlModule:controlModule\|coinBalance~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.952 ns" { coin2 ControlModule:controlModule|coinBalance~0 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.438 ns) 9.487 ns ControlModule:controlModule\|coinBalance~8 3 COMB LCCOMB_X42_Y16_N30 1 " "Info: 3: + IC(1.265 ns) + CELL(0.438 ns) = 9.487 ns; Loc. = LCCOMB_X42_Y16_N30; Fanout = 1; COMB Node = 'ControlModule:controlModule\|coinBalance~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { ControlModule:controlModule|coinBalance~0 ControlModule:controlModule|coinBalance~8 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 9.881 ns ControlModule:controlModule\|coinBalance~9 4 COMB LCCOMB_X42_Y16_N0 1 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 9.881 ns; Loc. = LCCOMB_X42_Y16_N0; Fanout = 1; COMB Node = 'ControlModule:controlModule\|coinBalance~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { ControlModule:controlModule|coinBalance~8 ControlModule:controlModule|coinBalance~9 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 10.273 ns ControlModule:controlModule\|Selector6~0 5 COMB LCCOMB_X42_Y16_N6 1 " "Info: 5: + IC(0.242 ns) + CELL(0.150 ns) = 10.273 ns; Loc. = LCCOMB_X42_Y16_N6; Fanout = 1; COMB Node = 'ControlModule:controlModule\|Selector6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { ControlModule:controlModule|coinBalance~9 ControlModule:controlModule|Selector6~0 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.149 ns) 10.671 ns ControlModule:controlModule\|Selector6~1 6 COMB LCCOMB_X42_Y16_N4 1 " "Info: 6: + IC(0.249 ns) + CELL(0.149 ns) = 10.671 ns; Loc. = LCCOMB_X42_Y16_N4; Fanout = 1; COMB Node = 'ControlModule:controlModule\|Selector6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { ControlModule:controlModule|Selector6~0 ControlModule:controlModule|Selector6~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.755 ns ControlModule:controlModule\|coinBalance\[4\] 7 REG LCFF_X42_Y16_N5 21 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 10.755 ns; Loc. = LCFF_X42_Y16_N5; Fanout = 21; REG Node = 'ControlModule:controlModule\|coinBalance\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ControlModule:controlModule|Selector6~1 ControlModule:controlModule|coinBalance[4] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.223 ns ( 20.67 % ) " "Info: Total cell delay = 2.223 ns ( 20.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.532 ns ( 79.33 % ) " "Info: Total interconnect delay = 8.532 ns ( 79.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.755 ns" { coin2 ControlModule:controlModule|coinBalance~0 ControlModule:controlModule|coinBalance~8 ControlModule:controlModule|coinBalance~9 ControlModule:controlModule|Selector6~0 ControlModule:controlModule|Selector6~1 ControlModule:controlModule|coinBalance[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.755 ns" { coin2 {} coin2~combout {} ControlModule:controlModule|coinBalance~0 {} ControlModule:controlModule|coinBalance~8 {} ControlModule:controlModule|coinBalance~9 {} ControlModule:controlModule|Selector6~0 {} ControlModule:controlModule|Selector6~1 {} ControlModule:controlModule|coinBalance[4] {} } { 0.000ns 0.000ns 6.532ns 1.265ns 0.244ns 0.242ns 0.249ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.438ns 0.150ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.792 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 39 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.537 ns) 2.792 ns ControlModule:controlModule\|coinBalance\[4\] 3 REG LCFF_X42_Y16_N5 21 " "Info: 3: + IC(1.184 ns) + CELL(0.537 ns) = 2.792 ns; Loc. = LCFF_X42_Y16_N5; Fanout = 21; REG Node = 'ControlModule:controlModule\|coinBalance\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { clk~clkctrl ControlModule:controlModule|coinBalance[4] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.58 % ) " "Info: Total cell delay = 1.496 ns ( 53.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 46.42 % ) " "Info: Total interconnect delay = 1.296 ns ( 46.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.792 ns" { clk clk~clkctrl ControlModule:controlModule|coinBalance[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.792 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|coinBalance[4] {} } { 0.000ns 0.000ns 0.112ns 1.184ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.755 ns" { coin2 ControlModule:controlModule|coinBalance~0 ControlModule:controlModule|coinBalance~8 ControlModule:controlModule|coinBalance~9 ControlModule:controlModule|Selector6~0 ControlModule:controlModule|Selector6~1 ControlModule:controlModule|coinBalance[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.755 ns" { coin2 {} coin2~combout {} ControlModule:controlModule|coinBalance~0 {} ControlModule:controlModule|coinBalance~8 {} ControlModule:controlModule|coinBalance~9 {} ControlModule:controlModule|Selector6~0 {} ControlModule:controlModule|Selector6~1 {} ControlModule:controlModule|coinBalance[4] {} } { 0.000ns 0.000ns 6.532ns 1.265ns 0.244ns 0.242ns 0.249ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.438ns 0.150ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.792 ns" { clk clk~clkctrl ControlModule:controlModule|coinBalance[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.792 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|coinBalance[4] {} } { 0.000ns 0.000ns 0.112ns 1.184ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk coinBalance_7seg\[3\] ControlModule:controlModule\|coinBalance\[5\] 22.473 ns register " "Info: tco from clock \"clk\" to destination pin \"coinBalance_7seg\[3\]\" through register \"ControlModule:controlModule\|coinBalance\[5\]\" is 22.473 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.795 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 39 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.537 ns) 2.795 ns ControlModule:controlModule\|coinBalance\[5\] 3 REG LCFF_X43_Y16_N27 21 " "Info: 3: + IC(1.187 ns) + CELL(0.537 ns) = 2.795 ns; Loc. = LCFF_X43_Y16_N27; Fanout = 21; REG Node = 'ControlModule:controlModule\|coinBalance\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { clk~clkctrl ControlModule:controlModule|coinBalance[5] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.52 % ) " "Info: Total cell delay = 1.496 ns ( 53.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.299 ns ( 46.48 % ) " "Info: Total interconnect delay = 1.299 ns ( 46.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { clk clk~clkctrl ControlModule:controlModule|coinBalance[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|coinBalance[5] {} } { 0.000ns 0.000ns 0.112ns 1.187ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.428 ns + Longest register pin " "Info: + Longest register to pin delay is 19.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlModule:controlModule\|coinBalance\[5\] 1 REG LCFF_X43_Y16_N27 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y16_N27; Fanout = 21; REG Node = 'ControlModule:controlModule\|coinBalance\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|coinBalance[5] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.393 ns) 2.574 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~3 2 COMB LCCOMB_X39_Y28_N4 2 " "Info: 2: + IC(2.181 ns) + CELL(0.393 ns) = 2.574 ns; Loc. = LCCOMB_X39_Y28_N4; Fanout = 2; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { ControlModule:controlModule|coinBalance[5] BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.645 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~5 3 COMB LCCOMB_X39_Y28_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.645 ns; Loc. = LCCOMB_X39_Y28_N6; Fanout = 1; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.055 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~6 4 COMB LCCOMB_X39_Y28_N8 10 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 3.055 ns; Loc. = LCCOMB_X39_Y28_N8; Fanout = 10; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.275 ns) 3.625 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[15\]~33 5 COMB LCCOMB_X39_Y28_N10 2 " "Info: 5: + IC(0.295 ns) + CELL(0.275 ns) = 3.625 ns; Loc. = LCCOMB_X39_Y28_N10; Fanout = 2; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[15\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~33 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.414 ns) 4.734 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[1\]~1 6 COMB LCCOMB_X38_Y28_N4 2 " "Info: 6: + IC(0.695 ns) + CELL(0.414 ns) = 4.734 ns; Loc. = LCCOMB_X38_Y28_N4; Fanout = 2; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~33 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.144 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~2 7 COMB LCCOMB_X38_Y28_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 5.144 ns; Loc. = LCCOMB_X38_Y28_N6; Fanout = 2; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~2 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.438 ns) 5.868 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[22\]~35 8 COMB LCCOMB_X38_Y28_N16 2 " "Info: 8: + IC(0.286 ns) + CELL(0.438 ns) = 5.868 ns; Loc. = LCCOMB_X38_Y28_N16; Fanout = 2; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[22\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~2 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~35 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.393 ns) 7.494 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~5 9 COMB LCCOMB_X38_Y28_N26 1 " "Info: 9: + IC(1.233 ns) + CELL(0.393 ns) = 7.494 ns; Loc. = LCCOMB_X38_Y28_N26; Fanout = 1; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~35 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.565 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~7 10 COMB LCCOMB_X38_Y28_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.565 ns; Loc. = LCCOMB_X38_Y28_N28; Fanout = 1; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.975 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~8 11 COMB LCCOMB_X38_Y28_N30 8 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 7.975 ns; Loc. = LCCOMB_X38_Y28_N30; Fanout = 8; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.275 ns) 8.665 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[27\]~52 12 COMB LCCOMB_X39_Y28_N30 3 " "Info: 12: + IC(0.415 ns) + CELL(0.275 ns) = 8.665 ns; Loc. = LCCOMB_X39_Y28_N30; Fanout = 3; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[27\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~52 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.393 ns) 9.728 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~5 13 COMB LCCOMB_X40_Y28_N22 1 " "Info: 13: + IC(0.670 ns) + CELL(0.393 ns) = 9.728 ns; Loc. = LCCOMB_X40_Y28_N22; Fanout = 1; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~52 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.799 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~7 14 COMB LCCOMB_X40_Y28_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.799 ns; Loc. = LCCOMB_X40_Y28_N24; Fanout = 1; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.209 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~8 15 COMB LCCOMB_X40_Y28_N26 3 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 10.209 ns; Loc. = LCCOMB_X40_Y28_N26; Fanout = 3; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.275 ns) 10.932 ns BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[33\]~48 16 COMB LCCOMB_X39_Y28_N26 7 " "Info: 16: + IC(0.448 ns) + CELL(0.275 ns) = 10.932 ns; Loc. = LCCOMB_X39_Y28_N26; Fanout = 7; COMB Node = 'BCDconvertModule:convert2\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[33\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~48 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.310 ns) + CELL(0.393 ns) 13.635 ns DisplayModule:displayBalance2\|WideOr3~0 17 COMB LCCOMB_X40_Y4_N26 1 " "Info: 17: + IC(2.310 ns) + CELL(0.393 ns) = 13.635 ns; Loc. = LCCOMB_X40_Y4_N26; Fanout = 1; COMB Node = 'DisplayModule:displayBalance2\|WideOr3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~48 DisplayModule:displayBalance2|WideOr3~0 } "NODE_NAME" } } { "src/DisplayModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/DisplayModule.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.985 ns) + CELL(2.808 ns) 19.428 ns coinBalance_7seg\[3\] 18 PIN PIN_AG4 0 " "Info: 18: + IC(2.985 ns) + CELL(2.808 ns) = 19.428 ns; Loc. = PIN_AG4; Fanout = 0; PIN Node = 'coinBalance_7seg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { DisplayModule:displayBalance2|WideOr3~0 coinBalance_7seg[3] } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.910 ns ( 40.71 % ) " "Info: Total cell delay = 7.910 ns ( 40.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.518 ns ( 59.29 % ) " "Info: Total interconnect delay = 11.518 ns ( 59.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.428 ns" { ControlModule:controlModule|coinBalance[5] BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~33 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~2 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~35 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~52 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~48 DisplayModule:displayBalance2|WideOr3~0 coinBalance_7seg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.428 ns" { ControlModule:controlModule|coinBalance[5] {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~33 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~2 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~35 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~52 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~48 {} DisplayModule:displayBalance2|WideOr3~0 {} coinBalance_7seg[3] {} } { 0.000ns 2.181ns 0.000ns 0.000ns 0.295ns 0.695ns 0.000ns 0.286ns 1.233ns 0.000ns 0.000ns 0.415ns 0.670ns 0.000ns 0.000ns 0.448ns 2.310ns 2.985ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.275ns 0.414ns 0.410ns 0.438ns 0.393ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.410ns 0.275ns 0.393ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { clk clk~clkctrl ControlModule:controlModule|coinBalance[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|coinBalance[5] {} } { 0.000ns 0.000ns 0.112ns 1.187ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.428 ns" { ControlModule:controlModule|coinBalance[5] BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~33 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~2 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~35 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~52 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~48 DisplayModule:displayBalance2|WideOr3~0 coinBalance_7seg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.428 ns" { ControlModule:controlModule|coinBalance[5] {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~33 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~2 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~35 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~52 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 {} BCDconvertModule:convert2|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~48 {} DisplayModule:displayBalance2|WideOr3~0 {} coinBalance_7seg[3] {} } { 0.000ns 2.181ns 0.000ns 0.000ns 0.295ns 0.695ns 0.000ns 0.286ns 1.233ns 0.000ns 0.000ns 0.415ns 0.670ns 0.000ns 0.000ns 0.448ns 2.310ns 2.985ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.275ns 0.414ns 0.410ns 0.438ns 0.393ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.410ns 0.275ns 0.393ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ControlModule:controlModule\|ITEM.01 select2 clk -4.395 ns register " "Info: th for register \"ControlModule:controlModule\|ITEM.01\" (data pin = \"select2\", clock pin = \"clk\") is -4.395 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.790 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 39 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.537 ns) 2.790 ns ControlModule:controlModule\|ITEM.01 3 REG LCFF_X40_Y16_N11 1 " "Info: 3: + IC(1.182 ns) + CELL(0.537 ns) = 2.790 ns; Loc. = LCFF_X40_Y16_N11; Fanout = 1; REG Node = 'ControlModule:controlModule\|ITEM.01'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { clk~clkctrl ControlModule:controlModule|ITEM.01 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.62 % ) " "Info: Total cell delay = 1.496 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.294 ns ( 46.38 % ) " "Info: Total interconnect delay = 1.294 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl ControlModule:controlModule|ITEM.01 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|ITEM.01 {} } { 0.000ns 0.000ns 0.112ns 1.182ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.451 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns select2 1 PIN PIN_L4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L4; Fanout = 6; PIN Node = 'select2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { select2 } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.250 ns) + CELL(0.275 ns) 7.367 ns ControlModule:controlModule\|ITEM.01~0 2 COMB LCCOMB_X40_Y16_N10 1 " "Info: 2: + IC(6.250 ns) + CELL(0.275 ns) = 7.367 ns; Loc. = LCCOMB_X40_Y16_N10; Fanout = 1; COMB Node = 'ControlModule:controlModule\|ITEM.01~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { select2 ControlModule:controlModule|ITEM.01~0 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.451 ns ControlModule:controlModule\|ITEM.01 3 REG LCFF_X40_Y16_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.451 ns; Loc. = LCFF_X40_Y16_N11; Fanout = 1; REG Node = 'ControlModule:controlModule\|ITEM.01'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ControlModule:controlModule|ITEM.01~0 ControlModule:controlModule|ITEM.01 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 16.12 % ) " "Info: Total cell delay = 1.201 ns ( 16.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.250 ns ( 83.88 % ) " "Info: Total interconnect delay = 6.250 ns ( 83.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { select2 ControlModule:controlModule|ITEM.01~0 ControlModule:controlModule|ITEM.01 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { select2 {} select2~combout {} ControlModule:controlModule|ITEM.01~0 {} ControlModule:controlModule|ITEM.01 {} } { 0.000ns 0.000ns 6.250ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl ControlModule:controlModule|ITEM.01 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} ControlModule:controlModule|ITEM.01 {} } { 0.000ns 0.000ns 0.112ns 1.182ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { select2 ControlModule:controlModule|ITEM.01~0 ControlModule:controlModule|ITEM.01 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { select2 {} select2~combout {} ControlModule:controlModule|ITEM.01~0 {} ControlModule:controlModule|ITEM.01 {} } { 0.000ns 0.000ns 6.250ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 11:36:07 2023 " "Info: Processing ended: Thu Sep 07 11:36:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
