<map id="lib/Target/AMDGPU/SIISelLowering.h" name="lib/Target/AMDGPU/SIISelLowering.h">
<area shape="rect" id="node1" title="SI DAG Lowering interface definition." alt="" coords="8694,5,8871,47"/>
<area shape="rect" id="node2" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="6212,95,6449,121"/>
<area shape="rect" id="node18" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="7517,259,7694,300"/>
<area shape="rect" id="node3" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="5,169,256,211"/>
<area shape="rect" id="node4" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="281,169,506,211"/>
<area shape="rect" id="node5" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="530,169,769,211"/>
<area shape="rect" id="node6" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="793,169,1074,211"/>
<area shape="rect" id="node7" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1099,169,1320,211"/>
<area shape="rect" id="node8" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1345,169,1567,211"/>
<area shape="rect" id="node9" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="1592,169,1808,211"/>
<area shape="rect" id="node10" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="1833,169,2066,211"/>
<area shape="rect" id="node11" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="2091,169,2339,211"/>
<area shape="rect" id="node12" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="2363,177,2667,203"/>
<area shape="rect" id="node13" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="2691,169,2917,211"/>
<area shape="rect" id="node14" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="2941,169,3189,211"/>
<area shape="rect" id="node15" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="3214,169,3437,211"/>
<area shape="rect" id="node16" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="3461,169,3707,211"/>
<area shape="rect" id="node17" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="3732,169,3967,211"/>
<area shape="rect" id="node19" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="3991,177,4265,203"/>
<area shape="rect" id="node20" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="4290,169,4505,211"/>
<area shape="rect" id="node21" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="4529,177,4807,203"/>
<area shape="rect" id="node22" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="4832,169,5027,211"/>
<area shape="rect" id="node23" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="5051,169,5245,211"/>
<area shape="rect" id="node24" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="5270,177,5514,203"/>
<area shape="rect" id="node25" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="5538,169,5745,211"/>
<area shape="rect" id="node26" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="5769,177,6044,203"/>
<area shape="rect" id="node27" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="6069,177,6342,203"/>
<area shape="rect" id="node28" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="6367,169,6545,211"/>
<area shape="rect" id="node29" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="6570,169,6761,211"/>
<area shape="rect" id="node30" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="6785,169,6973,211"/>
<area shape="rect" id="node31" href="$SIInsertSkips_8cpp.html" title="This pass inserts branches on the 0 exec mask over divergent branches branches when it&#39;s expected tha..." alt="" coords="6997,169,7185,211"/>
<area shape="rect" id="node32" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="7209,169,7397,211"/>
<area shape="rect" id="node33" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="7421,169,7601,211"/>
<area shape="rect" id="node34" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="7625,169,7807,211"/>
<area shape="rect" id="node35" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="7831,169,8019,211"/>
<area shape="rect" id="node36" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="8043,169,8231,211"/>
<area shape="rect" id="node37" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="8255,169,8443,211"/>
<area shape="rect" id="node38" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="8468,169,8671,211"/>
<area shape="rect" id="node39" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="8695,169,8881,211"/>
<area shape="rect" id="node40" href="$SIOptimizeExecMasking_8cpp.html" title=" " alt="" coords="8905,169,9111,211"/>
<area shape="rect" id="node41" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass performs exec mask handling peephole optimizations which needs to be done before register a..." alt="" coords="9135,169,9340,211"/>
<area shape="rect" id="node42" href="$SIPeepholeSDWA_8cpp.html" title=" " alt="" coords="9365,169,9571,211"/>
<area shape="rect" id="node43" href="$SIPostRABundler_8cpp.html" title="This pass creates bundles of memory instructions to protect adjacent loads and stores from beeing res..." alt="" coords="9596,169,9777,211"/>
<area shape="rect" id="node44" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="9801,169,10023,211"/>
<area shape="rect" id="node45" href="$SIPreEmitPeephole_8cpp.html" title="This pass performs the peephole optimizations before code emission." alt="" coords="10047,169,10249,211"/>
<area shape="rect" id="node46" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="10273,169,10476,211"/>
<area shape="rect" id="node47" href="$SIRemoveShortExecBranches_8cpp.html" title="This pass optmizes the s_cbranch_execz instructions." alt="" coords="10501,169,10702,211"/>
<area shape="rect" id="node48" href="$SIShrinkInstructions_8cpp.html" title=" " alt="" coords="10726,169,10917,211"/>
<area shape="rect" id="node49" href="$SIWholeQuadMode_8cpp.html" title="This pass adds instructions to enable whole quad mode for pixel shaders, and whole wavefront mode for..." alt="" coords="10941,169,11131,211"/>
<area shape="rect" id="node50" href="$AMDGPUBaseInfo_8cpp.html" title=" " alt="" coords="11156,169,11324,211"/>
</map>
