Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu May 11 03:26:51 2017
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 502 register/latch pins with no clock driven by root clock pin: attack (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bb/kk0/state_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bb/kk0/state_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bb/kk1/state_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bb/kk1/state_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bb/kk2/state_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bb/kk2/state_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bb/kk3/state_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bb/kk3/state_reg[1]/C (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: sss/screenOne/clockDivider/counter_reg[7]/C (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: sss/screenTwo/clockDivider/counter_reg[7]/C (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: sss/translateDivider/count_reg[5]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.044        0.000                      0                   50        0.151        0.000                      0                   50        4.500        0.000                       0                   315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.044        0.000                      0                   50        0.151        0.000                      0                   50        4.500        0.000                       0                   315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 sss/screenOne/clockDivider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenOne/clockDivider/SHCP_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.718ns (37.608%)  route 1.191ns (62.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.563     5.084    sss/screenOne/clockDivider/CLK
    SLICE_X35Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  sss/screenOne/clockDivider/counter_reg[7]/Q
                         net (fo=4, routed)           1.191     6.694    sss/screenOne/clockDivider/counter_reg[7]_0
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.299     6.993 r  sss/screenOne/clockDivider/SHCP_i_1/O
                         net (fo=1, routed)           0.000     6.993    sss/screenOne/clockDivider/SHCP_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  sss/screenOne/clockDivider/SHCP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.440     9.781    sss/screenOne/clockDivider/CLK
    SLICE_X31Y35         FDRE                                         r  sss/screenOne/clockDivider/SHCP_reg/C  (IS_INVERTED)
                         clock pessimism              0.260    10.041    
                         clock uncertainty           -0.035    10.006    
    SLICE_X31Y35         FDRE (Setup_fdre_C_D)        0.032    10.038    sss/screenOne/clockDivider/SHCP_reg
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 sss/screenOne/clockDivider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenOne/clockDivider/STCP_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.746ns (38.509%)  route 1.191ns (61.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.563     5.084    sss/screenOne/clockDivider/CLK
    SLICE_X35Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.419     5.503 f  sss/screenOne/clockDivider/counter_reg[7]/Q
                         net (fo=4, routed)           1.191     6.694    sss/screenOne/clockDivider/counter_reg[7]_0
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.327     7.021 r  sss/screenOne/clockDivider/STCP_i_1/O
                         net (fo=1, routed)           0.000     7.021    sss/screenOne/clockDivider/STCP_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  sss/screenOne/clockDivider/STCP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.440     9.781    sss/screenOne/clockDivider/CLK
    SLICE_X31Y35         FDRE                                         r  sss/screenOne/clockDivider/STCP_reg/C  (IS_INVERTED)
                         clock pessimism              0.260    10.041    
                         clock uncertainty           -0.035    10.006    
    SLICE_X31Y35         FDRE (Setup_fdre_C_D)        0.078    10.084    sss/screenOne/clockDivider/STCP_reg
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 sss/screenTwo/clockDivider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenTwo/clockDivider/SHCP_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.718ns (47.033%)  route 0.809ns (52.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.565     5.086    sss/screenTwo/clockDivider/CLK
    SLICE_X39Y46         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sss/screenTwo/clockDivider/counter_reg[7]/Q
                         net (fo=4, routed)           0.809     6.314    sss/screenTwo/clockDivider/counter_reg[7]_0
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.613 r  sss/screenTwo/clockDivider/SHCP_i_1__0/O
                         net (fo=1, routed)           0.000     6.613    sss/screenTwo/clockDivider/SHCP_i_1__0_n_0
    SLICE_X43Y46         FDRE                                         r  sss/screenTwo/clockDivider/SHCP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.447     9.788    sss/screenTwo/clockDivider/CLK
    SLICE_X43Y46         FDRE                                         r  sss/screenTwo/clockDivider/SHCP_reg/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)        0.032    10.045    sss/screenTwo/clockDivider/SHCP_reg
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 sss/screenTwo/clockDivider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenTwo/clockDivider/STCP_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.744ns (47.920%)  route 0.809ns (52.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.565     5.086    sss/screenTwo/clockDivider/CLK
    SLICE_X39Y46         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  sss/screenTwo/clockDivider/counter_reg[7]/Q
                         net (fo=4, routed)           0.809     6.314    sss/screenTwo/clockDivider/counter_reg[7]_0
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.325     6.639 r  sss/screenTwo/clockDivider/STCP_i_1__0/O
                         net (fo=1, routed)           0.000     6.639    sss/screenTwo/clockDivider/STCP_i_1__0_n_0
    SLICE_X43Y46         FDRE                                         r  sss/screenTwo/clockDivider/STCP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.447     9.788    sss/screenTwo/clockDivider/CLK
    SLICE_X43Y46         FDRE                                         r  sss/screenTwo/clockDivider/STCP_reg/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)        0.078    10.091    sss/screenTwo/clockDivider/STCP_reg
  -------------------------------------------------------------------
                         required time                         10.091    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 sss/screenTwo/clockDivider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenTwo/clockDivider/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.903ns (32.417%)  route 1.883ns (67.583%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.566     5.087    sss/screenTwo/clockDivider/CLK
    SLICE_X38Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  sss/screenTwo/clockDivider/counter_reg[2]/Q
                         net (fo=5, routed)           1.076     6.641    sss/screenTwo/clockDivider/counter_reg_n_0_[2]
    SLICE_X39Y48         LUT6 (Prop_lut6_I4_O)        0.301     6.942 r  sss/screenTwo/clockDivider/counter[7]_i_2__0/O
                         net (fo=2, routed)           0.807     7.749    sss/screenTwo/clockDivider/counter[7]_i_2__0_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.873 r  sss/screenTwo/clockDivider/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.873    sss/screenTwo/clockDivider/p_0_in[6]
    SLICE_X39Y46         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.445    14.786    sss/screenTwo/clockDivider/CLK
    SLICE_X39Y46         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.029    15.055    sss/screenTwo/clockDivider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 sss/screenTwo/clockDivider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenTwo/clockDivider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.931ns (33.089%)  route 1.883ns (66.911%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.566     5.087    sss/screenTwo/clockDivider/CLK
    SLICE_X38Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  sss/screenTwo/clockDivider/counter_reg[2]/Q
                         net (fo=5, routed)           1.076     6.641    sss/screenTwo/clockDivider/counter_reg_n_0_[2]
    SLICE_X39Y48         LUT6 (Prop_lut6_I4_O)        0.301     6.942 r  sss/screenTwo/clockDivider/counter[7]_i_2__0/O
                         net (fo=2, routed)           0.807     7.749    sss/screenTwo/clockDivider/counter[7]_i_2__0_n_0
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.901 r  sss/screenTwo/clockDivider/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     7.901    sss/screenTwo/clockDivider/p_0_in[7]
    SLICE_X39Y46         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.445    14.786    sss/screenTwo/clockDivider/CLK
    SLICE_X39Y46         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.075    15.101    sss/screenTwo/clockDivider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 s/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.559     5.080    s/CLK
    SLICE_X54Y19         FDRE                                         r  s/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  s/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    s/count_reg_n_0_[1]
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  s/count_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.796    s/count_reg[4]_i_2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  s/count_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.913    s/count_reg[8]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  s/count_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.030    s/count_reg[12]_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  s/count_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.147    s/count_reg[16]_i_2_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.470 r  s/count_reg[17]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.470    s/count_reg[17]_i_1_n_0
    SLICE_X54Y23         FDRE                                         r  s/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.437    14.778    s/CLK
    SLICE_X54Y23         FDRE                                         r  s/count_reg[17]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.109    15.126    s/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 s/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.559     5.080    s/CLK
    SLICE_X54Y19         FDRE                                         r  s/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  s/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    s/count_reg_n_0_[1]
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  s/count_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.796    s/count_reg[4]_i_2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  s/count_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.913    s/count_reg[8]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  s/count_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.030    s/count_reg[12]_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  s/count_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.147    s/count_reg[16]_i_2_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.366 r  s/count_reg[17]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.366    s/count_reg[16]_i_1_n_0
    SLICE_X54Y23         FDRE                                         r  s/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.437    14.778    s/CLK
    SLICE_X54Y23         FDRE                                         r  s/count_reg[16]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.109    15.126    s/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 s/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.559     5.080    s/CLK
    SLICE_X54Y19         FDRE                                         r  s/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  s/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    s/count_reg_n_0_[1]
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  s/count_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.796    s/count_reg[4]_i_2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  s/count_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.913    s/count_reg[8]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  s/count_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.030    s/count_reg[12]_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.353 r  s/count_reg[13]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.353    s/count_reg[13]_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  s/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.438    14.779    s/CLK
    SLICE_X54Y22         FDRE                                         r  s/count_reg[13]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.109    15.127    s/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 s/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.559     5.080    s/CLK
    SLICE_X54Y19         FDRE                                         r  s/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  s/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    s/count_reg_n_0_[1]
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  s/count_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.796    s/count_reg[4]_i_2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  s/count_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.913    s/count_reg[8]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  s/count_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.030    s/count_reg[12]_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  s/count_reg[13]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.345    s/count_reg[15]_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  s/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.438    14.779    s/CLK
    SLICE_X54Y22         FDRE                                         r  s/count_reg[15]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.109    15.127    s/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  7.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sss/screenOne/clockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenOne/clockDivider/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.561     1.444    sss/screenOne/clockDivider/CLK
    SLICE_X35Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sss/screenOne/clockDivider/counter_reg[0]/Q
                         net (fo=7, routed)           0.099     1.684    sss/screenOne/clockDivider/counter_reg_n_0_[0]
    SLICE_X34Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.729 r  sss/screenOne/clockDivider/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.729    sss/screenOne/clockDivider/p_0_in[5]
    SLICE_X34Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.830     1.957    sss/screenOne/clockDivider/CLK
    SLICE_X34Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[5]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.121     1.578    sss/screenOne/clockDivider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sss/screenTwo/clockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenTwo/clockDivider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.447    sss/screenTwo/clockDivider/CLK
    SLICE_X38Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sss/screenTwo/clockDivider/counter_reg[0]/Q
                         net (fo=7, routed)           0.127     1.738    sss/screenTwo/clockDivider/counter_reg_n_0_[0]
    SLICE_X39Y48         LUT5 (Prop_lut5_I1_O)        0.048     1.786 r  sss/screenTwo/clockDivider/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    sss/screenTwo/clockDivider/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.833     1.960    sss/screenTwo/clockDivider/CLK
    SLICE_X39Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[4]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.567    sss/screenTwo/clockDivider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sss/screenOne/clockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenOne/clockDivider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.334%)  route 0.185ns (49.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.561     1.444    sss/screenOne/clockDivider/CLK
    SLICE_X35Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sss/screenOne/clockDivider/counter_reg[0]/Q
                         net (fo=7, routed)           0.185     1.770    sss/screenOne/clockDivider/counter_reg_n_0_[0]
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.046     1.816 r  sss/screenOne/clockDivider/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    sss/screenOne/clockDivider/p_0_in[2]
    SLICE_X34Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.830     1.957    sss/screenOne/clockDivider/CLK
    SLICE_X34Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.131     1.588    sss/screenOne/clockDivider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sss/screenOne/clockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenOne/clockDivider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.603%)  route 0.184ns (49.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.561     1.444    sss/screenOne/clockDivider/CLK
    SLICE_X35Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sss/screenOne/clockDivider/counter_reg[0]/Q
                         net (fo=7, routed)           0.184     1.769    sss/screenOne/clockDivider/counter_reg_n_0_[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.047     1.816 r  sss/screenOne/clockDivider/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    sss/screenOne/clockDivider/p_0_in[4]
    SLICE_X34Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.830     1.957    sss/screenOne/clockDivider/CLK
    SLICE_X34Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[4]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.131     1.588    sss/screenOne/clockDivider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sss/translateDivider/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/translateDivider/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.177%)  route 0.134ns (41.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.563     1.446    sss/translateDivider/CLK
    SLICE_X36Y46         FDRE                                         r  sss/translateDivider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  sss/translateDivider/count_reg[3]/Q
                         net (fo=3, routed)           0.134     1.721    sss/translateDivider/count_reg_n_0_[3]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.766 r  sss/translateDivider/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.766    sss/translateDivider/p_0_in[5]
    SLICE_X36Y46         FDRE                                         r  sss/translateDivider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.832     1.959    sss/translateDivider/CLK
    SLICE_X36Y46         FDRE                                         r  sss/translateDivider/count_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    sss/translateDivider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sss/screenTwo/clockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenTwo/clockDivider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.447    sss/screenTwo/clockDivider/CLK
    SLICE_X38Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sss/screenTwo/clockDivider/counter_reg[0]/Q
                         net (fo=7, routed)           0.127     1.738    sss/screenTwo/clockDivider/counter_reg_n_0_[0]
    SLICE_X39Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  sss/screenTwo/clockDivider/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    sss/screenTwo/clockDivider/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.833     1.960    sss/screenTwo/clockDivider/CLK
    SLICE_X39Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[3]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091     1.551    sss/screenTwo/clockDivider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sss/screenTwo/clockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenTwo/clockDivider/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.447    sss/screenTwo/clockDivider/CLK
    SLICE_X38Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sss/screenTwo/clockDivider/counter_reg[0]/Q
                         net (fo=7, routed)           0.128     1.739    sss/screenTwo/clockDivider/counter_reg_n_0_[0]
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  sss/screenTwo/clockDivider/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    sss/screenTwo/clockDivider/p_0_in[5]
    SLICE_X39Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.833     1.960    sss/screenTwo/clockDivider/CLK
    SLICE_X39Y48         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[5]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.552    sss/screenTwo/clockDivider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sss/screenOne/clockDivider/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenOne/clockDivider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.561     1.444    sss/screenOne/clockDivider/CLK
    SLICE_X35Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sss/screenOne/clockDivider/counter_reg[6]/Q
                         net (fo=2, routed)           0.156     1.741    sss/screenOne/clockDivider/counter_reg_n_0_[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.042     1.783 r  sss/screenOne/clockDivider/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.783    sss/screenOne/clockDivider/p_0_in[7]
    SLICE_X35Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.830     1.957    sss/screenOne/clockDivider/CLK
    SLICE_X35Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.107     1.551    sss/screenOne/clockDivider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sss/screenTwo/clockDivider/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenTwo/clockDivider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.563     1.446    sss/screenTwo/clockDivider/CLK
    SLICE_X39Y46         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  sss/screenTwo/clockDivider/counter_reg[6]/Q
                         net (fo=2, routed)           0.156     1.743    sss/screenTwo/clockDivider/counter_reg_n_0_[6]
    SLICE_X39Y46         LUT3 (Prop_lut3_I1_O)        0.042     1.785 r  sss/screenTwo/clockDivider/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    sss/screenTwo/clockDivider/p_0_in[7]
    SLICE_X39Y46         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.832     1.959    sss/screenTwo/clockDivider/CLK
    SLICE_X39Y46         FDRE                                         r  sss/screenTwo/clockDivider/counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    sss/screenTwo/clockDivider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sss/screenOne/clockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sss/screenOne/clockDivider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.336%)  route 0.184ns (49.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.561     1.444    sss/screenOne/clockDivider/CLK
    SLICE_X35Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sss/screenOne/clockDivider/counter_reg[0]/Q
                         net (fo=7, routed)           0.184     1.769    sss/screenOne/clockDivider/counter_reg_n_0_[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.814 r  sss/screenOne/clockDivider/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.814    sss/screenOne/clockDivider/p_0_in[3]
    SLICE_X34Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.830     1.957    sss/screenOne/clockDivider/CLK
    SLICE_X34Y42         FDRE                                         r  sss/screenOne/clockDivider/counter_reg[3]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.121     1.578    sss/screenOne/clockDivider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y16   bb/kk0/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y16   bb/kk0/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y15   bb/kk1/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y15   bb/kk1/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y14   bb/kk2/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y14   bb/kk2/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y14   bb/kk3/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y14   bb/kk3/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   bb/xCor_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   sss/screenOne/clockDivider/SHCP_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   sss/screenOne/clockDivider/STCP_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y11   screen1_reg[101]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y11   screen1_reg[106]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y11   screen1_reg[107]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y11   screen1_reg[108]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y11   screen1_reg[109]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y11   screen1_reg[110]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y11   screen1_reg[111]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   screen1_reg[112]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   screen1_reg[102]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   screen1_reg[103]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   screen1_reg[112]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   screen1_reg[113]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   screen1_reg[114]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   screen1_reg[115]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   screen1_reg[116]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   screen1_reg[117]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   screen1_reg[118]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   screen1_reg[119]/C



