{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764825659852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764825659852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  4 12:20:59 2025 " "Processing started: Thu Dec  4 12:20:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764825659852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825659852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscV_Final -c RiscV_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscV_Final -c RiscV_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825659852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764825660153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764825660154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/plic/pri_deter.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/plic/pri_deter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prio_deter " "Found entity 1: prio_deter" {  } { { "RISC_V/plic/pri_deter.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/pri_deter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/plic/intr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/plic/intr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "RISC_V/plic/intr_ctrl.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/intr_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/plic/int_sensing.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/plic/int_sensing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_sensing " "Found entity 1: int_sensing" {  } { { "RISC_V/plic/int_sensing.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/int_sensing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/plic/edge_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/plic/edge_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "RISC_V/plic/edge_detection.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/edge_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/plic/apb_rw.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/plic/apb_rw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_rw " "Found entity 1: apb_rw" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/timer/timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/timer/timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "RISC_V/timer/timer.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/timer/rw_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/timer/rw_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_control " "Found entity 1: rw_control" {  } { { "RISC_V/timer/rw_control.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/rw_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/timer/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/timer/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "RISC_V/timer/counter.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/timer/compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/timer/compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "RISC_V/timer/compare.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/timer/clk_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/timer/clk_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sel " "Found entity 1: clk_sel" {  } { { "RISC_V/timer/clk_sel.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/clk_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_TX start_tx uart_transmitter.sv(24) " "Verilog HDL Declaration information at uart_transmitter.sv(24): object \"START_TX\" differs only in case from object \"start_tx\" in the same scope" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825665178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/uart/uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/uart/uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/uart/uart_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/uart/uart_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/uart/bclk_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/uart/bclk_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCLK_Generator " "Found entity 1: BCLK_Generator" {  } { { "RISC_V/uart/BCLK_Generator.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/BCLK_Generator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/uart/apb_uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/uart/apb_uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_UART_top " "Found entity 1: APB_UART_top" {  } { { "RISC_V/uart/apb_uart_top.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/uart/apb_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/uart/apb_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_Interface " "Found entity 1: APB_Interface" {  } { { "RISC_V/uart/apb_interface.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/apb_interface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/wrapper_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/wrapper_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_processor " "Found entity 1: wrapper_processor" {  } { { "RISC_V/wrapper_processor.sv" "" { Text "D:/DATN_FINAL/RISC_V/wrapper_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/srl.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/srl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl " "Found entity 1: srl" {  } { { "RISC_V/srl.sv" "" { Text "D:/DATN_FINAL/RISC_V/srl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sra.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "RISC_V/sra.sv" "" { Text "D:/DATN_FINAL/RISC_V/sra.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "RISC_V/sll.sv" "" { Text "D:/DATN_FINAL/RISC_V/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RISC_V/regfile.sv" "" { Text "D:/DATN_FINAL/RISC_V/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "RISC_V/processor.sv" "" { Text "D:/DATN_FINAL/RISC_V/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_TRAP pc_trap pipelined.sv(28) " "Verilog HDL Declaration information at pipelined.sv(28): object \"PC_TRAP\" differs only in case from object \"pc_trap\" in the same scope" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825665261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined " "Found entity 1: pipelined" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_trap PC_TRAP PCNEXT.sv(8) " "Verilog HDL Declaration information at PCNEXT.sv(8): object \"pc_trap\" differs only in case from object \"PC_TRAP\" in the same scope" {  } { { "RISC_V/PCNEXT.sv" "" { Text "D:/DATN_FINAL/RISC_V/PCNEXT.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825665263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pcnext.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pcnext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCNEXT " "Found entity 1: PCNEXT" {  } { { "RISC_V/PCNEXT.sv" "" { Text "D:/DATN_FINAL/RISC_V/PCNEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pc_intr.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pc_intr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_intr " "Found entity 1: pc_intr" {  } { { "RISC_V/pc_intr.sv" "" { Text "D:/DATN_FINAL/RISC_V/pc_intr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pc_ctrl_taken.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pc_ctrl_taken.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ctrl_taken " "Found entity 1: pc_ctrl_taken" {  } { { "RISC_V/pc_ctrl_taken.sv" "" { Text "D:/DATN_FINAL/RISC_V/pc_ctrl_taken.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "RISC_V/PC.sv" "" { Text "D:/DATN_FINAL/RISC_V/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "RISC_V/MEM_WB.sv" "" { Text "D:/DATN_FINAL/RISC_V/MEM_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/machine_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/machine_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 machine_controller " "Found entity 1: machine_controller" {  } { { "RISC_V/machine_control.sv" "" { Text "D:/DATN_FINAL/RISC_V/machine_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "RISC_V/immgen.sv" "" { Text "D:/DATN_FINAL/RISC_V/immgen.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "RISC_V/IMEM.sv" "" { Text "D:/DATN_FINAL/RISC_V/IMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "RISC_V/IF_ID.sv" "" { Text "D:/DATN_FINAL/RISC_V/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "RISC_V/ID_EX.sv" "" { Text "D:/DATN_FINAL/RISC_V/ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "RISC_V/hazard_unit.sv" "" { Text "D:/DATN_FINAL/RISC_V/hazard_unit.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/forward_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/forward_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "RISC_V/forward_unit.sv" "" { Text "D:/DATN_FINAL/RISC_V/forward_unit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "RISC_V/EX_MEM.sv" "" { Text "D:/DATN_FINAL/RISC_V/EX_MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "RISC_V/ctrl_unit.sv" "" { Text "D:/DATN_FINAL/RISC_V/ctrl_unit.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mie MIE CSR.sv(24) " "Verilog HDL Declaration information at CSR.sv(24): object \"mie\" differs only in case from object \"MIE\" in the same scope" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825665350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mepc MEPC CSR.sv(23) " "Verilog HDL Declaration information at CSR.sv(23): object \"mepc\" differs only in case from object \"MEPC\" in the same scope" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825665351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MCAUSE mcause CSR.sv(31) " "Verilog HDL Declaration information at CSR.sv(31): object \"MCAUSE\" differs only in case from object \"mcause\" in the same scope" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825665351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CSR " "Found entity 1: CSR" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "RISC_V/brc.sv" "" { Text "D:/DATN_FINAL/RISC_V/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/branch_predictor.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/branch_predictor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/apb_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/apb_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_master " "Found entity 1: apb_master" {  } { { "RISC_V/apb_master.sv" "" { Text "D:/DATN_FINAL/RISC_V/apb_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "RISC_V/alu.sv" "" { Text "D:/DATN_FINAL/RISC_V/alu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825665356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_busy uart_transmitter.sv(204) " "Verilog HDL Implicit Net warning at uart_transmitter.sv(204): created implicit net for \"tx_busy\"" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty uart_receiver.sv(67) " "Verilog HDL Implicit Net warning at uart_receiver.sv(67): created implicit net for \"fifo_empty\"" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_full uart_receiver.sv(70) " "Verilog HDL Implicit Net warning at uart_receiver.sv(70): created implicit net for \"fifo_full\"" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_busy uart_receiver.sv(206) " "Verilog HDL Implicit Net warning at uart_receiver.sv(206): created implicit net for \"rx_busy\"" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "intr_ev processor.sv(24) " "Verilog HDL Implicit Net warning at processor.sv(24): created implicit net for \"intr_ev\"" {  } { { "RISC_V/processor.sv" "" { Text "D:/DATN_FINAL/RISC_V/processor.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "br_less pipelined.sv(249) " "Verilog HDL Implicit Net warning at pipelined.sv(249): created implicit net for \"br_less\"" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "br_equal pipelined.sv(250) " "Verilog HDL Implicit Net warning at pipelined.sv(250): created implicit net for \"br_equal\"" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "insn_vld_MEM pipelined.sv(293) " "Verilog HDL Implicit Net warning at pipelined.sv(293): created implicit net for \"insn_vld_MEM\"" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mie pipelined.sv(460) " "Verilog HDL Implicit Net warning at pipelined.sv(460): created implicit net for \"mie\"" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 460 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_processor " "Elaborating entity \"wrapper_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764825665395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:dut " "Elaborating entity \"processor\" for hierarchy \"processor:dut\"" {  } { { "RISC_V/wrapper_processor.sv" "dut" { Text "D:/DATN_FINAL/RISC_V/wrapper_processor.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined processor:dut\|pipelined:CPU " "Elaborating entity \"pipelined\" for hierarchy \"processor:dut\|pipelined:CPU\"" {  } { { "RISC_V/processor.sv" "CPU" { Text "D:/DATN_FINAL/RISC_V/processor.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor processor:dut\|pipelined:CPU\|branch_predictor:bp " "Elaborating entity \"branch_predictor\" for hierarchy \"processor:dut\|pipelined:CPU\|branch_predictor:bp\"" {  } { { "RISC_V/pipelined.sv" "bp" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCNEXT processor:dut\|pipelined:CPU\|PCNEXT:PCNEXT " "Elaborating entity \"PCNEXT\" for hierarchy \"processor:dut\|pipelined:CPU\|PCNEXT:PCNEXT\"" {  } { { "RISC_V/pipelined.sv" "PCNEXT" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC processor:dut\|pipelined:CPU\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"processor:dut\|pipelined:CPU\|PC:PC\"" {  } { { "RISC_V/pipelined.sv" "PC" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM processor:dut\|pipelined:CPU\|IMEM:IMEM " "Elaborating entity \"IMEM\" for hierarchy \"processor:dut\|pipelined:CPU\|IMEM:IMEM\"" {  } { { "RISC_V/pipelined.sv" "IMEM" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665501 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "01_tb/test_sim.txt IMEM.sv(15) " "Verilog HDL File I/O error at IMEM.sv(15): can't open Verilog Design File \"01_tb/test_sim.txt\"" {  } { { "RISC_V/IMEM.sv" "" { Text "D:/DATN_FINAL/RISC_V/IMEM.sv" 15 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665507 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "processor:dut\|pipelined:CPU\|IMEM:IMEM " "Can't elaborate user hierarchy \"processor:dut\|pipelined:CPU\|IMEM:IMEM\"" {  } { { "RISC_V/pipelined.sv" "IMEM" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 151 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825665508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DATN_FINAL/output_files/RiscV_Final.map.smsg " "Generated suppressed messages file D:/DATN_FINAL/output_files/RiscV_Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665544 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764825665621 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  4 12:21:05 2025 " "Processing ended: Thu Dec  4 12:21:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764825665621 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764825665621 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764825665621 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825665621 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825666221 ""}
