Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:27:39 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : LU64PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.110ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[1678]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[1678]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.197%)  route 0.103ns (50.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.669     1.531    compBlock/clk
    SLICE_X109Y100                                                    r  compBlock/curWriteData0Reg0_reg[1678]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     1.631 r  compBlock/curWriteData0Reg0_reg[1678]/Q
                         net (fo=1, estimated)        0.103     1.734    compBlock/n_0_curWriteData0Reg0_reg[1678]
    SLICE_X110Y99        FDRE                                         r  compBlock/curWriteData0Reg1_reg[1678]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.965     2.036    compBlock/clk
    SLICE_X110Y99                                                     r  compBlock/curWriteData0Reg1_reg[1678]/C
                         clock pessimism             -0.237     1.799    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.045     1.844    compBlock/curWriteData0Reg1_reg[1678]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.103ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[369]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[369]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.638%)  route 0.106ns (51.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.692     1.554    compBlock/clk
    SLICE_X17Y50                                                      r  compBlock/curWriteData0Reg0_reg[369]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.100     1.654 r  compBlock/curWriteData0Reg0_reg[369]/Q
                         net (fo=1, estimated)        0.106     1.759    compBlock/n_0_curWriteData0Reg0_reg[369]
    SLICE_X18Y49         FDRE                                         r  compBlock/curWriteData0Reg1_reg[369]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    1.007     2.078    compBlock/clk
    SLICE_X18Y49                                                      r  compBlock/curWriteData0Reg1_reg[369]/C
                         clock pessimism             -0.257     1.821    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.042     1.863    compBlock/curWriteData0Reg1_reg[369]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[579]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[579]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (46.014%)  route 0.107ns (53.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.617     1.479    compBlock/clk
    SLICE_X107Y151                                                    r  compBlock/curWriteData1Reg0_reg[579]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDRE (Prop_fdre_C_Q)         0.091     1.570 r  compBlock/curWriteData1Reg0_reg[579]/Q
                         net (fo=1, estimated)        0.107     1.676    compBlock/n_0_curWriteData1Reg0_reg[579]
    SLICE_X107Y149       FDRE                                         r  compBlock/curWriteData1Reg1_reg[579]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.891     1.962    compBlock/clk
    SLICE_X107Y149                                                    r  compBlock/curWriteData1Reg1_reg[579]/C
                         clock pessimism             -0.217     1.745    
    SLICE_X107Y149       FDRE (Hold_fdre_C_D)         0.007     1.752    compBlock/curWriteData1Reg1_reg[579]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 compBlock/leftWriteByteEn1Reg0_reg[60]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteByteEn1Reg1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.222%)  route 0.143ns (54.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.654     1.516    compBlock/clk
    SLICE_X78Y50                                                      r  compBlock/leftWriteByteEn1Reg0_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y50         FDSE (Prop_fdse_C_Q)         0.118     1.634 r  compBlock/leftWriteByteEn1Reg0_reg[60]/Q
                         net (fo=1, estimated)        0.143     1.777    compBlock/leftWriteByteEn1Reg0[60]
    SLICE_X78Y48         FDRE                                         r  compBlock/leftWriteByteEn1Reg1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.967     2.038    compBlock/clk
    SLICE_X78Y48                                                      r  compBlock/leftWriteByteEn1Reg1_reg[60]/C
                         clock pessimism             -0.257     1.781    
    SLICE_X78Y48         FDRE (Hold_fdre_C_D)         0.059     1.840    compBlock/leftWriteByteEn1Reg1_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.058ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[732]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[732]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.917%)  route 0.151ns (60.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.548     1.410    compBlock/clk
    SLICE_X69Y151                                                     r  compBlock/curWriteData0Reg0_reg[732]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y151        FDRE (Prop_fdre_C_Q)         0.100     1.510 r  compBlock/curWriteData0Reg0_reg[732]/Q
                         net (fo=1, estimated)        0.151     1.660    compBlock/n_0_curWriteData0Reg0_reg[732]
    SLICE_X69Y148        FDRE                                         r  compBlock/curWriteData0Reg1_reg[732]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.821     1.892    compBlock/clk
    SLICE_X69Y148                                                     r  compBlock/curWriteData0Reg1_reg[732]/C
                         clock pessimism             -0.217     1.675    
    SLICE_X69Y148        FDRE (Hold_fdre_C_D)         0.044     1.719    compBlock/curWriteData0Reg1_reg[732]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[375]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[375]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.107ns (49.919%)  route 0.107ns (50.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.693     1.555    compBlock/clk
    SLICE_X10Y50                                                      r  compBlock/leftWriteData1Reg0_reg[375]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.107     1.662 r  compBlock/leftWriteData1Reg0_reg[375]/Q
                         net (fo=1, estimated)        0.107     1.769    compBlock/leftWriteData1Reg0[375]
    SLICE_X8Y49          FDRE                                         r  compBlock/leftWriteData1Reg1_reg[375]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    1.008     2.079    compBlock/clk
    SLICE_X8Y49                                                       r  compBlock/leftWriteData1Reg1_reg[375]/C
                         clock pessimism             -0.257     1.822    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.002     1.824    compBlock/leftWriteData1Reg1_reg[375]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 compBlock/curWriteByteEn1Reg0_reg[91]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteByteEn1Reg1_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.640%)  route 0.152ns (60.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.548     1.410    compBlock/clk
    SLICE_X69Y152                                                     r  compBlock/curWriteByteEn1Reg0_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y152        FDSE (Prop_fdse_C_Q)         0.100     1.510 r  compBlock/curWriteByteEn1Reg0_reg[91]/Q
                         net (fo=1, estimated)        0.152     1.662    compBlock/n_0_curWriteByteEn1Reg0_reg[91]
    SLICE_X68Y149        FDRE                                         r  compBlock/curWriteByteEn1Reg1_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.821     1.892    compBlock/clk
    SLICE_X68Y149                                                     r  compBlock/curWriteByteEn1Reg1_reg[91]/C
                         clock pessimism             -0.217     1.675    
    SLICE_X68Y149        FDRE (Hold_fdre_C_D)         0.038     1.713    compBlock/curWriteByteEn1Reg1_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.046ns  (arrival time - required time)
  Source:                 compBlock/PE34/MUL/y_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/PE34/ADD/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.386%)  route 0.200ns (66.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.615     1.477    compBlock/PE34/MUL/clk
    SLICE_X121Y249                                                    r  compBlock/PE34/MUL/y_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y249       FDRE (Prop_fdre_C_Q)         0.100     1.577 r  compBlock/PE34/MUL/y_out_reg[16]/Q
                         net (fo=2, estimated)        0.200     1.776    compBlock/PE34/ADD/D[14]
    SLICE_X121Y250       FDRE                                         r  compBlock/PE34/ADD/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.922     1.993    compBlock/PE34/ADD/clk
    SLICE_X121Y250                                                    r  compBlock/PE34/ADD/b_reg[14]/C
                         clock pessimism             -0.217     1.776    
    SLICE_X121Y250       FDRE (Hold_fdre_C_D)         0.047     1.823    compBlock/PE34/ADD/b_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[730]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[730]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.706%)  route 0.144ns (61.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.548     1.410    compBlock/clk
    SLICE_X69Y150                                                     r  compBlock/curWriteData1Reg0_reg[730]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y150        FDRE (Prop_fdre_C_Q)         0.091     1.501 r  compBlock/curWriteData1Reg0_reg[730]/Q
                         net (fo=1, estimated)        0.144     1.645    compBlock/n_0_curWriteData1Reg0_reg[730]
    SLICE_X69Y148        FDRE                                         r  compBlock/curWriteData1Reg1_reg[730]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.821     1.892    compBlock/clk
    SLICE_X69Y148                                                     r  compBlock/curWriteData1Reg1_reg[730]/C
                         clock pessimism             -0.217     1.675    
    SLICE_X69Y148        FDRE (Hold_fdre_C_D)         0.005     1.680    compBlock/curWriteData1Reg1_reg[730]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.031ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[2022]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[2022]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.317%)  route 0.153ns (62.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.601     1.463    compBlock/clk
    SLICE_X77Y100                                                     r  compBlock/curWriteData1Reg0_reg[2022]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.091     1.554 r  compBlock/curWriteData1Reg0_reg[2022]/Q
                         net (fo=1, estimated)        0.153     1.707    compBlock/n_0_curWriteData1Reg0_reg[2022]
    SLICE_X78Y99         FDRE                                         r  compBlock/curWriteData1Reg1_reg[2022]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, estimated)    0.895     1.966    compBlock/clk
    SLICE_X78Y99                                                      r  compBlock/curWriteData1Reg1_reg[2022]/C
                         clock pessimism             -0.237     1.729    
    SLICE_X78Y99         FDRE (Hold_fdre_C_D)         0.009     1.738    compBlock/curWriteData1Reg1_reg[2022]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                 -0.031    




