#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 21 09:35:24 2023
# Process ID: 1302194
# Current directory: /home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1
# Command line: vivado -log soc_axi_lite_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_axi_lite_top.tcl -notrace
# Log file: /home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top.vdi
# Journal file: /home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source soc_axi_lite_top.tcl -notrace
Command: link_design -top soc_axi_lite_top -part xc7a200tfbg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'pll.clk_pll'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.dcp' for cell 'u_axi_clock_sync'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.dcp' for cell 'u_axi_crossbar_1x2'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_ram/axi_ram.dcp' for cell 'u_axi_ram/ram'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/ip/btb_ram/btb_ram.dcp' for cell 'u_cpu/mycpu_cache_item/cpu/Predactor_item/Predactor_Btb_item/btb_ram_item'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/ip/pht_ram/pht_ram.dcp' for cell 'u_cpu/mycpu_cache_item/cpu/Predactor_item/Predactor_Pht_item/pht_ram_item'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/Cache/ip/data_bank/data_bank.dcp' for cell 'u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/bank0'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/Cache/ip/tagv_ram/tagv_ram.dcp' for cell 'u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/tagv_ram_item'
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1751.059 ; gain = 0.000 ; free physical = 1322 ; free virtual = 9165
INFO: [Netlist 29-17] Analyzing 1804 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2550.320 ; gain = 598.016 ; free physical = 744 ; free virtual = 8587
Finished Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'num_data[0]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[1]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[2]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[3]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[4]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[5]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[6]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[7]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[8]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[9]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[10]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[11]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[12]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[13]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[14]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[15]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[16]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[17]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[18]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[19]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[20]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[21]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[22]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[23]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[24]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[25]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[26]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[27]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[28]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[29]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[30]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[31]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[*]'. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc]
Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter_clocks.xdc] for cell 'u_axi_clock_sync/inst'
Finished Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter_clocks.xdc] for cell 'u_axi_clock_sync/inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2556.258 ; gain = 0.000 ; free physical = 770 ; free virtual = 8613
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 38 instances

17 Infos, 34 Warnings, 33 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 2556.258 ; gain = 1110.426 ; free physical = 770 ; free virtual = 8613
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2620.289 ; gain = 64.031 ; free physical = 757 ; free virtual = 8600

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5ef8996

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2620.289 ; gain = 0.000 ; free physical = 733 ; free virtual = 8577

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 256 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 185736ef0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.273 ; gain = 0.000 ; free physical = 596 ; free virtual = 8445
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Retarget, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 186ee039f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2694.273 ; gain = 0.000 ; free physical = 602 ; free virtual = 8451
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12166a849

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2694.273 ; gain = 0.000 ; free physical = 601 ; free virtual = 8447
INFO: [Opt 31-389] Phase Sweep created 20 cells and removed 173 cells
INFO: [Opt 31-1021] In phase Sweep, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 12166a849

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2694.273 ; gain = 0.000 ; free physical = 601 ; free virtual = 8447
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12166a849

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2694.273 ; gain = 0.000 ; free physical = 601 ; free virtual = 8447
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d4985ffe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2694.273 ; gain = 0.000 ; free physical = 601 ; free virtual = 8447
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              54  |                                             31  |
|  Constant propagation         |               5  |              34  |                                             30  |
|  Sweep                        |              20  |             173  |                                            150  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             46  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2694.273 ; gain = 0.000 ; free physical = 601 ; free virtual = 8447
Ending Logic Optimization Task | Checksum: 17249192a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2694.273 ; gain = 0.000 ; free physical = 601 ; free virtual = 8447

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.017 | TNS=-562.749 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 278 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 3 Total Ports: 556
Ending PowerOpt Patch Enables Task | Checksum: 18c65b0a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3386.973 ; gain = 0.000 ; free physical = 644 ; free virtual = 8321
Ending Power Optimization Task | Checksum: 18c65b0a5

Time (s): cpu = 00:02:06 ; elapsed = 00:01:19 . Memory (MB): peak = 3386.973 ; gain = 692.699 ; free physical = 680 ; free virtual = 8358

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 785fa8a7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3386.973 ; gain = 0.000 ; free physical = 698 ; free virtual = 8376
Ending Final Cleanup Task | Checksum: 785fa8a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3386.973 ; gain = 0.000 ; free physical = 698 ; free virtual = 8376

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3386.973 ; gain = 0.000 ; free physical = 698 ; free virtual = 8376
Ending Netlist Obfuscation Task | Checksum: 785fa8a7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3386.973 ; gain = 0.000 ; free physical = 698 ; free virtual = 8376
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 34 Warnings, 33 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:48 ; elapsed = 00:01:48 . Memory (MB): peak = 3386.973 ; gain = 830.715 ; free physical = 698 ; free virtual = 8376
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3386.973 ; gain = 0.000 ; free physical = 682 ; free virtual = 8359
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3386.973 ; gain = 0.000 ; free physical = 676 ; free virtual = 8355
INFO: [Common 17-1381] The checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3386.973 ; gain = 0.000 ; free physical = 658 ; free virtual = 8343
INFO: [runtcl-4] Executing : report_drc -file soc_axi_lite_top_drc_opted.rpt -pb soc_axi_lite_top_drc_opted.pb -rpx soc_axi_lite_top_drc_opted.rpx
Command: report_drc -file soc_axi_lite_top_drc_opted.rpt -pb soc_axi_lite_top_drc_opted.pb -rpx soc_axi_lite_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3475.016 ; gain = 88.043 ; free physical = 644 ; free virtual = 8329
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_10) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_26) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 635 ; free virtual = 8323
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 726f013f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 635 ; free virtual = 8323
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 635 ; free virtual = 8323

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18cab6408

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 631 ; free virtual = 8319

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b7442bcb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 601 ; free virtual = 8290

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b7442bcb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 601 ; free virtual = 8290
Phase 1 Placer Initialization | Checksum: 1b7442bcb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 600 ; free virtual = 8289

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1473b36f7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:19 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 568 ; free virtual = 8258

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 471 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 735 nets or cells. Created 553 new cells, deleted 182 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[6] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_4 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[2] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[7] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/cpu/RFI/CsrI/idle_stall_reg_reg_0[8] could not be optimized because driver u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[8]_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[4] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/cpu/RFI/CsrI/idle_stall_reg_reg_0[7] could not be optimized because driver u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[7]_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[3] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[5] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_5 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_51 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/cpu/RFI/CsrI/idle_stall_reg_reg_0[5] could not be optimized because driver u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[5]_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[1] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_9 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_6 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_48 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_11 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_5 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/cpu/RFI/CsrI/idle_stall_reg_reg_0[4] could not be optimized because driver u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[4]_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[0] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_10 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_57 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_24 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_5 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_3 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_7 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_17 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_1 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_42 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_60 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_19 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_27 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_7 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_46 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_5 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_56 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_33 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_20 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_29 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_18 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_9 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_3 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_14 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_0 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_16 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_1 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_15 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_5 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_43 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_11 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_13 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_15 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_19 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_14 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_28 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_58 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_6 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_34 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_2 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_30 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_10 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_2 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_31 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_14 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_9 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_23 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_4 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr_18_sn_1 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_0 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_44 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_21 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_37 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 529 ; free virtual = 8215

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          553  |            182  |                   735  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          553  |            182  |                   735  |           0  |           8  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: e2aaefc9

Time (s): cpu = 00:04:46 ; elapsed = 00:01:25 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 530 ; free virtual = 8216
Phase 2.2 Global Placement Core | Checksum: 11c86c2fd

Time (s): cpu = 00:05:14 ; elapsed = 00:01:36 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 520 ; free virtual = 8206
Phase 2 Global Placement | Checksum: 11c86c2fd

Time (s): cpu = 00:05:14 ; elapsed = 00:01:36 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 530 ; free virtual = 8217

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6096d62e

Time (s): cpu = 00:05:32 ; elapsed = 00:01:42 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 525 ; free virtual = 8212

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14e075092

Time (s): cpu = 00:05:59 ; elapsed = 00:01:51 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 523 ; free virtual = 8209

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1917c451b

Time (s): cpu = 00:06:02 ; elapsed = 00:01:52 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 523 ; free virtual = 8209

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f3b9f192

Time (s): cpu = 00:06:03 ; elapsed = 00:01:52 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 523 ; free virtual = 8209

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 225df324e

Time (s): cpu = 00:06:43 ; elapsed = 00:02:12 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 522 ; free virtual = 8211

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e1d9be4f

Time (s): cpu = 00:07:10 ; elapsed = 00:02:36 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 495 ; free virtual = 8182

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 134e705a0

Time (s): cpu = 00:07:13 ; elapsed = 00:02:39 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 497 ; free virtual = 8183

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d552cf3f

Time (s): cpu = 00:07:14 ; elapsed = 00:02:40 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 497 ; free virtual = 8183

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 10fa0173e

Time (s): cpu = 00:08:06 ; elapsed = 00:03:02 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 494 ; free virtual = 8184
Phase 3 Detail Placement | Checksum: 10fa0173e

Time (s): cpu = 00:08:06 ; elapsed = 00:03:02 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 494 ; free virtual = 8184

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12b6e2f40

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12b6e2f40

Time (s): cpu = 00:08:53 ; elapsed = 00:03:13 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 503 ; free virtual = 8193
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.129. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 244d7d176

Time (s): cpu = 00:14:26 ; elapsed = 00:08:00 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 479 ; free virtual = 8175
Phase 4.1 Post Commit Optimization | Checksum: 244d7d176

Time (s): cpu = 00:14:26 ; elapsed = 00:08:01 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 482 ; free virtual = 8175

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 244d7d176

Time (s): cpu = 00:14:28 ; elapsed = 00:08:01 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 482 ; free virtual = 8175

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 244d7d176

Time (s): cpu = 00:14:28 ; elapsed = 00:08:02 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 482 ; free virtual = 8175

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 482 ; free virtual = 8175
Phase 4.4 Final Placement Cleanup | Checksum: 1797b6830

Time (s): cpu = 00:14:28 ; elapsed = 00:08:02 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 482 ; free virtual = 8175
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1797b6830

Time (s): cpu = 00:14:29 ; elapsed = 00:08:02 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 483 ; free virtual = 8176
Ending Placer Task | Checksum: cc3e8a8c

Time (s): cpu = 00:14:29 ; elapsed = 00:08:02 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 483 ; free virtual = 8176
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 55 Warnings, 33 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:14:37 ; elapsed = 00:08:08 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 535 ; free virtual = 8228
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 535 ; free virtual = 8228
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 486 ; free virtual = 8219
INFO: [Common 17-1381] The checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 531 ; free virtual = 8234
INFO: [runtcl-4] Executing : report_io -file soc_axi_lite_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 511 ; free virtual = 8214
INFO: [runtcl-4] Executing : report_utilization -file soc_axi_lite_top_utilization_placed.rpt -pb soc_axi_lite_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 529 ; free virtual = 8230
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 501 ; free virtual = 8202

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.729 | TNS=-946.343 |
Phase 1 Physical Synthesis Initialization | Checksum: 2c3ff102

Time (s): cpu = 00:00:48 ; elapsed = 00:00:09 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 482 ; free virtual = 8183
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.729 | TNS=-946.343 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2c3ff102

Time (s): cpu = 00:00:48 ; elapsed = 00:00:10 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 480 ; free virtual = 8181

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.729 | TNS=-946.343 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[248].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[659]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[248]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.729 | TNS=-945.670 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[262].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[673]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[262]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.717 | TNS=-944.826 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[224].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[635]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[224]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.717 | TNS=-943.994 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[226].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[637]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[226]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.676 | TNS=-943.256 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[366].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[366]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[366]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.676 | TNS=-942.559 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[682].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[682]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[682]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.672 | TNS=-941.862 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[119].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[265]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[119]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-941.175 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[116].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[259]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[116]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-940.491 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[390].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[390]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[390]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.634 | TNS=-939.807 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[70].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[172]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[70]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.634 | TNS=-939.747 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[91].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[193]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[91]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.623 | TNS=-940.068 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[207].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[207]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[207]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.623 | TNS=-945.031 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[209].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[209]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[209]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.619 | TNS=-945.785 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[144]_rep_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[144]_rep
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[144]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.619 | TNS=-945.808 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[264].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[675]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[264]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.619 | TNS=-945.174 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[88].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[88]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[88]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.619 | TNS=-944.573 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[363].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[363]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[363]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.619 | TNS=-943.979 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[377].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[377]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[377]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-943.385 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[54].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[156]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-943.361 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[24].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_24
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[24]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_24_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-943.187 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[28].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_20
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[28].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[28]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[28]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_20_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-943.053 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[30].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_18
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[30].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[30]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[30]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_18_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-942.971 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[26].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_22
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[26]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_22_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-942.921 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[55].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[157]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[55]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-943.383 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[65].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[167]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[65]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-943.863 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[94].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[196]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[94]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-945.421 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep__0_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep__0
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-945.886 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[231].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[642]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[231]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-946.106 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[233].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[644]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[233]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-945.515 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[244].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[655]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[244]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-946.627 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[251].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[662]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[251]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.614 | TNS=-946.131 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[373].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[373]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[373]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.614 | TNS=-945.637 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[267].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[678]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[267]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-948.984 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-948.984 |
Phase 3 Critical Path Optimization | Checksum: 2c3ff102

Time (s): cpu = 00:01:50 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 479 ; free virtual = 8180

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-948.984 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[250].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[661]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[250]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-948.537 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[255].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[666]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[255]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.611 | TNS=-948.090 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[58].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[160]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.608 | TNS=-948.594 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[191].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[347]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[191]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.608 | TNS=-948.152 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[208].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[619]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[208]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.608 | TNS=-947.710 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[210].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[621]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[210]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.608 | TNS=-947.339 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[261].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[672]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[261]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.608 | TNS=-946.968 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[72].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[174]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[72]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.607 | TNS=-947.479 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[63].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[165]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[285].  Re-placed instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[285]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[285]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.556 | TNS=-905.601 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[189].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[189]
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[189] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[189]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[102]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[102]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/queue_len[3]_i_5
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[731]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[731]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[102]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.360 | TNS=-614.290 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[70].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[172]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[70]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.339 | TNS=-614.358 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep__0_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep__0
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-613.893 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[58].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[160]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.278 | TNS=-613.717 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[277]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[267].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[678]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[267]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.239 | TNS=-610.212 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[65].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[167]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[65]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.224 | TNS=-610.156 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[91].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[193]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[91]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-609.835 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[94].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[196]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[94]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.114 | TNS=-609.229 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[55].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[157]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[55]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.088 | TNS=-609.030 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[209].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[209]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[209]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.076 | TNS=-608.071 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[207].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[207]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[207]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-603.142 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[231]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[231]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.044 | TNS=-567.535 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[279]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[244]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[244]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.998 | TNS=-565.990 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/inst_cs[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[75]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[75]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.988 | TNS=-567.228 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/cache_table_item/cache_way_item0/bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[16].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[16]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.987 | TNS=-567.075 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[10].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[10]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.978 | TNS=-560.557 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.978 | TNS=-554.302 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[72]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[72]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-554.042 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[243]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[243]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.972 | TNS=-565.527 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[54]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.959 | TNS=-564.778 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[520]_i_3
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_o_reg_0[0]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[520]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.947 | TNS=-387.731 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[58].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[160]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[48]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[48]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.947 | TNS=-388.213 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.943 | TNS=-389.052 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[261]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[261]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.943 | TNS=-389.882 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[5].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[5]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.941 | TNS=-385.891 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[208]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[208]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.930 | TNS=-386.787 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[233]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[233]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.926 | TNS=-387.343 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[250]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[250]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.919 | TNS=-389.372 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[95]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[95]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.918 | TNS=-385.941 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[260]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[260]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.915 | TNS=-386.524 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[4].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[4]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.896 | TNS=-383.773 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[247]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[247]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-384.850 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[2].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[2]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-384.850 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[8].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[8]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-375.308 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[78]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[78]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.886 | TNS=-377.363 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64]_repN_2.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[166]_replica_2
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.881 | TNS=-377.211 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[166]_replica
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.875 | TNS=-377.050 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[48]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]_replica
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[48]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-376.948 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[251]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[251]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.867 | TNS=-377.973 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[147]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.865 | TNS=-377.964 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[270]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[248]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[248]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.862 | TNS=-376.674 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[48]_repN_1.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]_replica_1
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[48]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.859 | TNS=-376.793 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[233].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[644]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[233]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.858 | TNS=-376.410 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[147]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[520]_i_3
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[731]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[731]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.856 | TNS=-126.334 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[46]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.856 | TNS=-126.791 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/cache_table_item/cache_way_item1/bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/cache_wway_buffer_reg_5. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-125.757 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[62]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.842 | TNS=-125.573 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[44]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.837 | TNS=-126.038 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[225]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[225]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.831 | TNS=-125.493 |
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[69] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[69].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[171]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[88].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[165]_i_2
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[88]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.828 | TNS=-125.430 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[74]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[74]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.826 | TNS=-125.752 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_1.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_o_reg
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-125.601 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[3].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[3]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.822 | TNS=-122.074 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/cache_table_item/cache_way_item1/bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/cache_wway_buffer_reg_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank1_i_1__0_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail[1].  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[1]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[47]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[47]. Optimization improves timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[211]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[211]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/r_cs[0]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/icache_item/index_op_queue/r_cs[0]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/cpu_resetn_reg_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/icache_item/index_op_queue/r_cs[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/r_cs[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[52].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[154]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/icache_item/search_buffer_reg[295]_0[6].  Re-placed instance u_cpu/mycpu_cache_item/icache_item/search_buffer_reg[282]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[17].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[17]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/cache_table_item/cache_way_item1/bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/cache_wway_buffer_reg_2. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank3_i_1__0_comp.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[262]. Replicated 2 times.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[0].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[0]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[88].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[165]_i_2
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[70].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[172]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[70]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80]. Replicated 1 times.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[221].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[632]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[95].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[172]_i_4
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_0[108]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[172]_i_1_comp.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[218]. Replicated 2 times.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[13].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[13]
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[226]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[217]. Replicated 3 times.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/icache_item/search_buffer_reg[295]_0[2].  Re-placed instance u_cpu/mycpu_cache_item/icache_item/search_buffer_reg[278]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[88].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[165]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_0[101]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[165]_i_1_comp.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[219]. Replicated 2 times.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[264].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[675]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[95].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[197]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[91].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[168]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_0[104]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[168]_i_1_comp.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/icache_item/search_buffer_reg_n_0_[129].  Re-placed instance u_cpu/mycpu_cache_item/icache_item/search_buffer_reg[129]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/cache_wway_buffer_reg. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank1_i_1_comp.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[14].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[14]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[62].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[154]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[48]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]_replica
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[34]
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[223]. Replicated 2 times.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[71].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[173]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[1].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[1]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[71].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[173]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[71]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[49]. Replicated 2 times.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[220].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[631]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[4].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[37]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[166]_replica
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[265].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[676]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[101]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[94]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[203]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_0[139]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[203]_i_1_comp.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/icache_item/search_buffer_reg[295]_0[7].  Re-placed instance u_cpu/mycpu_cache_item/icache_item/search_buffer_reg[283]
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[255]. Replicated 2 times.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_1.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_o_reg
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[102]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[102]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/queue_len[3]_i_5
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_o_i_1__1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_o_i_1__1_comp.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[65].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[167]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[65]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[90].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[167]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_0[103]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[167]_i_1_comp.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/cache_table_item/cache_way_item0/bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[9].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[9]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64]_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[166]_replica
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[69].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[171]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[89].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[166]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[89]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[25].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[89]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[89]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[89]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[89]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mycpu_cache_item/cpu/ExStageI/EXI1/ALU/mul_result[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[95]_i_30_0[51].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[87]_i_10
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[95]_i_30_0[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[52].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[87]_i_22
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/Q[0].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len_reg[0]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[189].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[189]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[189]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[102]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/queue_len[3]_i_5
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[102]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[520]_i_3
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/dcache_item/data_cs[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[71].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[173]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[71]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/dcache_item/r_cs[0]_i_5_n_0.  Re-placed instance u_cpu/mycpu_cache_item/dcache_item/r_cs[0]_i_5
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[277]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[209].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[620]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[60].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[162]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[64]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[173]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[64]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[0].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[64]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[0].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[64]_i_3
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/to_now_obus_reg[209].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/to_now_obus[64]_i_6
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/to_now_obus_reg[209]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mycpu_cache_item/cpu/ExStageI/EXI1/ALU/mul_result[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[95]_i_30_0[24].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[130]_i_27
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[260]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[671]_replica
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[205].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[279]
INFO: [Physopt 32-663] Processed net u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg[2]_0[0].  Re-placed instance u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg[0]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[58].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[160]
INFO: [Physopt 32-662] Processed net u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg[2]_0[0].  Did not re-place instance u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg[0]
INFO: [Physopt 32-702] Processed net u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/uncache_en_buffer_reg.  Did not re-place instance u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/uncache_en_buffer_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_3_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_3
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[18].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[18]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[205].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[205]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[21]_0[19].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus_reg[19]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[263].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[674]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[213].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[624]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[63].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[155]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[100]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[93]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[202]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[93]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[29].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[93]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[93]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[93]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[93]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/mul_result[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[58].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[160]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_n_0_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_replica
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_3_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_3
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[94].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[196]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[94]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[83].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[185]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[83]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[87]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[196]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[87]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[23].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[87]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rl_o[23].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[126]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rl_o[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[96].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[198]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[96]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/cache_table_item/cache_way_item0/bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/bank0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/cache_table_item/cache_way_item1/bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/RFI/CsrI/idle_stall_reg_reg_0[8].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[8]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/RFI/CsrI/idle_stall_reg_reg_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/PreIFI/data6[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep__0_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep__0
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[66].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[168]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[95]_i_30_0[42].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[75]_i_5
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[95]_i_30_0[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[43].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[75]_i_13
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[95]_i_30_0[43].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[79]_i_10
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[279]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[50].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[152]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[50]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 2c3ff102

Time (s): cpu = 00:15:35 ; elapsed = 00:04:08 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 476 ; free virtual = 8178
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 477 ; free virtual = 8179
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.440 | TNS=-37.671 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.289  |        908.672  |           70  |              0  |                   202  |           0  |           2  |  00:03:58  |
|  Total          |          1.289  |        908.672  |           70  |              0  |                   202  |           0  |           3  |  00:03:58  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 477 ; free virtual = 8179
Ending Physical Synthesis Task | Checksum: 2c3ff102

Time (s): cpu = 00:15:36 ; elapsed = 00:04:08 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 477 ; free virtual = 8179
INFO: [Common 17-83] Releasing license: Implementation
681 Infos, 55 Warnings, 33 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:16:26 ; elapsed = 00:04:18 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 497 ; free virtual = 8199
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 497 ; free virtual = 8199
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 451 ; free virtual = 8194
INFO: [Common 17-1381] The checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 495 ; free virtual = 8208
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cb1f484b ConstDB: 0 ShapeSum: ea2315a3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 180483263

Time (s): cpu = 00:01:54 ; elapsed = 00:01:25 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 265 ; free virtual = 7978
Post Restoration Checksum: NetGraph: a884dd60 NumContArr: d7c35503 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 180483263

Time (s): cpu = 00:01:54 ; elapsed = 00:01:26 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 269 ; free virtual = 7983

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 180483263

Time (s): cpu = 00:01:55 ; elapsed = 00:01:27 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 227 ; free virtual = 7941

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 180483263

Time (s): cpu = 00:01:55 ; elapsed = 00:01:27 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 227 ; free virtual = 7941
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cc855190

Time (s): cpu = 00:02:41 ; elapsed = 00:01:44 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 195 ; free virtual = 7909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-11.414| WHS=-0.162 | THS=-83.565|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 10771b8db

Time (s): cpu = 00:03:18 ; elapsed = 00:01:51 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 193 ; free virtual = 7908
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-6.094 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: eb023b44

Time (s): cpu = 00:03:18 ; elapsed = 00:01:52 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 191 ; free virtual = 7906
Phase 2 Router Initialization | Checksum: f50914b7

Time (s): cpu = 00:03:18 ; elapsed = 00:01:52 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 191 ; free virtual = 7906

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00645814 %
  Global Horizontal Routing Utilization  = 0.00307336 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27394
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27389
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 6


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d2c392dc

Time (s): cpu = 00:09:17 ; elapsed = 00:03:03 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 351 ; free virtual = 7878
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|          cpu_clk_clk_pll |          cpu_clk_clk_pll |                                  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[414]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12049
 Number of Nodes with overlaps = 5254
 Number of Nodes with overlaps = 2244
 Number of Nodes with overlaps = 1140
 Number of Nodes with overlaps = 458
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.722 | TNS=-80.417| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18bf09a2d

Time (s): cpu = 00:28:43 ; elapsed = 00:08:46 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 345 ; free virtual = 7874

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1751
 Number of Nodes with overlaps = 688
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.465 | TNS=-6.610 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 130a53de4

Time (s): cpu = 00:31:17 ; elapsed = 00:09:48 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 348 ; free virtual = 7877

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1715
 Number of Nodes with overlaps = 344
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.561 | TNS=-6.300 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: d31c34e0

Time (s): cpu = 00:33:30 ; elapsed = 00:10:48 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 359 ; free virtual = 7888
Phase 4 Rip-up And Reroute | Checksum: d31c34e0

Time (s): cpu = 00:33:30 ; elapsed = 00:10:48 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 359 ; free virtual = 7888

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1039c1d40

Time (s): cpu = 00:33:42 ; elapsed = 00:10:51 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 359 ; free virtual = 7888
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.458 | TNS=-5.176 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: aef443fb

Time (s): cpu = 00:33:44 ; elapsed = 00:10:52 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 355 ; free virtual = 7884

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: aef443fb

Time (s): cpu = 00:33:44 ; elapsed = 00:10:52 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 355 ; free virtual = 7884
Phase 5 Delay and Skew Optimization | Checksum: aef443fb

Time (s): cpu = 00:33:45 ; elapsed = 00:10:52 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 355 ; free virtual = 7884

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fb6289f4

Time (s): cpu = 00:33:57 ; elapsed = 00:10:56 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 354 ; free virtual = 7883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.458 | TNS=-4.876 | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12bc8611c

Time (s): cpu = 00:33:57 ; elapsed = 00:10:56 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 354 ; free virtual = 7883
Phase 6 Post Hold Fix | Checksum: 12bc8611c

Time (s): cpu = 00:33:57 ; elapsed = 00:10:56 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 354 ; free virtual = 7883

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.45612 %
  Global Horizontal Routing Utilization  = 8.23278 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X72Y117 -> INT_L_X72Y117
   INT_R_X75Y114 -> INT_R_X75Y114
   INT_L_X74Y112 -> INT_L_X74Y112
   INT_L_X76Y112 -> INT_L_X76Y112
   INT_R_X75Y111 -> INT_R_X75Y111
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X76Y104 -> INT_L_X76Y104
West Dir 2x2 Area, Max Cong = 86.3971%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X76Y104 -> INT_R_X77Y105

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.4 Sparse Ratio: 1.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.5625

Phase 7 Route finalize | Checksum: c0540fa4

Time (s): cpu = 00:33:58 ; elapsed = 00:10:57 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 354 ; free virtual = 7883

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c0540fa4

Time (s): cpu = 00:33:59 ; elapsed = 00:10:57 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 352 ; free virtual = 7881

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12e6402e1

Time (s): cpu = 00:34:03 ; elapsed = 00:11:01 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 344 ; free virtual = 7876

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.458 | TNS=-4.876 | WHS=0.023  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12e6402e1

Time (s): cpu = 00:34:03 ; elapsed = 00:11:02 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 346 ; free virtual = 7879
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:34:03 ; elapsed = 00:11:02 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 427 ; free virtual = 7959

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
702 Infos, 56 Warnings, 33 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:34:15 ; elapsed = 00:11:08 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 427 ; free virtual = 7959
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 427 ; free virtual = 7959
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 370 ; free virtual = 7956
INFO: [Common 17-1381] The checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3475.016 ; gain = 0.000 ; free physical = 414 ; free virtual = 7960
INFO: [runtcl-4] Executing : report_drc -file soc_axi_lite_top_drc_routed.rpt -pb soc_axi_lite_top_drc_routed.pb -rpx soc_axi_lite_top_drc_routed.rpx
Command: report_drc -file soc_axi_lite_top_drc_routed.rpt -pb soc_axi_lite_top_drc_routed.pb -rpx soc_axi_lite_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3536.016 ; gain = 61.000 ; free physical = 396 ; free virtual = 7939
INFO: [runtcl-4] Executing : report_methodology -file soc_axi_lite_top_methodology_drc_routed.rpt -pb soc_axi_lite_top_methodology_drc_routed.pb -rpx soc_axi_lite_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_axi_lite_top_methodology_drc_routed.rpt -pb soc_axi_lite_top_methodology_drc_routed.pb -rpx soc_axi_lite_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ysyx/weihui/la32_7pipline-cpu-master28/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3536.016 ; gain = 0.000 ; free physical = 369 ; free virtual = 7913
INFO: [runtcl-4] Executing : report_power -file soc_axi_lite_top_power_routed.rpt -pb soc_axi_lite_top_power_summary_routed.pb -rpx soc_axi_lite_top_power_routed.rpx
Command: report_power -file soc_axi_lite_top_power_routed.rpt -pb soc_axi_lite_top_power_summary_routed.pb -rpx soc_axi_lite_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
714 Infos, 56 Warnings, 33 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3536.016 ; gain = 0.000 ; free physical = 351 ; free virtual = 7907
INFO: [runtcl-4] Executing : report_route_status -file soc_axi_lite_top_route_status.rpt -pb soc_axi_lite_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_axi_lite_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_axi_lite_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_axi_lite_top_bus_skew_routed.rpt -pb soc_axi_lite_top_bus_skew_routed.pb -rpx soc_axi_lite_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 10:04:09 2023...
