#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fd292842250 .scope module, "mult_32_TB" "mult_32_TB" 2 3;
 .timescale -9 -12;
P_0x5fd292695960 .param/real "DUTY_CYCLE" 0 2 14, Cr<m4000000000000000gfc1>; value=0.500000
P_0x5fd2926959a0 .param/l "OFFSET" 0 2 15, +C4<00000000000000000000000000000000>;
P_0x5fd2926959e0 .param/l "PERIOD" 0 2 13, +C4<00000000000000000000000000010100>;
v0x5fd292977a60_0 .var "A", 15 0;
v0x5fd292977b40_0 .var "B", 15 0;
v0x5fd292977be0_0 .var "clk", 0 0;
v0x5fd292977c80_0 .net "done", 0 0, L_0x5fd2929eb260;  1 drivers
v0x5fd292977d20_0 .var "i", 20 0;
v0x5fd292977e10_0 .net "pp", 31 0, L_0x5fd2929eb650;  1 drivers
v0x5fd292977eb0_0 .var "rst", 0 0;
v0x5fd292977f50_0 .var "start", 0 0;
E_0x5fd2923f2b60 .event posedge, v0x5fd29271cb40_0;
E_0x5fd292348330 .event negedge, v0x5fd29271cb40_0;
E_0x5fd292905280 .event "reset_trigger";
E_0x5fd2929055d0 .event "reset_done_trigger";
S_0x5fd292817ae0 .scope begin, "TEST_CASE" "TEST_CASE" 2 57, 2 57 0, S_0x5fd292842250;
 .timescale -9 -12;
S_0x5fd29281c150 .scope module, "uut" "mult_32" 2 12, 3 6 0, S_0x5fd292842250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 16 "A";
    .port_info 4 /INPUT 16 "B";
    .port_info 5 /OUTPUT 32 "pp";
    .port_info 6 /OUTPUT 1 "done";
L_0x5fd2929ea200 .functor BUFZ 32, L_0x5fd2929e2840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fd2929ea270 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ea2e0 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ea350 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eb110 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eb180 .functor BUFZ 1, v0x5fd292977f50_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eb1f0 .functor BUFZ 1, v0x5fd292977eb0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eb260 .functor BUFZ 1, v0x5fd292907aa0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eb3c0 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eb430 .functor BUFZ 16, v0x5fd292977a60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5fd2929eb500 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eb570 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eb650 .functor BUFZ 32, L_0x5fd2929c4390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fd2929eb6c0 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eb5e0 .functor BUFZ 16, v0x5fd292977b40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5fd2929eb7e0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ea6e0 .functor BUFZ 1, v0x5fd29291d7f0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ea7a0 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ea8b0 .functor BUFZ 32, L_0x5fd2929e2840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fd2929eab40 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eac60 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ead00 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
v0x5fd2929724e0_0 .net "A", 15 0, v0x5fd292977a60_0;  1 drivers
v0x5fd2929725e0_0 .net "B", 15 0, v0x5fd292977b40_0;  1 drivers
v0x5fd2929726c0_0 .net *"_ivl_1275", 0 0, L_0x5fd2929e9130;  1 drivers
v0x5fd292972780_0 .net *"_ivl_1277", 0 0, L_0x5fd2929e93e0;  1 drivers
v0x5fd292972860_0 .net *"_ivl_1279", 0 0, L_0x5fd2929e94b0;  1 drivers
v0x5fd292972940_0 .net *"_ivl_1281", 0 0, L_0x5fd2929e9580;  1 drivers
v0x5fd292972a20_0 .net *"_ivl_1282", 3 0, L_0x5fd2929e9650;  1 drivers
v0x5fd292972b00_0 .net *"_ivl_1288", 4 0, L_0x5fd2929ea5f0;  1 drivers
v0x5fd292972be0_0 .net *"_ivl_1293", 0 0, L_0x5fd2929e9cb0;  1 drivers
v0x5fd292972d50_0 .net *"_ivl_1294", 1 0, L_0x5fd2929e9d50;  1 drivers
v0x5fd292972e30_0 .net *"_ivl_1300", 2 0, L_0x5fd2929e9f80;  1 drivers
v0x5fd292972f10_0 .net *"_ivl_1305", 0 0, L_0x5fd2929ea110;  1 drivers
v0x5fd292972ff0_0 .net *"_ivl_1315", 14 0, L_0x5fd2929ea420;  1 drivers
v0x5fd2929730d0_0 .net *"_ivl_1346", 0 0, L_0x5fd2929ea6e0;  1 drivers
v0x5fd2929731b0_0 .net *"_ivl_1352", 14 0, L_0x5fd2929ea950;  1 drivers
v0x5fd292973290_0 .net "acc0.A", 31 0, L_0x5fd2929ea200;  1 drivers
v0x5fd292973370_0 .net "acc0.add", 0 0, L_0x5fd2929ea270;  1 drivers
v0x5fd292973430_0 .net "acc0.clk", 0 0, L_0x5fd2929ea2e0;  1 drivers
v0x5fd2929734f0_0 .net "acc0.pp", 31 0, L_0x5fd2929c4390;  1 drivers
v0x5fd2929735d0_0 .net "acc0.pp_CCU2C_A0_10_COUT", 0 0, L_0x5fd292996ca0;  1 drivers
v0x5fd292973670_0 .net "acc0.pp_CCU2C_A0_11_COUT", 0 0, L_0x5fd2929999a0;  1 drivers
v0x5fd292973710_0 .net "acc0.pp_CCU2C_A0_12_COUT", 0 0, L_0x5fd29299cc80;  1 drivers
v0x5fd292973800_0 .net "acc0.pp_CCU2C_A0_13_COUT", 0 0, L_0x5fd29299f9a0;  1 drivers
v0x5fd2929738f0_0 .net "acc0.pp_CCU2C_A0_14_COUT", 0 0, L_0x5fd2929a2700;  1 drivers
v0x5fd2929739e0_0 .net "acc0.pp_CCU2C_A0_15_COUT", 0 0, L_0x5fd2929a54b0;  1 drivers
v0x5fd292973ad0_0 .net "acc0.pp_CCU2C_A0_1_COUT", 0 0, L_0x5fd292993f50;  1 drivers
v0x5fd292973bc0_0 .net "acc0.pp_CCU2C_A0_2_COUT", 0 0, L_0x5fd2929a8290;  1 drivers
v0x5fd292973cb0_0 .net "acc0.pp_CCU2C_A0_3_COUT", 0 0, L_0x5fd2929ab0b0;  1 drivers
v0x5fd292973d50_0 .net "acc0.pp_CCU2C_A0_4_COUT", 0 0, L_0x5fd2929adf70;  1 drivers
v0x5fd292973e40_0 .net "acc0.pp_CCU2C_A0_5_COUT", 0 0, L_0x5fd2929b0e10;  1 drivers
v0x5fd292973f30_0 .net "acc0.pp_CCU2C_A0_6_COUT", 0 0, L_0x5fd2929b3cf0;  1 drivers
v0x5fd292974020_0 .net "acc0.pp_CCU2C_A0_7_COUT", 0 0, L_0x5fd2929b6c10;  1 drivers
v0x5fd292974110_0 .net "acc0.pp_CCU2C_A0_8_COUT", 0 0, L_0x5fd2929b9b70;  1 drivers
v0x5fd292974200_0 .net "acc0.pp_CCU2C_A0_9_COUT", 0 0, L_0x5fd2929bcb10;  1 drivers
v0x5fd2929742f0_0 .net "acc0.pp_CCU2C_A0_COUT", 0 0, L_0x5fd292991040;  1 drivers
v0x5fd2929743e0_0 .net "acc0.pp_TRELLIS_FF_Q_DI", 31 0, L_0x5fd2929bdbc0;  1 drivers
v0x5fd2929744a0_0 .net "acc0.rst", 0 0, L_0x5fd2929ea350;  1 drivers
v0x5fd292974560_0 .net "clk", 0 0, v0x5fd292977be0_0;  1 drivers
v0x5fd292974600_0 .net "comp0.B", 15 0, L_0x5fd2929ea4f0;  1 drivers
v0x5fd2929746e0_0 .net "control0.add", 0 0, v0x5fd2927a98e0_0;  1 drivers
v0x5fd292974780_0 .net "control0.add_TRELLIS_FF_Q_DI", 0 0, L_0x5fd2929f11f0;  1 drivers
v0x5fd292974870_0 .net "control0.clk", 0 0, L_0x5fd2929eb110;  1 drivers
v0x5fd292974930_0 .net "control0.count", 3 0, L_0x5fd2929c6d40;  1 drivers
v0x5fd292974a10_0 .net "control0.count_TRELLIS_FF_Q_3_DI", 3 0, L_0x5fd2929e9e90;  1 drivers
v0x5fd292974af0_0 .net "control0.count_TRELLIS_FF_Q_CE", 2 0, L_0x5fd2929e9c10;  1 drivers
v0x5fd292974bd0_0 .net "control0.count_TRELLIS_FF_Q_DI", 3 0, L_0x5fd2929ea070;  1 drivers
v0x5fd292974cb0_0 .net "control0.count_TRELLIS_FF_Q_LSR", 0 0, L_0x5fd2929f18e0;  1 drivers
v0x5fd292974d50_0 .net "control0.done", 0 0, v0x5fd292907aa0_0;  1 drivers
v0x5fd292974df0_0 .net "control0.done_TRELLIS_FF_Q_DI", 4 0, L_0x5fd2929e9090;  1 drivers
v0x5fd292974eb0_0 .net "control0.init", 0 0, L_0x5fd2929eb180;  1 drivers
v0x5fd292974f70_0 .net "control0.lsb_B", 0 0, v0x5fd29291d7f0_0;  1 drivers
v0x5fd292975010_0 .net "control0.lsb_B_LUT4_D_Z", 5 0, L_0x5fd2929cff00;  1 drivers
v0x5fd2929750f0_0 .net "control0.lsb_B_LUT4_D_Z_PFUMX_Z_ALUT", 0 0, L_0x5fd2929d1880;  1 drivers
v0x5fd2929751e0_0 .net "control0.lsb_B_LUT4_D_Z_PFUMX_Z_BLUT", 0 0, L_0x5fd2929f1e00;  1 drivers
v0x5fd2929752d0_0 .net "control0.lsb_B_PFUMX_C0_Z", 5 0, L_0x5fd2929e98b0;  1 drivers
v0x5fd2929753b0_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D0", 0 0, L_0x5fd2929d2470;  1 drivers
v0x5fd2929754a0_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D0_PFUMX_Z_ALUT", 0 0, L_0x5fd2929f20b0;  1 drivers
v0x5fd292975590_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D0_PFUMX_Z_BLUT", 0 0, L_0x5fd2929f2360;  1 drivers
v0x5fd292975680_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D1", 0 0, L_0x5fd2929d3450;  1 drivers
v0x5fd292975770_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT", 0 0, L_0x5fd2929d4040;  1 drivers
v0x5fd292975860_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT", 0 0, L_0x5fd2929f26a0;  1 drivers
v0x5fd292975950_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z", 2 0, L_0x5fd2929d6710;  1 drivers
v0x5fd292975a30_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D0", 0 0, L_0x5fd2929d4350;  1 drivers
v0x5fd292975b20_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT", 0 0, L_0x5fd2929d59f0;  1 drivers
v0x5fd292975c10_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT", 0 0, L_0x5fd2929f29e0;  1 drivers
v0x5fd292975d00_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D1", 0 0, L_0x5fd2929d6510;  1 drivers
v0x5fd292975df0_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT", 0 0, L_0x5fd2929f2d20;  1 drivers
v0x5fd292975ee0_0 .net "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT", 0 0, L_0x5fd2929f3060;  1 drivers
v0x5fd292975fd0_0 .net "control0.reset", 0 0, v0x5fd29291ef10_0;  1 drivers
v0x5fd292976070_0 .net "control0.reset_TRELLIS_FF_Q_DI", 0 0, L_0x5fd2929f3330;  1 drivers
v0x5fd292976160_0 .net "control0.rst", 0 0, L_0x5fd2929eb1f0;  1 drivers
v0x5fd292976220_0 .net "control0.sh", 0 0, v0x5fd292922990_0;  1 drivers
v0x5fd2929762c0_0 .net "control0.sh_LUT4_C_Z", 0 0, L_0x5fd2929f34b0;  1 drivers
v0x5fd292976360_0 .net "control0.sh_TRELLIS_FF_Q_CE", 0 0, L_0x5fd2929f37b0;  1 drivers
v0x5fd292976400_0 .net "control0.sh_TRELLIS_FF_Q_DI", 0 0, L_0x5fd2929f3570;  1 drivers
v0x5fd2929764f0_0 .net "control0.state", 2 0, L_0x5fd2929db2e0;  1 drivers
v0x5fd2929765d0_0 .net "done", 0 0, L_0x5fd2929eb260;  alias, 1 drivers
v0x5fd292976690_0 .net "init", 0 0, v0x5fd292977f50_0;  1 drivers
v0x5fd292976780_0 .net "init_LUT4_A_1_Z", 0 0, L_0x5fd2929dcb40;  1 drivers
v0x5fd292976870_0 .net "init_LUT4_A_Z", 0 0, L_0x5fd2929dbe00;  1 drivers
v0x5fd292976960_0 .net "lsr0.clk", 0 0, L_0x5fd2929eb3c0;  1 drivers
v0x5fd292976a20_0 .net "lsr0.in_A", 15 0, L_0x5fd2929eb430;  1 drivers
v0x5fd292976b00_0 .net "lsr0.load", 0 0, L_0x5fd2929eb500;  1 drivers
v0x5fd292976bc0_0 .net "lsr0.s_A", 31 0, L_0x5fd2929e2840;  1 drivers
v0x5fd292976ca0_0 .net "lsr0.s_A_TRELLIS_FF_Q_31_DI", 15 1, L_0x5fd292982a30;  1 drivers
v0x5fd292976d80_0 .net "lsr0.shift", 0 0, L_0x5fd2929eb570;  1 drivers
v0x5fd292976e40_0 .net "pp", 31 0, L_0x5fd2929eb650;  alias, 1 drivers
v0x5fd292976f20_0 .net "rsr0.clk", 0 0, L_0x5fd2929eb6c0;  1 drivers
v0x5fd292976fe0_0 .net "rsr0.in_B", 15 0, L_0x5fd2929eb5e0;  1 drivers
v0x5fd2929770c0_0 .net "rsr0.load", 0 0, L_0x5fd2929eb7e0;  1 drivers
v0x5fd292977180_0 .net "rsr0.s_B", 15 0, L_0x5fd2929eb910;  1 drivers
v0x5fd292977260_0 .net "rsr0.s_B_TRELLIS_FF_Q_9_DI", 14 0, L_0x5fd29298e6e0;  1 drivers
v0x5fd292977340_0 .net "rsr0.s_B_TRELLIS_FF_Q_LSR", 0 0, L_0x5fd2929f36f0;  1 drivers
v0x5fd2929773e0_0 .net "rsr0.shift", 0 0, L_0x5fd2929ea7a0;  1 drivers
v0x5fd2929774a0_0 .net "rst", 0 0, v0x5fd292977eb0_0;  1 drivers
v0x5fd292977540_0 .net "w_A", 31 0, L_0x5fd2929ea8b0;  1 drivers
v0x5fd292977620_0 .net "w_B", 15 0, L_0x5fd2929eaa20;  1 drivers
v0x5fd292977700_0 .net "w_add", 0 0, L_0x5fd2929eab40;  1 drivers
v0x5fd2929777c0_0 .net "w_reset", 0 0, L_0x5fd2929eac60;  1 drivers
v0x5fd292977880_0 .net "w_sh", 0 0, L_0x5fd2929ead00;  1 drivers
L_0x5fd2929788f0 .part v0x5fd292977a60_0, 1, 1;
L_0x5fd292978a30 .part L_0x5fd2929e2840, 0, 1;
L_0x5fd292979470 .part v0x5fd292977a60_0, 2, 1;
L_0x5fd292979560 .part L_0x5fd2929e2840, 1, 1;
L_0x5fd292979fa0 .part v0x5fd292977a60_0, 11, 1;
L_0x5fd29297a0d0 .part L_0x5fd2929e2840, 10, 1;
L_0x5fd29297aab0 .part v0x5fd292977a60_0, 12, 1;
L_0x5fd29297aba0 .part L_0x5fd2929e2840, 11, 1;
L_0x5fd29297b620 .part v0x5fd292977a60_0, 13, 1;
L_0x5fd29297b710 .part L_0x5fd2929e2840, 12, 1;
L_0x5fd29297c110 .part v0x5fd292977a60_0, 14, 1;
L_0x5fd29297c200 .part L_0x5fd2929e2840, 13, 1;
L_0x5fd29297cc20 .part v0x5fd292977a60_0, 15, 1;
L_0x5fd29297cd10 .part L_0x5fd2929e2840, 14, 1;
L_0x5fd29297d740 .part v0x5fd292977a60_0, 3, 1;
L_0x5fd29297d830 .part L_0x5fd2929e2840, 2, 1;
L_0x5fd29297e380 .part v0x5fd292977a60_0, 4, 1;
L_0x5fd29297e470 .part L_0x5fd2929e2840, 3, 1;
L_0x5fd29297eec0 .part v0x5fd292977a60_0, 5, 1;
L_0x5fd29297efb0 .part L_0x5fd2929e2840, 4, 1;
L_0x5fd29297f970 .part v0x5fd292977a60_0, 6, 1;
L_0x5fd29297fa60 .part L_0x5fd2929e2840, 5, 1;
L_0x5fd2929804d0 .part v0x5fd292977a60_0, 7, 1;
L_0x5fd2929805c0 .part L_0x5fd2929e2840, 6, 1;
L_0x5fd292981040 .part v0x5fd292977a60_0, 8, 1;
L_0x5fd292981130 .part L_0x5fd2929e2840, 7, 1;
L_0x5fd292981bc0 .part v0x5fd292977a60_0, 9, 1;
L_0x5fd292981cb0 .part L_0x5fd2929e2840, 8, 1;
L_0x5fd292982750 .part v0x5fd292977a60_0, 10, 1;
L_0x5fd292982840 .part L_0x5fd2929e2840, 9, 1;
LS_0x5fd292982a30_0_0 .concat8 [ 1 1 1 1], L_0x5fd2929eae60, L_0x5fd2929eaf70, L_0x5fd2929ecc40, L_0x5fd2929ecd50;
LS_0x5fd292982a30_0_4 .concat8 [ 1 1 1 1], L_0x5fd2929ece60, L_0x5fd2929ecf70, L_0x5fd2929ed080, L_0x5fd2929ed190;
LS_0x5fd292982a30_0_8 .concat8 [ 1 1 1 1], L_0x5fd2929ed2a0, L_0x5fd2929ed3b0, L_0x5fd2929ec740, L_0x5fd2929ec800;
LS_0x5fd292982a30_0_12 .concat8 [ 1 1 1 0], L_0x5fd2929ec910, L_0x5fd2929eca20, L_0x5fd2929ecb30;
L_0x5fd292982a30 .concat8 [ 4 4 4 3], LS_0x5fd292982a30_0_0, LS_0x5fd292982a30_0_4, LS_0x5fd292982a30_0_8, LS_0x5fd292982a30_0_12;
L_0x5fd292983630 .part v0x5fd292977b40_0, 0, 1;
L_0x5fd292983880 .part L_0x5fd2929eb910, 1, 1;
L_0x5fd2929842c0 .part v0x5fd292977b40_0, 1, 1;
L_0x5fd2929844d0 .part L_0x5fd2929eb910, 2, 1;
L_0x5fd292984f30 .part v0x5fd292977b40_0, 10, 1;
L_0x5fd2929843b0 .part L_0x5fd2929eb910, 11, 1;
L_0x5fd292985a20 .part v0x5fd292977b40_0, 11, 1;
L_0x5fd292985c50 .part L_0x5fd2929eb910, 12, 1;
L_0x5fd292986640 .part v0x5fd292977b40_0, 12, 1;
L_0x5fd292986880 .part L_0x5fd2929eb910, 13, 1;
L_0x5fd2929872c0 .part v0x5fd292977b40_0, 13, 1;
L_0x5fd292987510 .part L_0x5fd2929eb910, 14, 1;
L_0x5fd292987f50 .part v0x5fd292977b40_0, 14, 1;
L_0x5fd2929881b0 .part L_0x5fd2929eb910, 15, 1;
L_0x5fd292988bf0 .part v0x5fd292977b40_0, 2, 1;
L_0x5fd292988e60 .part L_0x5fd2929eb910, 3, 1;
L_0x5fd2929898a0 .part v0x5fd292977b40_0, 3, 1;
L_0x5fd292989b20 .part L_0x5fd2929eb910, 4, 1;
L_0x5fd29298a560 .part v0x5fd292977b40_0, 4, 1;
L_0x5fd29298a7f0 .part L_0x5fd2929eb910, 5, 1;
L_0x5fd29298b0f0 .part v0x5fd292977b40_0, 5, 1;
L_0x5fd29298b340 .part L_0x5fd2929eb910, 6, 1;
L_0x5fd29298bbb0 .part v0x5fd292977b40_0, 6, 1;
L_0x5fd29298be60 .part L_0x5fd2929eb910, 7, 1;
L_0x5fd29298c900 .part v0x5fd292977b40_0, 7, 1;
L_0x5fd29298cbc0 .part L_0x5fd2929eb910, 8, 1;
L_0x5fd29298d600 .part v0x5fd292977b40_0, 8, 1;
L_0x5fd29298d8d0 .part L_0x5fd2929eb910, 9, 1;
L_0x5fd29298e310 .part v0x5fd292977b40_0, 9, 1;
L_0x5fd29298e5f0 .part L_0x5fd2929eb910, 10, 1;
LS_0x5fd29298e6e0_0_0 .concat8 [ 1 1 1 1], L_0x5fd2929ed4c0, L_0x5fd2929ed5d0, L_0x5fd2929edc30, L_0x5fd2929edd40;
LS_0x5fd29298e6e0_0_4 .concat8 [ 1 1 1 1], L_0x5fd2929ede50, L_0x5fd2929edf60, L_0x5fd29298e7d0, L_0x5fd29298e930;
LS_0x5fd29298e6e0_0_8 .concat8 [ 1 1 1 1], L_0x5fd2929edfd0, L_0x5fd2929ee0e0, L_0x5fd2929ed6e0, L_0x5fd2929ed7f0;
LS_0x5fd29298e6e0_0_12 .concat8 [ 1 1 1 0], L_0x5fd2929ed900, L_0x5fd2929eda10, L_0x5fd2929edb20;
L_0x5fd29298e6e0 .concat8 [ 4 4 4 3], LS_0x5fd29298e6e0_0_0, LS_0x5fd29298e6e0_0_4, LS_0x5fd29298e6e0_0_8, LS_0x5fd29298e6e0_0_12;
L_0x5fd2929911d0 .part L_0x5fd2929c4390, 8, 1;
L_0x5fd292991270 .part L_0x5fd2929e2840, 8, 1;
L_0x5fd2929917d0 .part L_0x5fd2929c4390, 9, 1;
L_0x5fd2929918c0 .part L_0x5fd2929e2840, 9, 1;
L_0x5fd2929940e0 .part L_0x5fd2929c4390, 6, 1;
L_0x5fd292994180 .part L_0x5fd2929e2840, 6, 1;
L_0x5fd2929944f0 .part L_0x5fd2929c4390, 7, 1;
L_0x5fd292994620 .part L_0x5fd2929e2840, 7, 1;
L_0x5fd292996e30 .part L_0x5fd2929c4390, 18, 1;
L_0x5fd292996ed0 .part L_0x5fd2929e2840, 18, 1;
L_0x5fd292997260 .part L_0x5fd2929c4390, 19, 1;
L_0x5fd292997300 .part L_0x5fd2929e2840, 19, 1;
L_0x5fd292999b30 .part L_0x5fd2929c4390, 16, 1;
L_0x5fd292999bd0 .part L_0x5fd2929e2840, 16, 1;
L_0x5fd292999f80 .part L_0x5fd2929c4390, 17, 1;
L_0x5fd29299a020 .part L_0x5fd2929e2840, 17, 1;
L_0x5fd29299ce10 .part L_0x5fd2929c4390, 14, 1;
L_0x5fd29299ceb0 .part L_0x5fd2929e2840, 14, 1;
L_0x5fd29299d280 .part L_0x5fd2929c4390, 15, 1;
L_0x5fd29299d320 .part L_0x5fd2929e2840, 15, 1;
L_0x5fd29299fb30 .part L_0x5fd2929c4390, 12, 1;
L_0x5fd29299fbd0 .part L_0x5fd2929e2840, 12, 1;
L_0x5fd29299ffc0 .part L_0x5fd2929c4390, 13, 1;
L_0x5fd2929a0060 .part L_0x5fd2929e2840, 13, 1;
L_0x5fd2929a2890 .part L_0x5fd2929c4390, 10, 1;
L_0x5fd2929a2930 .part L_0x5fd2929e2840, 10, 1;
L_0x5fd2929a2d40 .part L_0x5fd2929c4390, 11, 1;
L_0x5fd2929a2de0 .part L_0x5fd2929e2840, 11, 1;
L_0x5fd2929a5640 .part L_0x5fd2929c4390, 0, 1;
L_0x5fd2929a56e0 .part L_0x5fd2929e2840, 0, 1;
L_0x5fd2929a5b10 .part L_0x5fd2929c4390, 1, 1;
L_0x5fd2929a5bb0 .part L_0x5fd2929e2840, 1, 1;
L_0x5fd2929a8420 .part L_0x5fd2929c4390, 4, 1;
L_0x5fd2929a84c0 .part L_0x5fd2929e2840, 4, 1;
L_0x5fd2929a8910 .part L_0x5fd2929c4390, 5, 1;
L_0x5fd2929a89b0 .part L_0x5fd2929e2840, 5, 1;
L_0x5fd2929ab290 .part L_0x5fd2929c4390, 30, 1;
L_0x5fd2929ab330 .part L_0x5fd2929e2840, 30, 1;
L_0x5fd2929ab7a0 .part L_0x5fd2929c4390, 31, 1;
L_0x5fd2929ab840 .part L_0x5fd2929e2840, 31, 1;
L_0x5fd2929ae100 .part L_0x5fd2929c4390, 2, 1;
L_0x5fd2929ae1a0 .part L_0x5fd2929e2840, 2, 1;
L_0x5fd2929ae630 .part L_0x5fd2929c4390, 3, 1;
L_0x5fd2929ae6d0 .part L_0x5fd2929e2840, 3, 1;
L_0x5fd2929b0fa0 .part L_0x5fd2929c4390, 28, 1;
L_0x5fd2929b1040 .part L_0x5fd2929e2840, 28, 1;
L_0x5fd2929b14f0 .part L_0x5fd2929c4390, 29, 1;
L_0x5fd2929b1590 .part L_0x5fd2929e2840, 29, 1;
L_0x5fd2929b3e80 .part L_0x5fd2929c4390, 26, 1;
L_0x5fd2929b3f20 .part L_0x5fd2929e2840, 26, 1;
L_0x5fd2929b43f0 .part L_0x5fd2929c4390, 27, 1;
L_0x5fd2929b4490 .part L_0x5fd2929e2840, 27, 1;
L_0x5fd2929b6da0 .part L_0x5fd2929c4390, 24, 1;
L_0x5fd2929b6e40 .part L_0x5fd2929e2840, 24, 1;
L_0x5fd2929b7330 .part L_0x5fd2929c4390, 25, 1;
L_0x5fd2929b73d0 .part L_0x5fd2929e2840, 25, 1;
L_0x5fd2929b9d00 .part L_0x5fd2929c4390, 22, 1;
L_0x5fd2929b9da0 .part L_0x5fd2929e2840, 22, 1;
L_0x5fd2929ba2b0 .part L_0x5fd2929c4390, 23, 1;
L_0x5fd2929ba350 .part L_0x5fd2929e2840, 23, 1;
L_0x5fd2929bcca0 .part L_0x5fd2929c4390, 20, 1;
L_0x5fd2929bcd40 .part L_0x5fd2929e2840, 20, 1;
L_0x5fd2929bd270 .part L_0x5fd2929c4390, 21, 1;
L_0x5fd2929bd720 .part L_0x5fd2929e2840, 21, 1;
LS_0x5fd2929bdbc0_0_0 .concat8 [ 1 1 1 1], L_0x5fd2929a3eb0, L_0x5fd2929a5130, L_0x5fd2929ac9b0, L_0x5fd2929adb90;
LS_0x5fd2929bdbc0_0_4 .concat8 [ 1 1 1 1], L_0x5fd2929a6ca0, L_0x5fd2929a7f10, L_0x5fd292992900, L_0x5fd292993bd0;
LS_0x5fd2929bdbc0_0_8 .concat8 [ 1 1 1 1], L_0x5fd29298f930, L_0x5fd292990c60, L_0x5fd2929a11a0, L_0x5fd2929a2380;
LS_0x5fd2929bdbc0_0_12 .concat8 [ 1 1 1 1], L_0x5fd29299e3b0, L_0x5fd29299f620, L_0x5fd29299b630, L_0x5fd29299c8a0;
LS_0x5fd2929bdbc0_0_16 .concat8 [ 1 1 1 1], L_0x5fd292998350, L_0x5fd292999620, L_0x5fd292995600, L_0x5fd292996920;
LS_0x5fd2929bdbc0_0_20 .concat8 [ 1 1 1 1], L_0x5fd2929bb5b0, L_0x5fd2929bc790, L_0x5fd2929b8580, L_0x5fd2929b97f0;
LS_0x5fd2929bdbc0_0_24 .concat8 [ 1 1 1 1], L_0x5fd2929b5620, L_0x5fd2929b6890, L_0x5fd2929b2700, L_0x5fd2929b3970;
LS_0x5fd2929bdbc0_0_28 .concat8 [ 1 1 1 1], L_0x5fd2929af820, L_0x5fd2929b0a90, L_0x5fd2929a9ac0, L_0x5fd2929aad30;
LS_0x5fd2929bdbc0_1_0 .concat8 [ 4 4 4 4], LS_0x5fd2929bdbc0_0_0, LS_0x5fd2929bdbc0_0_4, LS_0x5fd2929bdbc0_0_8, LS_0x5fd2929bdbc0_0_12;
LS_0x5fd2929bdbc0_1_4 .concat8 [ 4 4 4 4], LS_0x5fd2929bdbc0_0_16, LS_0x5fd2929bdbc0_0_20, LS_0x5fd2929bdbc0_0_24, LS_0x5fd2929bdbc0_0_28;
L_0x5fd2929bdbc0 .concat8 [ 16 16 0 0], LS_0x5fd2929bdbc0_1_0, LS_0x5fd2929bdbc0_1_4;
L_0x5fd2929be5b0 .part L_0x5fd2929bdbc0, 31, 1;
L_0x5fd2929bec00 .part L_0x5fd2929bdbc0, 30, 1;
L_0x5fd2929bedf0 .part L_0x5fd2929bdbc0, 21, 1;
L_0x5fd2929bf490 .part L_0x5fd2929bdbc0, 20, 1;
L_0x5fd2929bf680 .part L_0x5fd2929bdbc0, 19, 1;
L_0x5fd2929bf070 .part L_0x5fd2929bdbc0, 18, 1;
L_0x5fd2929bf260 .part L_0x5fd2929bdbc0, 17, 1;
L_0x5fd29299a920 .part L_0x5fd2929bdbc0, 16, 1;
L_0x5fd2929bf720 .part L_0x5fd2929bdbc0, 15, 1;
L_0x5fd2929bf8a0 .part L_0x5fd2929bdbc0, 14, 1;
L_0x5fd2929bfa90 .part L_0x5fd2929bdbc0, 13, 1;
L_0x5fd29299a4e0 .part L_0x5fd2929bdbc0, 12, 1;
L_0x5fd29299a6d0 .part L_0x5fd2929bdbc0, 29, 1;
L_0x5fd2929c1120 .part L_0x5fd2929bdbc0, 11, 1;
L_0x5fd2929c1310 .part L_0x5fd2929bdbc0, 10, 1;
L_0x5fd2929c0ce0 .part L_0x5fd2929bdbc0, 9, 1;
L_0x5fd29292b9b0 .part L_0x5fd2929bdbc0, 8, 1;
L_0x5fd29292c020 .part L_0x5fd2929bdbc0, 7, 1;
L_0x5fd2929c14f0 .part L_0x5fd2929bdbc0, 6, 1;
L_0x5fd29292ba80 .part L_0x5fd2929bdbc0, 5, 1;
L_0x5fd29292bd30 .part L_0x5fd2929bdbc0, 4, 1;
L_0x5fd2929c2d60 .part L_0x5fd2929bdbc0, 3, 1;
L_0x5fd2929c2f50 .part L_0x5fd2929bdbc0, 2, 1;
L_0x5fd2929c2a50 .part L_0x5fd2929bdbc0, 28, 1;
L_0x5fd2929c3520 .part L_0x5fd2929bdbc0, 1, 1;
L_0x5fd2929c3200 .part L_0x5fd2929bdbc0, 0, 1;
L_0x5fd2929c3a90 .part L_0x5fd2929bdbc0, 27, 1;
L_0x5fd2929c37d0 .part L_0x5fd2929bdbc0, 26, 1;
L_0x5fd2929c4010 .part L_0x5fd2929bdbc0, 25, 1;
L_0x5fd2929c3d40 .part L_0x5fd2929bdbc0, 24, 1;
L_0x5fd2929c4db0 .part L_0x5fd2929bdbc0, 23, 1;
L_0x5fd2929c42c0 .part L_0x5fd2929bdbc0, 22, 1;
LS_0x5fd2929c4390_0_0 .concat8 [ 1 1 1 1], v0x5fd292811140_0, v0x5fd29282a400_0, v0x5fd292859e40_0, v0x5fd29286d1c0_0;
LS_0x5fd2929c4390_0_4 .concat8 [ 1 1 1 1], v0x5fd29287ec40_0, v0x5fd292859950_0, v0x5fd292866d00_0, v0x5fd292660060_0;
LS_0x5fd2929c4390_0_8 .concat8 [ 1 1 1 1], v0x5fd29266e120_0, v0x5fd292674c40_0, v0x5fd292682d00_0, v0x5fd292689820_0;
LS_0x5fd2929c4390_0_12 .concat8 [ 1 1 1 1], v0x5fd2926a3350_0, v0x5fd2926a9e70_0, v0x5fd2926b7f30_0, v0x5fd2926bea50_0;
LS_0x5fd2929c4390_0_16 .concat8 [ 1 1 1 1], v0x5fd2926cb170_0, v0x5fd2926d5000_0, v0x5fd2926ebdf0_0, v0x5fd2926ee610_0;
LS_0x5fd2929c4390_0_20 .concat8 [ 1 1 1 1], v0x5fd2926f9a30_0, v0x5fd292702870_0, v0x5fd2926f7f10_0, v0x5fd29272f0c0_0;
LS_0x5fd2929c4390_0_24 .concat8 [ 1 1 1 1], v0x5fd29276d0a0_0, v0x5fd2927a1eb0_0, v0x5fd29278ce00_0, v0x5fd2927abb80_0;
LS_0x5fd2929c4390_0_28 .concat8 [ 1 1 1 1], v0x5fd29284cf70_0, v0x5fd2926978f0_0, v0x5fd292713940_0, v0x5fd292716ec0_0;
LS_0x5fd2929c4390_1_0 .concat8 [ 4 4 4 4], LS_0x5fd2929c4390_0_0, LS_0x5fd2929c4390_0_4, LS_0x5fd2929c4390_0_8, LS_0x5fd2929c4390_0_12;
LS_0x5fd2929c4390_1_4 .concat8 [ 4 4 4 4], LS_0x5fd2929c4390_0_16, LS_0x5fd2929c4390_0_20, LS_0x5fd2929c4390_0_24, LS_0x5fd2929c4390_0_28;
L_0x5fd2929c4390 .concat8 [ 16 16 0 0], LS_0x5fd2929c4390_1_0, LS_0x5fd2929c4390_1_4;
L_0x5fd2929c6290 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929c6380 .part L_0x5fd2929db2e0, 1, 1;
L_0x5fd2929c5650 .part L_0x5fd2929db2e0, 0, 1;
L_0x5fd2929c58f0 .part L_0x5fd2929e9c10, 2, 1;
L_0x5fd2929c59e0 .part L_0x5fd2929ea070, 3, 1;
L_0x5fd2929c6b30 .part L_0x5fd2929e9c10, 2, 1;
L_0x5fd2929c64c0 .part L_0x5fd2929ea070, 2, 1;
L_0x5fd2929c6790 .part L_0x5fd2929e9c10, 2, 1;
L_0x5fd2929c6880 .part L_0x5fd2929ea070, 1, 1;
L_0x5fd292949540 .part L_0x5fd2929e9c10, 2, 1;
L_0x5fd2929c6c70 .part L_0x5fd2929e9e90, 0, 1;
L_0x5fd2929c6d40 .concat8 [ 1 1 1 1], v0x5fd292419e70_0, v0x5fd2926dfc40_0, v0x5fd29270efb0_0, v0x5fd29274c0b0_0;
L_0x5fd2929c8730 .part L_0x5fd2929c6d40, 0, 1;
L_0x5fd2929c9300 .part L_0x5fd2929c6d40, 3, 1;
L_0x5fd2929c81c0 .part L_0x5fd2929c6d40, 2, 1;
L_0x5fd2929c82b0 .part L_0x5fd2929c6d40, 1, 1;
L_0x5fd2929c8350 .part L_0x5fd2929c6d40, 0, 1;
L_0x5fd2929c9f70 .part L_0x5fd2929c6d40, 2, 1;
L_0x5fd2929c93f0 .part L_0x5fd2929c6d40, 1, 1;
L_0x5fd2929c95f0 .part L_0x5fd2929c6d40, 0, 1;
L_0x5fd2929cabc0 .part L_0x5fd2929c6d40, 1, 1;
L_0x5fd2929cacb0 .part L_0x5fd2929c6d40, 0, 1;
L_0x5fd2929cb5e0 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929cb6d0 .part L_0x5fd2929e9c10, 2, 1;
L_0x5fd2929caf30 .part L_0x5fd2929e9090, 4, 1;
L_0x5fd2929cc380 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929cb770 .part L_0x5fd2929db2e0, 1, 1;
L_0x5fd2929cb860 .part L_0x5fd2929db2e0, 0, 1;
L_0x5fd2929cd150 .part L_0x5fd2929eb910, 3, 1;
L_0x5fd2929cd240 .part L_0x5fd2929eb910, 2, 1;
L_0x5fd2929cc470 .part L_0x5fd2929eb910, 1, 1;
L_0x5fd2929cdd90 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929cd330 .part L_0x5fd2929db2e0, 1, 1;
L_0x5fd2929cd420 .part L_0x5fd2929db2e0, 0, 1;
L_0x5fd2929ceaf0 .part L_0x5fd2929eb910, 11, 1;
L_0x5fd2929cebe0 .part L_0x5fd2929eb910, 10, 1;
L_0x5fd2929cde80 .part L_0x5fd2929eb910, 9, 1;
L_0x5fd2929cdf70 .part L_0x5fd2929eb910, 8, 1;
L_0x5fd2929cf960 .part L_0x5fd2929eb910, 15, 1;
L_0x5fd2929cfa50 .part L_0x5fd2929eb910, 14, 1;
L_0x5fd2929cecd0 .part L_0x5fd2929eb910, 13, 1;
L_0x5fd2929cedc0 .part L_0x5fd2929eb910, 12, 1;
L_0x5fd2929d07a0 .part L_0x5fd2929eb910, 7, 1;
L_0x5fd2929d0890 .part L_0x5fd2929eb910, 6, 1;
L_0x5fd2929cfb40 .part L_0x5fd2929eb910, 5, 1;
L_0x5fd2929cfc30 .part L_0x5fd2929eb910, 4, 1;
L_0x5fd2929cfdc0 .part L_0x5fd2929e9090, 4, 1;
LS_0x5fd2929cff00_0_0 .concat8 [ 1 1 1 1], L_0x5fd2929ce9a0, L_0x5fd2929cd000, L_0x5fd2929cf810, L_0x5fd2929d0650;
LS_0x5fd2929cff00_0_4 .concat8 [ 1 1 0 0], L_0x5fd2929f1ab0, L_0x5fd2929cfd20;
L_0x5fd2929cff00 .concat8 [ 4 2 0 0], LS_0x5fd2929cff00_0_0, LS_0x5fd2929cff00_0_4;
L_0x5fd2929d1980 .part L_0x5fd2929c6d40, 3, 1;
L_0x5fd2929d1a70 .part L_0x5fd2929c6d40, 2, 1;
L_0x5fd2929d0980 .part L_0x5fd2929c6d40, 1, 1;
L_0x5fd2929d0a70 .part L_0x5fd2929c6d40, 0, 1;
L_0x5fd2929d2350 .part L_0x5fd2929e98b0, 5, 1;
L_0x5fd2929d25d0 .part L_0x5fd2929cff00, 4, 1;
L_0x5fd2929d35b0 .part L_0x5fd2929cff00, 4, 1;
L_0x5fd2929d41d0 .part L_0x5fd2929cff00, 0, 1;
L_0x5fd2929d26c0 .part L_0x5fd2929cff00, 1, 1;
L_0x5fd2929d2760 .part L_0x5fd2929cff00, 2, 1;
L_0x5fd2929d2850 .part L_0x5fd2929cff00, 3, 1;
L_0x5fd2929d4cb0 .part L_0x5fd2929cff00, 5, 1;
L_0x5fd2929d43f0 .part L_0x5fd2929cff00, 4, 1;
L_0x5fd2929d5b80 .part L_0x5fd2929cff00, 0, 1;
L_0x5fd2929d4eb0 .part L_0x5fd2929cff00, 1, 1;
L_0x5fd2929d4fa0 .part L_0x5fd2929cff00, 2, 1;
L_0x5fd2929d5090 .part L_0x5fd2929cff00, 3, 1;
L_0x5fd2929d6670 .part L_0x5fd2929cff00, 4, 1;
L_0x5fd2929d7e40 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929d7f30 .part L_0x5fd2929db2e0, 0, 1;
L_0x5fd2929d6710 .concat8 [ 1 1 1 0], L_0x5fd2929d22b0, L_0x5fd2929f3220, L_0x5fd2929d4bb0;
L_0x5fd2929d6ae0 .part L_0x5fd29298e6e0, 0, 1;
L_0x5fd2929d9230 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929d9320 .part L_0x5fd2929db2e0, 1, 1;
L_0x5fd2929d8020 .part L_0x5fd2929db2e0, 0, 1;
L_0x5fd2929da930 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929d9410 .part L_0x5fd2929db2e0, 1, 1;
L_0x5fd2929d9500 .part L_0x5fd2929db2e0, 0, 1;
L_0x5fd2929d9700 .part L_0x5fd2929d6710, 2, 1;
L_0x5fd2929d9990 .part L_0x5fd2929d6710, 1, 1;
L_0x5fd2929db210 .part L_0x5fd2929d6710, 0, 1;
L_0x5fd2929db2e0 .concat8 [ 1 1 1 0], v0x5fd292928030_0, v0x5fd292926980_0, v0x5fd292925280_0;
L_0x5fd2929dbf90 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929dc030 .part L_0x5fd2929db2e0, 1, 1;
L_0x5fd2929db440 .part L_0x5fd2929db2e0, 0, 1;
L_0x5fd2929dccd0 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929dc120 .part L_0x5fd2929db2e0, 1, 1;
L_0x5fd2929dc210 .part L_0x5fd2929db2e0, 0, 1;
L_0x5fd2929dc450 .part L_0x5fd2929e2840, 30, 1;
L_0x5fd2929dc670 .part L_0x5fd2929e2840, 29, 1;
L_0x5fd2929dd600 .part L_0x5fd2929e2840, 20, 1;
L_0x5fd2929dd8e0 .part L_0x5fd2929e2840, 19, 1;
L_0x5fd2929dcfd0 .part L_0x5fd2929e2840, 18, 1;
L_0x5fd2929dd2b0 .part L_0x5fd2929e2840, 17, 1;
L_0x5fd2929de1a0 .part L_0x5fd2929e2840, 16, 1;
L_0x5fd2929de480 .part L_0x5fd2929e2840, 15, 1;
L_0x5fd2929ddc50 .part v0x5fd292977a60_0, 0, 1;
L_0x5fd2929ddf60 .part L_0x5fd292982a30, 14, 1;
L_0x5fd2929dee80 .part L_0x5fd292982a30, 13, 1;
L_0x5fd2929df1b0 .part L_0x5fd292982a30, 12, 1;
L_0x5fd2929de760 .part L_0x5fd2929e2840, 28, 1;
L_0x5fd2929dea70 .part L_0x5fd292982a30, 11, 1;
L_0x5fd2929dfb60 .part L_0x5fd292982a30, 10, 1;
L_0x5fd2929dfe90 .part L_0x5fd292982a30, 9, 1;
L_0x5fd2929df570 .part L_0x5fd292982a30, 8, 1;
L_0x5fd2929df9b0 .part L_0x5fd292982a30, 7, 1;
L_0x5fd2929e0970 .part L_0x5fd292982a30, 6, 1;
L_0x5fd2929e0ca0 .part L_0x5fd292982a30, 5, 1;
L_0x5fd2929e01c0 .part L_0x5fd292982a30, 4, 1;
L_0x5fd2929e04f0 .part L_0x5fd292982a30, 3, 1;
L_0x5fd2929e1670 .part L_0x5fd292982a30, 2, 1;
L_0x5fd2929e1920 .part L_0x5fd2929e2840, 27, 1;
L_0x5fd2929e0fd0 .part L_0x5fd292982a30, 1, 1;
L_0x5fd2929e1300 .part L_0x5fd292982a30, 0, 1;
L_0x5fd2929e2490 .part L_0x5fd2929e2840, 26, 1;
L_0x5fd2929e2770 .part L_0x5fd2929e2840, 25, 1;
L_0x5fd2929e1c00 .part L_0x5fd2929e2840, 24, 1;
L_0x5fd2929e1ee0 .part L_0x5fd2929e2840, 23, 1;
L_0x5fd2929e21c0 .part L_0x5fd2929e2840, 22, 1;
L_0x5fd2929e3330 .part L_0x5fd2929e2840, 21, 1;
LS_0x5fd2929e2840_0_0 .concat8 [ 1 1 1 1], v0x5fd292937fe0_0, v0x5fd292950b00_0, v0x5fd29294f430_0, v0x5fd29294c6b0_0;
LS_0x5fd2929e2840_0_4 .concat8 [ 1 1 1 1], v0x5fd29294afe0_0, v0x5fd292949910_0, v0x5fd292947a30_0, v0x5fd292946360_0;
LS_0x5fd2929e2840_0_8 .concat8 [ 1 1 1 1], v0x5fd292944c90_0, v0x5fd2929435c0_0, v0x5fd292941f80_0, v0x5fd2929408b0_0;
LS_0x5fd2929e2840_0_12 .concat8 [ 1 1 1 1], v0x5fd29293f1e0_0, v0x5fd29293c460_0, v0x5fd29293ad90_0, v0x5fd292939680_0;
LS_0x5fd2929e2840_0_16 .concat8 [ 1 1 1 1], v0x5fd2929368c0_0, v0x5fd2929352a0_0, v0x5fd292933bf0_0, v0x5fd292932540_0;
LS_0x5fd2929e2840_0_20 .concat8 [ 1 1 1 1], v0x5fd292930e90_0, v0x5fd29292f7e0_0, v0x5fd292959320_0, v0x5fd292957c70_0;
LS_0x5fd2929e2840_0_24 .concat8 [ 1 1 1 1], v0x5fd2929565c0_0, v0x5fd292954f10_0, v0x5fd292953860_0, v0x5fd2929521b0_0;
LS_0x5fd2929e2840_0_28 .concat8 [ 1 1 1 1], v0x5fd29294dd60_0, v0x5fd29293db10_0, v0x5fd29292d930_0, v0x5fd29292c260_0;
LS_0x5fd2929e2840_1_0 .concat8 [ 4 4 4 4], LS_0x5fd2929e2840_0_0, LS_0x5fd2929e2840_0_4, LS_0x5fd2929e2840_0_8, LS_0x5fd2929e2840_0_12;
LS_0x5fd2929e2840_1_4 .concat8 [ 4 4 4 4], LS_0x5fd2929e2840_0_16, LS_0x5fd2929e2840_0_20, LS_0x5fd2929e2840_0_24, LS_0x5fd2929e2840_0_28;
L_0x5fd2929e2840 .concat8 [ 16 16 0 0], LS_0x5fd2929e2840_1_0, LS_0x5fd2929e2840_1_4;
L_0x5fd2929e44d0 .part v0x5fd292977b40_0, 15, 1;
L_0x5fd2929e3690 .part L_0x5fd29298e6e0, 14, 1;
L_0x5fd2929e39c0 .part L_0x5fd29298e6e0, 5, 1;
L_0x5fd2929e4e80 .part L_0x5fd29298e6e0, 4, 1;
L_0x5fd2929e51b0 .part L_0x5fd29298e6e0, 3, 1;
L_0x5fd2929e4830 .part L_0x5fd29298e6e0, 2, 1;
L_0x5fd2929e4b60 .part L_0x5fd29298e6e0, 1, 1;
L_0x5fd2929e5c70 .part L_0x5fd29298e6e0, 13, 1;
L_0x5fd2929e5fa0 .part L_0x5fd29298e6e0, 12, 1;
L_0x5fd2929e54e0 .part L_0x5fd29298e6e0, 11, 1;
L_0x5fd2929e5810 .part L_0x5fd29298e6e0, 10, 1;
L_0x5fd2929e6960 .part L_0x5fd29298e6e0, 9, 1;
L_0x5fd2929e6c90 .part L_0x5fd29298e6e0, 8, 1;
L_0x5fd2929e77f0 .part L_0x5fd29298e6e0, 7, 1;
L_0x5fd2929e7b20 .part L_0x5fd29298e6e0, 6, 1;
L_0x5fd2929e8eb0 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929e8fa0 .part L_0x5fd2929e9c10, 2, 1;
L_0x5fd2929e9a80 .part L_0x5fd2929db2e0, 1, 1;
L_0x5fd2929e9b20 .part L_0x5fd2929db2e0, 0, 1;
L_0x5fd2929e9090 .concat8 [ 4 1 0 0], L_0x5fd2929e9650, L_0x5fd2929f19a0;
L_0x5fd2929e9130 .part L_0x5fd2929c6d40, 0, 1;
L_0x5fd2929e93e0 .part L_0x5fd2929c6d40, 1, 1;
L_0x5fd2929e94b0 .part L_0x5fd2929c6d40, 2, 1;
L_0x5fd2929e9580 .part L_0x5fd2929c6d40, 3, 1;
L_0x5fd2929e9650 .concat [ 1 1 1 1], L_0x5fd2929e9580, L_0x5fd2929e94b0, L_0x5fd2929e93e0, L_0x5fd2929e9130;
L_0x5fd2929e98b0 .concat8 [ 5 1 0 0], L_0x5fd2929ea5f0, L_0x5fd2929d2210;
L_0x5fd2929ea5f0 .part L_0x5fd2929cff00, 0, 5;
L_0x5fd2929e9c10 .concat8 [ 2 1 0 0], L_0x5fd2929e9d50, L_0x5fd2929f3870;
L_0x5fd2929e9cb0 .part L_0x5fd2929db2e0, 2, 1;
L_0x5fd2929e9d50 .concat [ 1 1 0 0], v0x5fd292977eb0_0, L_0x5fd2929e9cb0;
L_0x5fd2929e9e90 .concat8 [ 1 3 0 0], L_0x5fd2929f1430, L_0x5fd2929e9f80;
L_0x5fd2929e9f80 .part L_0x5fd2929c6d40, 1, 3;
L_0x5fd2929ea070 .concat8 [ 1 1 1 1], L_0x5fd2929ea110, L_0x5fd2929f1710, L_0x5fd2929f1540, L_0x5fd2929c9180;
L_0x5fd2929ea110 .part L_0x5fd2929e9e90, 0, 1;
L_0x5fd2929ea420 .part L_0x5fd2929eb910, 1, 15;
L_0x5fd2929ea4f0 .concat [ 1 15 0 0], v0x5fd29291d7f0_0, L_0x5fd2929ea420;
LS_0x5fd2929eb910_0_0 .concat8 [ 1 1 1 1], L_0x5fd2929ea6e0, v0x5fd2929632c0_0, v0x5fd292961bf0_0, v0x5fd292960520_0;
LS_0x5fd2929eb910_0_4 .concat8 [ 1 1 1 1], v0x5fd29295ee50_0, v0x5fd29295d780_0, v0x5fd29296e940_0, v0x5fd29296d270_0;
LS_0x5fd2929eb910_0_8 .concat8 [ 1 1 1 1], v0x5fd29296bba0_0, v0x5fd29296a4d0_0, v0x5fd292968e00_0, v0x5fd292967730_0;
LS_0x5fd2929eb910_0_12 .concat8 [ 1 1 1 1], v0x5fd292966060_0, v0x5fd292964990_0, v0x5fd29295c0b0_0, v0x5fd29295aa00_0;
L_0x5fd2929eb910 .concat8 [ 4 4 4 4], LS_0x5fd2929eb910_0_0, LS_0x5fd2929eb910_0_4, LS_0x5fd2929eb910_0_8, LS_0x5fd2929eb910_0_12;
L_0x5fd2929ea950 .part L_0x5fd2929eb910, 1, 15;
L_0x5fd2929eaa20 .concat [ 1 15 0 0], v0x5fd29291d7f0_0, L_0x5fd2929ea950;
S_0x5fd29282ae30 .scope module, "A_LUT4_B" "LUT4" 3 234, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927feff0 .param/l "INIT" 0 4 5, C4<1100111111000000>;
L_0x5fd2929eae60 .functor BUFT 1, L_0x5fd292978850, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29266f010_0 .net "A", 0 0, L_0x70c79cbb70a8;  1 drivers
v0x5fd29266adb0_0 .net "B", 0 0, L_0x5fd2929788f0;  1 drivers
v0x5fd292666b50_0 .net "C", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2926628f0_0 .net "D", 0 0, L_0x5fd292978a30;  1 drivers
v0x5fd29265e690_0 .net "Z", 0 0, L_0x5fd2929eae60;  1 drivers
L_0x70c79cbb7018 .functor BUFT 1, C4<11001111>, C4<0>, C4<0>, C4<0>;
v0x5fd29265a2f0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7018;  1 drivers
v0x5fd29242d500_0 .net *"_ivl_13", 1 0, L_0x5fd292978400;  1 drivers
v0x5fd2927c8d00_0 .net *"_ivl_15", 1 0, L_0x5fd2929784f0;  1 drivers
v0x5fd29275cc30_0 .net *"_ivl_19", 0 0, L_0x5fd292978710;  1 drivers
L_0x70c79cbb7060 .functor BUFT 1, C4<11000000>, C4<0>, C4<0>, C4<0>;
v0x5fd29276c330_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7060;  1 drivers
v0x5fd29277ba30_0 .net *"_ivl_21", 0 0, L_0x5fd292978850;  1 drivers
v0x5fd29278b130_0 .net *"_ivl_7", 3 0, L_0x5fd292978130;  1 drivers
v0x5fd29279a830_0 .net *"_ivl_9", 3 0, L_0x5fd292978220;  1 drivers
v0x5fd2927a9f30_0 .net "s1", 1 0, L_0x5fd2929785d0;  1 drivers
v0x5fd2927b9630_0 .net "s2", 3 0, L_0x5fd2929782c0;  1 drivers
v0x5fd29274d500_0 .net "s3", 7 0, L_0x5fd292977ff0;  1 drivers
L_0x5fd292977ff0 .functor MUXZ 8, L_0x70c79cbb7060, L_0x70c79cbb7018, L_0x5fd292978a30, C4<>;
L_0x5fd292978130 .part L_0x5fd292977ff0, 4, 4;
L_0x5fd292978220 .part L_0x5fd292977ff0, 0, 4;
L_0x5fd2929782c0 .functor MUXZ 4, L_0x5fd292978220, L_0x5fd292978130, v0x5fd29291ef10_0, C4<>;
L_0x5fd292978400 .part L_0x5fd2929782c0, 2, 2;
L_0x5fd2929784f0 .part L_0x5fd2929782c0, 0, 2;
L_0x5fd2929785d0 .functor MUXZ 2, L_0x5fd2929784f0, L_0x5fd292978400, L_0x5fd2929788f0, C4<>;
L_0x5fd292978710 .part L_0x5fd2929785d0, 1, 1;
L_0x5fd292978850 .part L_0x5fd2929785d0, 0, 1;
S_0x5fd292833830 .scope module, "A_LUT4_B_1" "LUT4" 3 245, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927d4520 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929eaf70 .functor BUFT 1, L_0x5fd2929793d0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928741f0_0 .net "A", 0 0, L_0x70c79cbb7180;  1 drivers
v0x5fd2926f07f0_0 .net "B", 0 0, L_0x5fd292979470;  1 drivers
v0x5fd2926ffef0_0 .net "C", 0 0, L_0x5fd292979560;  1 drivers
v0x5fd29270f620_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd29271ed20_0 .net "Z", 0 0, L_0x5fd2929eaf70;  1 drivers
L_0x70c79cbb70f0 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd29272e420_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb70f0;  1 drivers
v0x5fd29273daf0_0 .net *"_ivl_13", 1 0, L_0x5fd292978f80;  1 drivers
v0x5fd29235e580_0 .net *"_ivl_15", 1 0, L_0x5fd292979070;  1 drivers
v0x5fd29241d090_0 .net *"_ivl_19", 0 0, L_0x5fd292979290;  1 drivers
L_0x70c79cbb7138 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd29241d500_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7138;  1 drivers
v0x5fd29241d3b0_0 .net *"_ivl_21", 0 0, L_0x5fd2929793d0;  1 drivers
v0x5fd292426450_0 .net *"_ivl_7", 3 0, L_0x5fd292978cb0;  1 drivers
v0x5fd292426220_0 .net *"_ivl_9", 3 0, L_0x5fd292978da0;  1 drivers
v0x5fd2924061d0_0 .net "s1", 1 0, L_0x5fd292979150;  1 drivers
v0x5fd292406080_0 .net "s2", 3 0, L_0x5fd292978e40;  1 drivers
v0x5fd29241dc10_0 .net "s3", 7 0, L_0x5fd292978b70;  1 drivers
L_0x5fd292978b70 .functor MUXZ 8, L_0x70c79cbb7138, L_0x70c79cbb70f0, v0x5fd29291ef10_0, C4<>;
L_0x5fd292978cb0 .part L_0x5fd292978b70, 4, 4;
L_0x5fd292978da0 .part L_0x5fd292978b70, 0, 4;
L_0x5fd292978e40 .functor MUXZ 4, L_0x5fd292978da0, L_0x5fd292978cb0, L_0x5fd292979560, C4<>;
L_0x5fd292978f80 .part L_0x5fd292978e40, 2, 2;
L_0x5fd292979070 .part L_0x5fd292978e40, 0, 2;
L_0x5fd292979150 .functor MUXZ 2, L_0x5fd292979070, L_0x5fd292978f80, L_0x5fd292979470, C4<>;
L_0x5fd292979290 .part L_0x5fd292979150, 1, 1;
L_0x5fd2929793d0 .part L_0x5fd292979150, 0, 1;
S_0x5fd292837f70 .scope module, "A_LUT4_B_10" "LUT4" 3 256, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928ec170 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ec740 .functor BUFT 1, L_0x5fd292979f00, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29242d9b0_0 .net "A", 0 0, L_0x70c79cbb7258;  1 drivers
v0x5fd29242d5e0_0 .net "B", 0 0, L_0x5fd292979fa0;  1 drivers
v0x5fd29240d510_0 .net "C", 0 0, L_0x5fd29297a0d0;  1 drivers
v0x5fd29240d3c0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd29241d7a0_0 .net "Z", 0 0, L_0x5fd2929ec740;  1 drivers
L_0x70c79cbb71c8 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd29241d8f0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb71c8;  1 drivers
v0x5fd29241d650_0 .net *"_ivl_13", 1 0, L_0x5fd292979ab0;  1 drivers
v0x5fd292429d30_0 .net *"_ivl_15", 1 0, L_0x5fd292979ba0;  1 drivers
v0x5fd292449d10_0 .net *"_ivl_19", 0 0, L_0x5fd292979dc0;  1 drivers
L_0x70c79cbb7210 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd292448d50_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7210;  1 drivers
v0x5fd292448ea0_0 .net *"_ivl_21", 0 0, L_0x5fd292979f00;  1 drivers
v0x5fd292448ff0_0 .net *"_ivl_7", 3 0, L_0x5fd2929797e0;  1 drivers
v0x5fd292449140_0 .net *"_ivl_9", 3 0, L_0x5fd2929798d0;  1 drivers
v0x5fd292449e60_0 .net "s1", 1 0, L_0x5fd292979c80;  1 drivers
v0x5fd292412ad0_0 .net "s2", 3 0, L_0x5fd292979970;  1 drivers
v0x5fd292449bc0_0 .net "s3", 7 0, L_0x5fd2929796a0;  1 drivers
L_0x5fd2929796a0 .functor MUXZ 8, L_0x70c79cbb7210, L_0x70c79cbb71c8, v0x5fd29291ef10_0, C4<>;
L_0x5fd2929797e0 .part L_0x5fd2929796a0, 4, 4;
L_0x5fd2929798d0 .part L_0x5fd2929796a0, 0, 4;
L_0x5fd292979970 .functor MUXZ 4, L_0x5fd2929798d0, L_0x5fd2929797e0, L_0x5fd29297a0d0, C4<>;
L_0x5fd292979ab0 .part L_0x5fd292979970, 2, 2;
L_0x5fd292979ba0 .part L_0x5fd292979970, 0, 2;
L_0x5fd292979c80 .functor MUXZ 2, L_0x5fd292979ba0, L_0x5fd292979ab0, L_0x5fd292979fa0, C4<>;
L_0x5fd292979dc0 .part L_0x5fd292979c80, 1, 1;
L_0x5fd292979f00 .part L_0x5fd292979c80, 0, 1;
S_0x5fd29283c6b0 .scope module, "A_LUT4_B_11" "LUT4" 3 267, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927d2770 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ec800 .functor BUFT 1, L_0x5fd29297aa10, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292449290_0 .net "A", 0 0, L_0x70c79cbb7330;  1 drivers
v0x5fd2924493e0_0 .net "B", 0 0, L_0x5fd29297aab0;  1 drivers
v0x5fd292449530_0 .net "C", 0 0, L_0x5fd29297aba0;  1 drivers
v0x5fd292449680_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2924497d0_0 .net "Z", 0 0, L_0x5fd2929ec800;  1 drivers
L_0x70c79cbb72a0 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd292449920_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb72a0;  1 drivers
v0x5fd292449a70_0 .net *"_ivl_13", 1 0, L_0x5fd29297a5c0;  1 drivers
v0x5fd29244ea80_0 .net *"_ivl_15", 1 0, L_0x5fd29297a6b0;  1 drivers
v0x5fd29244e690_0 .net *"_ivl_19", 0 0, L_0x5fd29297a8d0;  1 drivers
L_0x70c79cbb72e8 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd29244e7e0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb72e8;  1 drivers
v0x5fd29244e930_0 .net *"_ivl_21", 0 0, L_0x5fd29297aa10;  1 drivers
v0x5fd29244d970_0 .net *"_ivl_7", 3 0, L_0x5fd29297a2f0;  1 drivers
v0x5fd29244dac0_0 .net *"_ivl_9", 3 0, L_0x5fd29297a3e0;  1 drivers
v0x5fd29244dc10_0 .net "s1", 1 0, L_0x5fd29297a790;  1 drivers
v0x5fd29244dd60_0 .net "s2", 3 0, L_0x5fd29297a480;  1 drivers
v0x5fd29244e540_0 .net "s3", 7 0, L_0x5fd29297a1b0;  1 drivers
L_0x5fd29297a1b0 .functor MUXZ 8, L_0x70c79cbb72e8, L_0x70c79cbb72a0, v0x5fd29291ef10_0, C4<>;
L_0x5fd29297a2f0 .part L_0x5fd29297a1b0, 4, 4;
L_0x5fd29297a3e0 .part L_0x5fd29297a1b0, 0, 4;
L_0x5fd29297a480 .functor MUXZ 4, L_0x5fd29297a3e0, L_0x5fd29297a2f0, L_0x5fd29297aba0, C4<>;
L_0x5fd29297a5c0 .part L_0x5fd29297a480, 2, 2;
L_0x5fd29297a6b0 .part L_0x5fd29297a480, 0, 2;
L_0x5fd29297a790 .functor MUXZ 2, L_0x5fd29297a6b0, L_0x5fd29297a5c0, L_0x5fd29297aab0, C4<>;
L_0x5fd29297a8d0 .part L_0x5fd29297a790, 1, 1;
L_0x5fd29297aa10 .part L_0x5fd29297a790, 0, 1;
S_0x5fd292840df0 .scope module, "A_LUT4_B_12" "LUT4" 3 278, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927a8140 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ec910 .functor BUFT 1, L_0x5fd29297b580, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292449fb0_0 .net "A", 0 0, L_0x70c79cbb7408;  1 drivers
v0x5fd292446f20_0 .net "B", 0 0, L_0x5fd29297b620;  1 drivers
v0x5fd29244deb0_0 .net "C", 0 0, L_0x5fd29297b710;  1 drivers
v0x5fd29244e000_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd29244e150_0 .net "Z", 0 0, L_0x5fd2929ec910;  1 drivers
L_0x70c79cbb7378 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd29244e2a0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7378;  1 drivers
v0x5fd29244e3f0_0 .net *"_ivl_13", 1 0, L_0x5fd29297b130;  1 drivers
v0x5fd29244ebd0_0 .net *"_ivl_15", 1 0, L_0x5fd29297b220;  1 drivers
v0x5fd29244f3b0_0 .net *"_ivl_19", 0 0, L_0x5fd29297b440;  1 drivers
L_0x70c79cbb73c0 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd29244f500_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb73c0;  1 drivers
v0x5fd29244a640_0 .net *"_ivl_21", 0 0, L_0x5fd29297b580;  1 drivers
v0x5fd29244a790_0 .net *"_ivl_7", 3 0, L_0x5fd29297ae60;  1 drivers
v0x5fd29244a8e0_0 .net *"_ivl_9", 3 0, L_0x5fd29297af50;  1 drivers
v0x5fd29244ee70_0 .net "s1", 1 0, L_0x5fd29297b300;  1 drivers
v0x5fd29244a250_0 .net "s2", 3 0, L_0x5fd29297aff0;  1 drivers
v0x5fd29244f260_0 .net "s3", 7 0, L_0x5fd29297ad70;  1 drivers
L_0x5fd29297ad70 .functor MUXZ 8, L_0x70c79cbb73c0, L_0x70c79cbb7378, v0x5fd29291ef10_0, C4<>;
L_0x5fd29297ae60 .part L_0x5fd29297ad70, 4, 4;
L_0x5fd29297af50 .part L_0x5fd29297ad70, 0, 4;
L_0x5fd29297aff0 .functor MUXZ 4, L_0x5fd29297af50, L_0x5fd29297ae60, L_0x5fd29297b710, C4<>;
L_0x5fd29297b130 .part L_0x5fd29297aff0, 2, 2;
L_0x5fd29297b220 .part L_0x5fd29297aff0, 0, 2;
L_0x5fd29297b300 .functor MUXZ 2, L_0x5fd29297b220, L_0x5fd29297b130, L_0x5fd29297b620, C4<>;
L_0x5fd29297b440 .part L_0x5fd29297b300, 1, 1;
L_0x5fd29297b580 .part L_0x5fd29297b300, 0, 1;
S_0x5fd29280f950 .scope module, "A_LUT4_B_13" "LUT4" 3 289, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928f8f50 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929eca20 .functor BUFT 1, L_0x5fd29297c070, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb74e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292447d90_0 .net "A", 0 0, L_0x70c79cbb74e0;  1 drivers
v0x5fd292447ee0_0 .net "B", 0 0, L_0x5fd29297c110;  1 drivers
v0x5fd292448c00_0 .net "C", 0 0, L_0x5fd29297c200;  1 drivers
v0x5fd2924469e0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd292446870_0 .net "Z", 0 0, L_0x5fd2929eca20;  1 drivers
L_0x70c79cbb7450 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2924471c0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7450;  1 drivers
v0x5fd292447070_0 .net *"_ivl_13", 1 0, L_0x5fd29297bc20;  1 drivers
v0x5fd292447af0_0 .net *"_ivl_15", 1 0, L_0x5fd29297bd10;  1 drivers
v0x5fd292448810_0 .net *"_ivl_19", 0 0, L_0x5fd29297bf30;  1 drivers
L_0x70c79cbb7498 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd292448960_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7498;  1 drivers
v0x5fd292448ab0_0 .net *"_ivl_21", 0 0, L_0x5fd29297c070;  1 drivers
v0x5fd2924475b0_0 .net *"_ivl_7", 3 0, L_0x5fd29297b950;  1 drivers
v0x5fd292447700_0 .net *"_ivl_9", 3 0, L_0x5fd29297ba40;  1 drivers
v0x5fd292447850_0 .net "s1", 1 0, L_0x5fd29297bdf0;  1 drivers
v0x5fd2924479a0_0 .net "s2", 3 0, L_0x5fd29297bae0;  1 drivers
v0x5fd292448570_0 .net "s3", 7 0, L_0x5fd29297b860;  1 drivers
L_0x5fd29297b860 .functor MUXZ 8, L_0x70c79cbb7498, L_0x70c79cbb7450, v0x5fd29291ef10_0, C4<>;
L_0x5fd29297b950 .part L_0x5fd29297b860, 4, 4;
L_0x5fd29297ba40 .part L_0x5fd29297b860, 0, 4;
L_0x5fd29297bae0 .functor MUXZ 4, L_0x5fd29297ba40, L_0x5fd29297b950, L_0x5fd29297c200, C4<>;
L_0x5fd29297bc20 .part L_0x5fd29297bae0, 2, 2;
L_0x5fd29297bd10 .part L_0x5fd29297bae0, 0, 2;
L_0x5fd29297bdf0 .functor MUXZ 2, L_0x5fd29297bd10, L_0x5fd29297bc20, L_0x5fd29297c110, C4<>;
L_0x5fd29297bf30 .part L_0x5fd29297bdf0, 1, 1;
L_0x5fd29297c070 .part L_0x5fd29297bdf0, 0, 1;
S_0x5fd292900940 .scope module, "A_LUT4_B_14" "LUT4" 3 300, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2923f08f0 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ecb30 .functor BUFT 1, L_0x5fd29297cb80, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb75b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29244c9b0_0 .net "A", 0 0, L_0x70c79cbb75b8;  1 drivers
v0x5fd29244cb00_0 .net "B", 0 0, L_0x5fd29297cc20;  1 drivers
v0x5fd29244d820_0 .net "C", 0 0, L_0x5fd29297cd10;  1 drivers
v0x5fd292448030_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd292448180_0 .net "Z", 0 0, L_0x5fd2929ecb30;  1 drivers
L_0x70c79cbb7528 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2924482d0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7528;  1 drivers
v0x5fd292448420_0 .net *"_ivl_13", 1 0, L_0x5fd29297c770;  1 drivers
v0x5fd29244c710_0 .net *"_ivl_15", 1 0, L_0x5fd29297c860;  1 drivers
v0x5fd29244d430_0 .net *"_ivl_19", 0 0, L_0x5fd29297ca40;  1 drivers
L_0x70c79cbb7570 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd29244d580_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7570;  1 drivers
v0x5fd29244d6d0_0 .net *"_ivl_21", 0 0, L_0x5fd29297cb80;  1 drivers
v0x5fd29244c1d0_0 .net *"_ivl_7", 3 0, L_0x5fd29297c4a0;  1 drivers
v0x5fd29244c320_0 .net *"_ivl_9", 3 0, L_0x5fd29297c590;  1 drivers
v0x5fd29244c470_0 .net "s1", 1 0, L_0x5fd29297c900;  1 drivers
v0x5fd29244c5c0_0 .net "s2", 3 0, L_0x5fd29297c630;  1 drivers
v0x5fd29244d190_0 .net "s3", 7 0, L_0x5fd29297c360;  1 drivers
L_0x5fd29297c360 .functor MUXZ 8, L_0x70c79cbb7570, L_0x70c79cbb7528, v0x5fd29291ef10_0, C4<>;
L_0x5fd29297c4a0 .part L_0x5fd29297c360, 4, 4;
L_0x5fd29297c590 .part L_0x5fd29297c360, 0, 4;
L_0x5fd29297c630 .functor MUXZ 4, L_0x5fd29297c590, L_0x5fd29297c4a0, L_0x5fd29297cd10, C4<>;
L_0x5fd29297c770 .part L_0x5fd29297c630, 2, 2;
L_0x5fd29297c860 .part L_0x5fd29297c630, 0, 2;
L_0x5fd29297c900 .functor MUXZ 2, L_0x5fd29297c860, L_0x5fd29297c770, L_0x5fd29297cc20, C4<>;
L_0x5fd29297ca40 .part L_0x5fd29297c900, 1, 1;
L_0x5fd29297cb80 .part L_0x5fd29297c900, 0, 1;
S_0x5fd292901880 .scope module, "A_LUT4_B_2" "LUT4" 3 311, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927ea650 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ecc40 .functor BUFT 1, L_0x5fd29297d6a0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29244b210_0 .net "A", 0 0, L_0x70c79cbb7690;  1 drivers
v0x5fd29244b360_0 .net "B", 0 0, L_0x5fd29297d740;  1 drivers
v0x5fd29244c080_0 .net "C", 0 0, L_0x5fd29297d830;  1 drivers
v0x5fd29244cc50_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd29244cda0_0 .net "Z", 0 0, L_0x5fd2929ecc40;  1 drivers
L_0x70c79cbb7600 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd29244cef0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7600;  1 drivers
v0x5fd29244d040_0 .net *"_ivl_13", 1 0, L_0x5fd29297d290;  1 drivers
v0x5fd29244af70_0 .net *"_ivl_15", 1 0, L_0x5fd29297d380;  1 drivers
v0x5fd29244bc90_0 .net *"_ivl_19", 0 0, L_0x5fd29297d560;  1 drivers
L_0x70c79cbb7648 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd29244bde0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7648;  1 drivers
v0x5fd29244bf30_0 .net *"_ivl_21", 0 0, L_0x5fd29297d6a0;  1 drivers
v0x5fd29244aa30_0 .net *"_ivl_7", 3 0, L_0x5fd29297cfc0;  1 drivers
v0x5fd29244ab80_0 .net *"_ivl_9", 3 0, L_0x5fd29297d0b0;  1 drivers
v0x5fd29244acd0_0 .net "s1", 1 0, L_0x5fd29297d420;  1 drivers
v0x5fd29244ae20_0 .net "s2", 3 0, L_0x5fd29297d150;  1 drivers
v0x5fd29244b9f0_0 .net "s3", 7 0, L_0x5fd29297ce80;  1 drivers
L_0x5fd29297ce80 .functor MUXZ 8, L_0x70c79cbb7648, L_0x70c79cbb7600, v0x5fd29291ef10_0, C4<>;
L_0x5fd29297cfc0 .part L_0x5fd29297ce80, 4, 4;
L_0x5fd29297d0b0 .part L_0x5fd29297ce80, 0, 4;
L_0x5fd29297d150 .functor MUXZ 4, L_0x5fd29297d0b0, L_0x5fd29297cfc0, L_0x5fd29297d830, C4<>;
L_0x5fd29297d290 .part L_0x5fd29297d150, 2, 2;
L_0x5fd29297d380 .part L_0x5fd29297d150, 0, 2;
L_0x5fd29297d420 .functor MUXZ 2, L_0x5fd29297d380, L_0x5fd29297d290, L_0x5fd29297d740, C4<>;
L_0x5fd29297d560 .part L_0x5fd29297d420, 1, 1;
L_0x5fd29297d6a0 .part L_0x5fd29297d420, 0, 1;
S_0x5fd292901b60 .scope module, "A_LUT4_B_3" "LUT4" 3 322, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927d06b0 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ecd50 .functor BUFT 1, L_0x5fd29297e2e0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29244fce0_0 .net "A", 0 0, L_0x70c79cbb7768;  1 drivers
v0x5fd29244fe30_0 .net "B", 0 0, L_0x5fd29297e380;  1 drivers
v0x5fd29244ff80_0 .net "C", 0 0, L_0x5fd29297e470;  1 drivers
v0x5fd29244b4b0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd29244b600_0 .net "Z", 0 0, L_0x5fd2929ecd50;  1 drivers
L_0x70c79cbb76d8 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd29244b750_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb76d8;  1 drivers
v0x5fd29244b8a0_0 .net *"_ivl_13", 1 0, L_0x5fd29297ded0;  1 drivers
v0x5fd29244f8f0_0 .net *"_ivl_15", 1 0, L_0x5fd29297dfc0;  1 drivers
v0x5fd292450610_0 .net *"_ivl_19", 0 0, L_0x5fd29297e1a0;  1 drivers
L_0x70c79cbb7720 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd292450760_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7720;  1 drivers
v0x5fd2924508b0_0 .net *"_ivl_21", 0 0, L_0x5fd29297e2e0;  1 drivers
v0x5fd292450a00_0 .net *"_ivl_7", 3 0, L_0x5fd29297dc00;  1 drivers
v0x5fd292450b50_0 .net *"_ivl_9", 3 0, L_0x5fd29297dcf0;  1 drivers
v0x5fd29244f650_0 .net "s1", 1 0, L_0x5fd29297e060;  1 drivers
v0x5fd29244f7a0_0 .net "s2", 3 0, L_0x5fd29297dd90;  1 drivers
v0x5fd2924504c0_0 .net "s3", 7 0, L_0x5fd29297dac0;  1 drivers
L_0x5fd29297dac0 .functor MUXZ 8, L_0x70c79cbb7720, L_0x70c79cbb76d8, v0x5fd29291ef10_0, C4<>;
L_0x5fd29297dc00 .part L_0x5fd29297dac0, 4, 4;
L_0x5fd29297dcf0 .part L_0x5fd29297dac0, 0, 4;
L_0x5fd29297dd90 .functor MUXZ 4, L_0x5fd29297dcf0, L_0x5fd29297dc00, L_0x5fd29297e470, C4<>;
L_0x5fd29297ded0 .part L_0x5fd29297dd90, 2, 2;
L_0x5fd29297dfc0 .part L_0x5fd29297dd90, 0, 2;
L_0x5fd29297e060 .functor MUXZ 2, L_0x5fd29297dfc0, L_0x5fd29297ded0, L_0x5fd29297e380, C4<>;
L_0x5fd29297e1a0 .part L_0x5fd29297e060, 1, 1;
L_0x5fd29297e2e0 .part L_0x5fd29297e060, 0, 1;
S_0x5fd292901e40 .scope module, "A_LUT4_B_4" "LUT4" 3 333, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928a8a80 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ece60 .functor BUFT 1, L_0x5fd29297ee20, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29246aa90_0 .net "A", 0 0, L_0x70c79cbb7840;  1 drivers
v0x5fd292469120_0 .net "B", 0 0, L_0x5fd29297eec0;  1 drivers
v0x5fd292467790_0 .net "C", 0 0, L_0x5fd29297efb0;  1 drivers
v0x5fd292450f60_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2924500d0_0 .net "Z", 0 0, L_0x5fd2929ece60;  1 drivers
L_0x70c79cbb77b0 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd292450220_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb77b0;  1 drivers
v0x5fd292450370_0 .net *"_ivl_13", 1 0, L_0x5fd29297ea10;  1 drivers
v0x5fd29244ed20_0 .net *"_ivl_15", 1 0, L_0x5fd29297eb00;  1 drivers
v0x5fd29244efc0_0 .net *"_ivl_19", 0 0, L_0x5fd29297ece0;  1 drivers
L_0x70c79cbb77f8 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd29244a3a0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb77f8;  1 drivers
v0x5fd29244f110_0 .net *"_ivl_21", 0 0, L_0x5fd29297ee20;  1 drivers
v0x5fd29244a4f0_0 .net *"_ivl_7", 3 0, L_0x5fd29297e740;  1 drivers
v0x5fd292446dd0_0 .net *"_ivl_9", 3 0, L_0x5fd29297e830;  1 drivers
v0x5fd292446c80_0 .net "s1", 1 0, L_0x5fd29297eba0;  1 drivers
v0x5fd292446b30_0 .net "s2", 3 0, L_0x5fd29297e8d0;  1 drivers
v0x5fd292447460_0 .net "s3", 7 0, L_0x5fd29297e600;  1 drivers
L_0x5fd29297e600 .functor MUXZ 8, L_0x70c79cbb77f8, L_0x70c79cbb77b0, v0x5fd29291ef10_0, C4<>;
L_0x5fd29297e740 .part L_0x5fd29297e600, 4, 4;
L_0x5fd29297e830 .part L_0x5fd29297e600, 0, 4;
L_0x5fd29297e8d0 .functor MUXZ 4, L_0x5fd29297e830, L_0x5fd29297e740, L_0x5fd29297efb0, C4<>;
L_0x5fd29297ea10 .part L_0x5fd29297e8d0, 2, 2;
L_0x5fd29297eb00 .part L_0x5fd29297e8d0, 0, 2;
L_0x5fd29297eba0 .functor MUXZ 2, L_0x5fd29297eb00, L_0x5fd29297ea10, L_0x5fd29297eec0, C4<>;
L_0x5fd29297ece0 .part L_0x5fd29297eba0, 1, 1;
L_0x5fd29297ee20 .part L_0x5fd29297eba0, 0, 1;
S_0x5fd29280b260 .scope module, "A_LUT4_B_5" "LUT4" 3 344, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927592a0 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ecf70 .functor BUFT 1, L_0x5fd29297f8d0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29244a100_0 .net "A", 0 0, L_0x70c79cbb7918;  1 drivers
v0x5fd29244fa40_0 .net "B", 0 0, L_0x5fd29297f970;  1 drivers
v0x5fd29244b0c0_0 .net "C", 0 0, L_0x5fd29297fa60;  1 drivers
v0x5fd29244c860_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd292447c40_0 .net "Z", 0 0, L_0x5fd2929ecf70;  1 drivers
L_0x70c79cbb7888 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2923fc790_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7888;  1 drivers
v0x5fd2923f5740_0 .net *"_ivl_13", 1 0, L_0x5fd29297f4c0;  1 drivers
v0x5fd2926ddce0_0 .net *"_ivl_15", 1 0, L_0x5fd29297f5b0;  1 drivers
v0x5fd2926d7330_0 .net *"_ivl_19", 0 0, L_0x5fd29297f790;  1 drivers
L_0x70c79cbb78d0 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2926ed470_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb78d0;  1 drivers
v0x5fd2926e6ac0_0 .net *"_ivl_21", 0 0, L_0x5fd29297f8d0;  1 drivers
v0x5fd2926fcb70_0 .net *"_ivl_7", 3 0, L_0x5fd29297f1f0;  1 drivers
v0x5fd2926f61c0_0 .net *"_ivl_9", 3 0, L_0x5fd29297f2e0;  1 drivers
v0x5fd29270c2a0_0 .net "s1", 1 0, L_0x5fd29297f650;  1 drivers
v0x5fd2927058f0_0 .net "s2", 3 0, L_0x5fd29297f380;  1 drivers
v0x5fd29271b9a0_0 .net "s3", 7 0, L_0x5fd29297e560;  1 drivers
L_0x5fd29297e560 .functor MUXZ 8, L_0x70c79cbb78d0, L_0x70c79cbb7888, v0x5fd29291ef10_0, C4<>;
L_0x5fd29297f1f0 .part L_0x5fd29297e560, 4, 4;
L_0x5fd29297f2e0 .part L_0x5fd29297e560, 0, 4;
L_0x5fd29297f380 .functor MUXZ 4, L_0x5fd29297f2e0, L_0x5fd29297f1f0, L_0x5fd29297fa60, C4<>;
L_0x5fd29297f4c0 .part L_0x5fd29297f380, 2, 2;
L_0x5fd29297f5b0 .part L_0x5fd29297f380, 0, 2;
L_0x5fd29297f650 .functor MUXZ 2, L_0x5fd29297f5b0, L_0x5fd29297f4c0, L_0x5fd29297f970, C4<>;
L_0x5fd29297f790 .part L_0x5fd29297f650, 1, 1;
L_0x5fd29297f8d0 .part L_0x5fd29297f650, 0, 1;
S_0x5fd29280d3d0 .scope module, "A_LUT4_B_6" "LUT4" 3 355, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927337b0 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ed080 .functor BUFT 1, L_0x5fd292980430, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb79f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29272b0a0_0 .net "A", 0 0, L_0x70c79cbb79f0;  1 drivers
v0x5fd2927246f0_0 .net "B", 0 0, L_0x5fd2929804d0;  1 drivers
v0x5fd29273a7a0_0 .net "C", 0 0, L_0x5fd2929805c0;  1 drivers
v0x5fd292733df0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd292749e70_0 .net "Z", 0 0, L_0x5fd2929ed080;  1 drivers
L_0x70c79cbb7960 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2927434c0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7960;  1 drivers
v0x5fd2927598b0_0 .net *"_ivl_13", 1 0, L_0x5fd292980020;  1 drivers
v0x5fd292752f00_0 .net *"_ivl_15", 1 0, L_0x5fd292980110;  1 drivers
v0x5fd292768fb0_0 .net *"_ivl_19", 0 0, L_0x5fd2929802f0;  1 drivers
L_0x70c79cbb79a8 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd292762600_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb79a8;  1 drivers
v0x5fd2927786e0_0 .net *"_ivl_21", 0 0, L_0x5fd292980430;  1 drivers
v0x5fd292771d30_0 .net *"_ivl_7", 3 0, L_0x5fd29297fd50;  1 drivers
v0x5fd292787db0_0 .net *"_ivl_9", 3 0, L_0x5fd29297fe40;  1 drivers
v0x5fd292781400_0 .net "s1", 1 0, L_0x5fd2929801b0;  1 drivers
v0x5fd2927974b0_0 .net "s2", 3 0, L_0x5fd29297fee0;  1 drivers
v0x5fd292790b00_0 .net "s3", 7 0, L_0x5fd29297fc10;  1 drivers
L_0x5fd29297fc10 .functor MUXZ 8, L_0x70c79cbb79a8, L_0x70c79cbb7960, v0x5fd29291ef10_0, C4<>;
L_0x5fd29297fd50 .part L_0x5fd29297fc10, 4, 4;
L_0x5fd29297fe40 .part L_0x5fd29297fc10, 0, 4;
L_0x5fd29297fee0 .functor MUXZ 4, L_0x5fd29297fe40, L_0x5fd29297fd50, L_0x5fd2929805c0, C4<>;
L_0x5fd292980020 .part L_0x5fd29297fee0, 2, 2;
L_0x5fd292980110 .part L_0x5fd29297fee0, 0, 2;
L_0x5fd2929801b0 .functor MUXZ 2, L_0x5fd292980110, L_0x5fd292980020, L_0x5fd2929804d0, C4<>;
L_0x5fd2929802f0 .part L_0x5fd2929801b0, 1, 1;
L_0x5fd292980430 .part L_0x5fd2929801b0, 0, 1;
S_0x5fd29280f540 .scope module, "A_LUT4_B_7" "LUT4" 3 366, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29272b160 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ed190 .functor BUFT 1, L_0x5fd292980fa0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927a0200_0 .net "A", 0 0, L_0x70c79cbb7ac8;  1 drivers
v0x5fd2927b62b0_0 .net "B", 0 0, L_0x5fd292981040;  1 drivers
v0x5fd2927af900_0 .net "C", 0 0, L_0x5fd292981130;  1 drivers
v0x5fd2927c59b0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2927bf000_0 .net "Z", 0 0, L_0x5fd2929ed190;  1 drivers
L_0x70c79cbb7a38 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2927c97e0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7a38;  1 drivers
v0x5fd2927ca490_0 .net *"_ivl_13", 1 0, L_0x5fd292980b90;  1 drivers
v0x5fd2927cbc90_0 .net *"_ivl_15", 1 0, L_0x5fd292980c80;  1 drivers
v0x5fd2927cda40_0 .net *"_ivl_19", 0 0, L_0x5fd292980e60;  1 drivers
L_0x70c79cbb7a80 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2927cf7f0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7a80;  1 drivers
v0x5fd2927d15a0_0 .net *"_ivl_21", 0 0, L_0x5fd292980fa0;  1 drivers
v0x5fd2927d3350_0 .net *"_ivl_7", 3 0, L_0x5fd2929808c0;  1 drivers
v0x5fd2927d5100_0 .net *"_ivl_9", 3 0, L_0x5fd2929809b0;  1 drivers
v0x5fd2927d6eb0_0 .net "s1", 1 0, L_0x5fd292980d20;  1 drivers
v0x5fd2927d8c60_0 .net "s2", 3 0, L_0x5fd292980a50;  1 drivers
v0x5fd2927daa10_0 .net "s3", 7 0, L_0x5fd292980780;  1 drivers
L_0x5fd292980780 .functor MUXZ 8, L_0x70c79cbb7a80, L_0x70c79cbb7a38, v0x5fd29291ef10_0, C4<>;
L_0x5fd2929808c0 .part L_0x5fd292980780, 4, 4;
L_0x5fd2929809b0 .part L_0x5fd292980780, 0, 4;
L_0x5fd292980a50 .functor MUXZ 4, L_0x5fd2929809b0, L_0x5fd2929808c0, L_0x5fd292981130, C4<>;
L_0x5fd292980b90 .part L_0x5fd292980a50, 2, 2;
L_0x5fd292980c80 .part L_0x5fd292980a50, 0, 2;
L_0x5fd292980d20 .functor MUXZ 2, L_0x5fd292980c80, L_0x5fd292980b90, L_0x5fd292981040, C4<>;
L_0x5fd292980e60 .part L_0x5fd292980d20, 1, 1;
L_0x5fd292980fa0 .part L_0x5fd292980d20, 0, 1;
S_0x5fd2929005c0 .scope module, "A_LUT4_B_8" "LUT4" 3 377, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927a02c0 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ed2a0 .functor BUFT 1, L_0x5fd292981b20, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927dc7c0_0 .net "A", 0 0, L_0x70c79cbb7ba0;  1 drivers
v0x5fd2927de570_0 .net "B", 0 0, L_0x5fd292981bc0;  1 drivers
v0x5fd2927e0320_0 .net "C", 0 0, L_0x5fd292981cb0;  1 drivers
v0x5fd2927e20d0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2927e3e80_0 .net "Z", 0 0, L_0x5fd2929ed2a0;  1 drivers
L_0x70c79cbb7b10 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2927e5c30_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7b10;  1 drivers
v0x5fd2927e79e0_0 .net *"_ivl_13", 1 0, L_0x5fd292981710;  1 drivers
v0x5fd2927e9790_0 .net *"_ivl_15", 1 0, L_0x5fd292981800;  1 drivers
v0x5fd2927eb540_0 .net *"_ivl_19", 0 0, L_0x5fd2929819e0;  1 drivers
L_0x70c79cbb7b58 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2927ed2f0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7b58;  1 drivers
v0x5fd2927ef0a0_0 .net *"_ivl_21", 0 0, L_0x5fd292981b20;  1 drivers
v0x5fd2927f0e50_0 .net *"_ivl_7", 3 0, L_0x5fd292981440;  1 drivers
v0x5fd2927f2c00_0 .net *"_ivl_9", 3 0, L_0x5fd292981530;  1 drivers
v0x5fd2927f49b0_0 .net "s1", 1 0, L_0x5fd2929818a0;  1 drivers
v0x5fd2927f6760_0 .net "s2", 3 0, L_0x5fd2929815d0;  1 drivers
v0x5fd2927f8510_0 .net "s3", 7 0, L_0x5fd292981300;  1 drivers
L_0x5fd292981300 .functor MUXZ 8, L_0x70c79cbb7b58, L_0x70c79cbb7b10, v0x5fd29291ef10_0, C4<>;
L_0x5fd292981440 .part L_0x5fd292981300, 4, 4;
L_0x5fd292981530 .part L_0x5fd292981300, 0, 4;
L_0x5fd2929815d0 .functor MUXZ 4, L_0x5fd292981530, L_0x5fd292981440, L_0x5fd292981cb0, C4<>;
L_0x5fd292981710 .part L_0x5fd2929815d0, 2, 2;
L_0x5fd292981800 .part L_0x5fd2929815d0, 0, 2;
L_0x5fd2929818a0 .functor MUXZ 2, L_0x5fd292981800, L_0x5fd292981710, L_0x5fd292981bc0, C4<>;
L_0x5fd2929819e0 .part L_0x5fd2929818a0, 1, 1;
L_0x5fd292981b20 .part L_0x5fd2929818a0, 0, 1;
S_0x5fd2928fed40 .scope module, "A_LUT4_B_9" "LUT4" 3 388, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927de630 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ed3b0 .functor BUFT 1, L_0x5fd2929826b0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927fc070_0 .net "A", 0 0, L_0x70c79cbb7c78;  1 drivers
v0x5fd2927fde20_0 .net "B", 0 0, L_0x5fd292982750;  1 drivers
v0x5fd2927ffbd0_0 .net "C", 0 0, L_0x5fd292982840;  1 drivers
v0x5fd292801980_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd292807b10_0 .net "Z", 0 0, L_0x5fd2929ed3b0;  1 drivers
L_0x70c79cbb7be8 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd292809dd0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7be8;  1 drivers
v0x5fd29280bf40_0 .net *"_ivl_13", 1 0, L_0x5fd2929822a0;  1 drivers
v0x5fd29280e0b0_0 .net *"_ivl_15", 1 0, L_0x5fd292982390;  1 drivers
v0x5fd2928259c0_0 .net *"_ivl_19", 0 0, L_0x5fd292982570;  1 drivers
L_0x70c79cbb7c30 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd29284a7f0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7c30;  1 drivers
v0x5fd29284be10_0 .net *"_ivl_21", 0 0, L_0x5fd2929826b0;  1 drivers
v0x5fd292854840_0 .net *"_ivl_7", 3 0, L_0x5fd292981fd0;  1 drivers
v0x5fd29285d6a0_0 .net *"_ivl_9", 3 0, L_0x5fd2929820c0;  1 drivers
v0x5fd29285e470_0 .net "s1", 1 0, L_0x5fd292982430;  1 drivers
v0x5fd2928671e0_0 .net "s2", 3 0, L_0x5fd292982160;  1 drivers
v0x5fd292874320_0 .net "s3", 7 0, L_0x5fd292981e90;  1 drivers
L_0x5fd292981e90 .functor MUXZ 8, L_0x70c79cbb7c30, L_0x70c79cbb7be8, v0x5fd29291ef10_0, C4<>;
L_0x5fd292981fd0 .part L_0x5fd292981e90, 4, 4;
L_0x5fd2929820c0 .part L_0x5fd292981e90, 0, 4;
L_0x5fd292982160 .functor MUXZ 4, L_0x5fd2929820c0, L_0x5fd292981fd0, L_0x5fd292982840, C4<>;
L_0x5fd2929822a0 .part L_0x5fd292982160, 2, 2;
L_0x5fd292982390 .part L_0x5fd292982160, 0, 2;
L_0x5fd292982430 .functor MUXZ 2, L_0x5fd292982390, L_0x5fd2929822a0, L_0x5fd292982750, C4<>;
L_0x5fd292982570 .part L_0x5fd292982430, 1, 1;
L_0x5fd2929826b0 .part L_0x5fd292982430, 0, 1;
S_0x5fd2928ff0c0 .scope module, "B_LUT4_B" "LUT4" 3 399, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927ffca0 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ed4c0 .functor BUFT 1, L_0x5fd292983590, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292874610_0 .net "A", 0 0, L_0x70c79cbb7d50;  1 drivers
v0x5fd2928762f0_0 .net "B", 0 0, L_0x5fd292983630;  1 drivers
v0x5fd29287fa10_0 .net "C", 0 0, L_0x5fd292983880;  1 drivers
v0x5fd2928853f0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd292885740_0 .net "Z", 0 0, L_0x5fd2929ed4c0;  1 drivers
L_0x70c79cbb7cc0 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd292887580_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7cc0;  1 drivers
v0x5fd292889300_0 .net *"_ivl_13", 1 0, L_0x5fd292983180;  1 drivers
v0x5fd292892dd0_0 .net *"_ivl_15", 1 0, L_0x5fd292983270;  1 drivers
v0x5fd292894c10_0 .net *"_ivl_19", 0 0, L_0x5fd292983450;  1 drivers
L_0x70c79cbb7d08 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2928969c0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7d08;  1 drivers
v0x5fd292898770_0 .net *"_ivl_21", 0 0, L_0x5fd292983590;  1 drivers
v0x5fd29289a520_0 .net *"_ivl_7", 3 0, L_0x5fd292982e50;  1 drivers
v0x5fd29289c2d0_0 .net *"_ivl_9", 3 0, L_0x5fd292982f40;  1 drivers
v0x5fd29289e080_0 .net "s1", 1 0, L_0x5fd292983310;  1 drivers
v0x5fd29289fe30_0 .net "s2", 3 0, L_0x5fd292982fe0;  1 drivers
v0x5fd2928a1be0_0 .net "s3", 7 0, L_0x5fd292982ce0;  1 drivers
L_0x5fd292982ce0 .functor MUXZ 8, L_0x70c79cbb7d08, L_0x70c79cbb7cc0, v0x5fd29291ef10_0, C4<>;
L_0x5fd292982e50 .part L_0x5fd292982ce0, 4, 4;
L_0x5fd292982f40 .part L_0x5fd292982ce0, 0, 4;
L_0x5fd292982fe0 .functor MUXZ 4, L_0x5fd292982f40, L_0x5fd292982e50, L_0x5fd292983880, C4<>;
L_0x5fd292983180 .part L_0x5fd292982fe0, 2, 2;
L_0x5fd292983270 .part L_0x5fd292982fe0, 0, 2;
L_0x5fd292983310 .functor MUXZ 2, L_0x5fd292983270, L_0x5fd292983180, L_0x5fd292983630, C4<>;
L_0x5fd292983450 .part L_0x5fd292983310, 1, 1;
L_0x5fd292983590 .part L_0x5fd292983310, 0, 1;
S_0x5fd2928ff440 .scope module, "B_LUT4_B_1" "LUT4" 3 410, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292807bd0 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ed5d0 .functor BUFT 1, L_0x5fd292984220, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29244fb90_0 .net "A", 0 0, L_0x70c79cbb7e28;  1 drivers
v0x5fd2928a5ab0_0 .net "B", 0 0, L_0x5fd2929842c0;  1 drivers
v0x5fd2928a7ba0_0 .net "C", 0 0, L_0x5fd2929844d0;  1 drivers
v0x5fd2928a9c90_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2928aba40_0 .net "Z", 0 0, L_0x5fd2929ed5d0;  1 drivers
L_0x70c79cbb7d98 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2928adb30_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7d98;  1 drivers
v0x5fd2928afc20_0 .net *"_ivl_13", 1 0, L_0x5fd292983e10;  1 drivers
v0x5fd2928b1d10_0 .net *"_ivl_15", 1 0, L_0x5fd292983f00;  1 drivers
v0x5fd2928b3e00_0 .net *"_ivl_19", 0 0, L_0x5fd2929840e0;  1 drivers
L_0x70c79cbb7de0 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2928b5ef0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7de0;  1 drivers
v0x5fd2928b7fe0_0 .net *"_ivl_21", 0 0, L_0x5fd292984220;  1 drivers
v0x5fd2928ba0d0_0 .net *"_ivl_7", 3 0, L_0x5fd292983ae0;  1 drivers
v0x5fd2928bc1c0_0 .net *"_ivl_9", 3 0, L_0x5fd292983bd0;  1 drivers
v0x5fd2928be2b0_0 .net "s1", 1 0, L_0x5fd292983fa0;  1 drivers
v0x5fd2928c03a0_0 .net "s2", 3 0, L_0x5fd292983c70;  1 drivers
v0x5fd2928c2150_0 .net "s3", 7 0, L_0x5fd292983970;  1 drivers
L_0x5fd292983970 .functor MUXZ 8, L_0x70c79cbb7de0, L_0x70c79cbb7d98, v0x5fd29291ef10_0, C4<>;
L_0x5fd292983ae0 .part L_0x5fd292983970, 4, 4;
L_0x5fd292983bd0 .part L_0x5fd292983970, 0, 4;
L_0x5fd292983c70 .functor MUXZ 4, L_0x5fd292983bd0, L_0x5fd292983ae0, L_0x5fd2929844d0, C4<>;
L_0x5fd292983e10 .part L_0x5fd292983c70, 2, 2;
L_0x5fd292983f00 .part L_0x5fd292983c70, 0, 2;
L_0x5fd292983fa0 .functor MUXZ 2, L_0x5fd292983f00, L_0x5fd292983e10, L_0x5fd2929842c0, C4<>;
L_0x5fd2929840e0 .part L_0x5fd292983fa0, 1, 1;
L_0x5fd292984220 .part L_0x5fd292983fa0, 0, 1;
S_0x5fd2928ff7c0 .scope module, "B_LUT4_B_10" "LUT4" 3 421, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928a7c70 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ed6e0 .functor BUFT 1, L_0x5fd292984e90, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c6330_0 .net "A", 0 0, L_0x70c79cbb7f00;  1 drivers
v0x5fd2928c80e0_0 .net "B", 0 0, L_0x5fd292984f30;  1 drivers
v0x5fd2928c9e90_0 .net "C", 0 0, L_0x5fd2929843b0;  1 drivers
v0x5fd2928cbc40_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2928cd9f0_0 .net "Z", 0 0, L_0x5fd2929ed6e0;  1 drivers
L_0x70c79cbb7e70 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2928cf7a0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7e70;  1 drivers
v0x5fd2928d2030_0 .net *"_ivl_13", 1 0, L_0x5fd292984a80;  1 drivers
v0x5fd2928d3b30_0 .net *"_ivl_15", 1 0, L_0x5fd292984b70;  1 drivers
v0x5fd2928d5c20_0 .net *"_ivl_19", 0 0, L_0x5fd292984d50;  1 drivers
L_0x70c79cbb7eb8 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2928d7d10_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7eb8;  1 drivers
v0x5fd2928d9e00_0 .net *"_ivl_21", 0 0, L_0x5fd292984e90;  1 drivers
v0x5fd2928dbef0_0 .net *"_ivl_7", 3 0, L_0x5fd292984750;  1 drivers
v0x5fd2928ddfe0_0 .net *"_ivl_9", 3 0, L_0x5fd292984840;  1 drivers
v0x5fd2928e00d0_0 .net "s1", 1 0, L_0x5fd292984c10;  1 drivers
v0x5fd2928e21c0_0 .net "s2", 3 0, L_0x5fd2929848e0;  1 drivers
v0x5fd2928e42b0_0 .net "s3", 7 0, L_0x5fd292984610;  1 drivers
L_0x5fd292984610 .functor MUXZ 8, L_0x70c79cbb7eb8, L_0x70c79cbb7e70, v0x5fd29291ef10_0, C4<>;
L_0x5fd292984750 .part L_0x5fd292984610, 4, 4;
L_0x5fd292984840 .part L_0x5fd292984610, 0, 4;
L_0x5fd2929848e0 .functor MUXZ 4, L_0x5fd292984840, L_0x5fd292984750, L_0x5fd2929843b0, C4<>;
L_0x5fd292984a80 .part L_0x5fd2929848e0, 2, 2;
L_0x5fd292984b70 .part L_0x5fd2929848e0, 0, 2;
L_0x5fd292984c10 .functor MUXZ 2, L_0x5fd292984b70, L_0x5fd292984a80, L_0x5fd292984f30, C4<>;
L_0x5fd292984d50 .part L_0x5fd292984c10, 1, 1;
L_0x5fd292984e90 .part L_0x5fd292984c10, 0, 1;
S_0x5fd2928ffb40 .scope module, "B_LUT4_B_11" "LUT4" 3 432, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928c63f0 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ed7f0 .functor BUFT 1, L_0x5fd292985980, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb7fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928e8490_0 .net "A", 0 0, L_0x70c79cbb7fd8;  1 drivers
v0x5fd2928ea580_0 .net "B", 0 0, L_0x5fd292985a20;  1 drivers
v0x5fd2928ec670_0 .net "C", 0 0, L_0x5fd292985c50;  1 drivers
v0x5fd2928d1be0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2928fa040_0 .net "Z", 0 0, L_0x5fd2929ed7f0;  1 drivers
L_0x70c79cbb7f48 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd292900d10_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb7f48;  1 drivers
v0x5fd292901240_0 .net *"_ivl_13", 1 0, L_0x5fd292985570;  1 drivers
v0x5fd29288a990_0 .net *"_ivl_15", 1 0, L_0x5fd292985660;  1 drivers
v0x5fd292888c10_0 .net *"_ivl_19", 0 0, L_0x5fd292985840;  1 drivers
L_0x70c79cbb7f90 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd292886e90_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb7f90;  1 drivers
v0x5fd292873fe0_0 .net *"_ivl_21", 0 0, L_0x5fd292985980;  1 drivers
v0x5fd292688d70_0 .net *"_ivl_7", 3 0, L_0x5fd292985240;  1 drivers
v0x5fd29285e110_0 .net *"_ivl_9", 3 0, L_0x5fd292985330;  1 drivers
v0x5fd29284ba80_0 .net "s1", 1 0, L_0x5fd292985700;  1 drivers
v0x5fd29284ad90_0 .net "s2", 3 0, L_0x5fd2929853d0;  1 drivers
v0x5fd292684b10_0 .net "s3", 7 0, L_0x5fd292985150;  1 drivers
L_0x5fd292985150 .functor MUXZ 8, L_0x70c79cbb7f90, L_0x70c79cbb7f48, v0x5fd29291ef10_0, C4<>;
L_0x5fd292985240 .part L_0x5fd292985150, 4, 4;
L_0x5fd292985330 .part L_0x5fd292985150, 0, 4;
L_0x5fd2929853d0 .functor MUXZ 4, L_0x5fd292985330, L_0x5fd292985240, L_0x5fd292985c50, C4<>;
L_0x5fd292985570 .part L_0x5fd2929853d0, 2, 2;
L_0x5fd292985660 .part L_0x5fd2929853d0, 0, 2;
L_0x5fd292985700 .functor MUXZ 2, L_0x5fd292985660, L_0x5fd292985570, L_0x5fd292985a20, C4<>;
L_0x5fd292985840 .part L_0x5fd292985700, 1, 1;
L_0x5fd292985980 .part L_0x5fd292985700, 0, 1;
S_0x5fd2928ffec0 .scope module, "B_LUT4_B_12" "LUT4" 3 443, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928e8550 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ed900 .functor BUFT 1, L_0x5fd2929865a0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb80b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292842570_0 .net "A", 0 0, L_0x70c79cbb80b0;  1 drivers
v0x5fd292841820_0 .net "B", 0 0, L_0x5fd292986640;  1 drivers
v0x5fd2928418c0_0 .net "C", 0 0, L_0x5fd292986880;  1 drivers
v0x5fd29283d0e0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd29283d180_0 .net "Z", 0 0, L_0x5fd2929ed900;  1 drivers
L_0x70c79cbb8020 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2928389a0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8020;  1 drivers
v0x5fd292834260_0 .net *"_ivl_13", 1 0, L_0x5fd292986190;  1 drivers
v0x5fd29282fbc0_0 .net *"_ivl_15", 1 0, L_0x5fd292986280;  1 drivers
v0x5fd29282b860_0 .net *"_ivl_19", 0 0, L_0x5fd292986460;  1 drivers
L_0x70c79cbb8068 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2926808b0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb8068;  1 drivers
v0x5fd29281cb80_0 .net *"_ivl_21", 0 0, L_0x5fd2929865a0;  1 drivers
v0x5fd292818510_0 .net *"_ivl_7", 3 0, L_0x5fd292985e60;  1 drivers
v0x5fd292813dd0_0 .net *"_ivl_9", 3 0, L_0x5fd292985f50;  1 drivers
v0x5fd29280fbe0_0 .net "s1", 1 0, L_0x5fd292986320;  1 drivers
v0x5fd29280da40_0 .net "s2", 3 0, L_0x5fd292985ff0;  1 drivers
v0x5fd29280b8d0_0 .net "s3", 7 0, L_0x5fd292985d40;  1 drivers
L_0x5fd292985d40 .functor MUXZ 8, L_0x70c79cbb8068, L_0x70c79cbb8020, v0x5fd29291ef10_0, C4<>;
L_0x5fd292985e60 .part L_0x5fd292985d40, 4, 4;
L_0x5fd292985f50 .part L_0x5fd292985d40, 0, 4;
L_0x5fd292985ff0 .functor MUXZ 4, L_0x5fd292985f50, L_0x5fd292985e60, L_0x5fd292986880, C4<>;
L_0x5fd292986190 .part L_0x5fd292985ff0, 2, 2;
L_0x5fd292986280 .part L_0x5fd292985ff0, 0, 2;
L_0x5fd292986320 .functor MUXZ 2, L_0x5fd292986280, L_0x5fd292986190, L_0x5fd292986640, C4<>;
L_0x5fd292986460 .part L_0x5fd292986320, 1, 1;
L_0x5fd2929865a0 .part L_0x5fd292986320, 0, 1;
S_0x5fd292900240 .scope module, "B_LUT4_B_13" "LUT4" 3 454, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292886f70 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929eda10 .functor BUFT 1, L_0x5fd292987220, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb8188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928097c0_0 .net "A", 0 0, L_0x70c79cbb8188;  1 drivers
v0x5fd29267c650_0 .net "B", 0 0, L_0x5fd2929872c0;  1 drivers
v0x5fd29267c6f0_0 .net "C", 0 0, L_0x5fd292987510;  1 drivers
v0x5fd2928030c0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd292803160_0 .net "Z", 0 0, L_0x5fd2929eda10;  1 drivers
L_0x70c79cbb80f8 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd292801310_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb80f8;  1 drivers
v0x5fd2927ff560_0 .net *"_ivl_13", 1 0, L_0x5fd292986e10;  1 drivers
v0x5fd2927fba00_0 .net *"_ivl_15", 1 0, L_0x5fd292986f00;  1 drivers
v0x5fd2927f9c50_0 .net *"_ivl_19", 0 0, L_0x5fd2929870e0;  1 drivers
L_0x70c79cbb8140 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2927f7ea0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb8140;  1 drivers
v0x5fd2927f60f0_0 .net *"_ivl_21", 0 0, L_0x5fd292987220;  1 drivers
v0x5fd2927f4340_0 .net *"_ivl_7", 3 0, L_0x5fd292986ae0;  1 drivers
v0x5fd2927f2590_0 .net *"_ivl_9", 3 0, L_0x5fd292986bd0;  1 drivers
v0x5fd2927f07e0_0 .net "s1", 1 0, L_0x5fd292986fa0;  1 drivers
v0x5fd2927eea30_0 .net "s2", 3 0, L_0x5fd292986c70;  1 drivers
v0x5fd2927ecc80_0 .net "s3", 7 0, L_0x5fd292986970;  1 drivers
L_0x5fd292986970 .functor MUXZ 8, L_0x70c79cbb8140, L_0x70c79cbb80f8, v0x5fd29291ef10_0, C4<>;
L_0x5fd292986ae0 .part L_0x5fd292986970, 4, 4;
L_0x5fd292986bd0 .part L_0x5fd292986970, 0, 4;
L_0x5fd292986c70 .functor MUXZ 4, L_0x5fd292986bd0, L_0x5fd292986ae0, L_0x5fd292987510, C4<>;
L_0x5fd292986e10 .part L_0x5fd292986c70, 2, 2;
L_0x5fd292986f00 .part L_0x5fd292986c70, 0, 2;
L_0x5fd292986fa0 .functor MUXZ 2, L_0x5fd292986f00, L_0x5fd292986e10, L_0x5fd2929872c0, C4<>;
L_0x5fd2929870e0 .part L_0x5fd292986fa0, 1, 1;
L_0x5fd292987220 .part L_0x5fd292986fa0, 0, 1;
S_0x5fd2928fe9c0 .scope module, "B_LUT4_B_14" "LUT4" 3 465, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29284ae70 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929edb20 .functor BUFT 1, L_0x5fd292987eb0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb8260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927eaf60_0 .net "A", 0 0, L_0x70c79cbb8260;  1 drivers
v0x5fd2926783f0_0 .net "B", 0 0, L_0x5fd292987f50;  1 drivers
v0x5fd292678490_0 .net "C", 0 0, L_0x5fd2929881b0;  1 drivers
v0x5fd2927e1a60_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2927e1b00_0 .net "Z", 0 0, L_0x5fd2929edb20;  1 drivers
L_0x70c79cbb81d0 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2927dfcb0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb81d0;  1 drivers
v0x5fd2927dc150_0 .net *"_ivl_13", 1 0, L_0x5fd292987aa0;  1 drivers
v0x5fd2927da3a0_0 .net *"_ivl_15", 1 0, L_0x5fd292987b90;  1 drivers
v0x5fd29265b320_0 .net *"_ivl_19", 0 0, L_0x5fd292987d70;  1 drivers
L_0x70c79cbb8218 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2927d85f0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb8218;  1 drivers
v0x5fd2927d6840_0 .net *"_ivl_21", 0 0, L_0x5fd292987eb0;  1 drivers
v0x5fd2927d2ce0_0 .net *"_ivl_7", 3 0, L_0x5fd292987770;  1 drivers
v0x5fd2927cd3d0_0 .net *"_ivl_9", 3 0, L_0x5fd292987860;  1 drivers
v0x5fd2927cb620_0 .net "s1", 1 0, L_0x5fd292987c30;  1 drivers
v0x5fd292674190_0 .net "s2", 3 0, L_0x5fd292987900;  1 drivers
v0x5fd29266bcd0_0 .net "s3", 7 0, L_0x5fd292987600;  1 drivers
L_0x5fd292987600 .functor MUXZ 8, L_0x70c79cbb8218, L_0x70c79cbb81d0, v0x5fd29291ef10_0, C4<>;
L_0x5fd292987770 .part L_0x5fd292987600, 4, 4;
L_0x5fd292987860 .part L_0x5fd292987600, 0, 4;
L_0x5fd292987900 .functor MUXZ 4, L_0x5fd292987860, L_0x5fd292987770, L_0x5fd2929881b0, C4<>;
L_0x5fd292987aa0 .part L_0x5fd292987900, 2, 2;
L_0x5fd292987b90 .part L_0x5fd292987900, 0, 2;
L_0x5fd292987c30 .functor MUXZ 2, L_0x5fd292987b90, L_0x5fd292987aa0, L_0x5fd292987f50, C4<>;
L_0x5fd292987d70 .part L_0x5fd292987c30, 1, 1;
L_0x5fd292987eb0 .part L_0x5fd292987c30, 0, 1;
S_0x5fd292806e60 .scope module, "B_LUT4_B_2" "LUT4" 3 476, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29281cc60 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929edc30 .functor BUFT 1, L_0x5fd292988b50, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb8338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292667b00_0 .net "A", 0 0, L_0x70c79cbb8338;  1 drivers
v0x5fd2926d2b80_0 .net "B", 0 0, L_0x5fd292988bf0;  1 drivers
v0x5fd2926d2c20_0 .net "C", 0 0, L_0x5fd292988e60;  1 drivers
v0x5fd2926ce920_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2926ce9c0_0 .net "Z", 0 0, L_0x5fd2929edc30;  1 drivers
L_0x70c79cbb82a8 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2926ca6c0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb82a8;  1 drivers
v0x5fd292663810_0 .net *"_ivl_13", 1 0, L_0x5fd292988740;  1 drivers
v0x5fd2926c6460_0 .net *"_ivl_15", 1 0, L_0x5fd292988830;  1 drivers
v0x5fd2926bdfa0_0 .net *"_ivl_19", 0 0, L_0x5fd292988a10;  1 drivers
L_0x70c79cbb82f0 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2926b9d40_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb82f0;  1 drivers
v0x5fd2926b5ae0_0 .net *"_ivl_21", 0 0, L_0x5fd292988b50;  1 drivers
v0x5fd2926a0f00_0 .net *"_ivl_7", 3 0, L_0x5fd292988410;  1 drivers
v0x5fd29265f5b0_0 .net *"_ivl_9", 3 0, L_0x5fd292988500;  1 drivers
v0x5fd29269cca0_0 .net "s1", 1 0, L_0x5fd2929888d0;  1 drivers
v0x5fd292698a10_0 .net "s2", 3 0, L_0x5fd2929885a0;  1 drivers
v0x5fd2928f9d00_0 .net "s3", 7 0, L_0x5fd2929882a0;  1 drivers
L_0x5fd2929882a0 .functor MUXZ 8, L_0x70c79cbb82f0, L_0x70c79cbb82a8, v0x5fd29291ef10_0, C4<>;
L_0x5fd292988410 .part L_0x5fd2929882a0, 4, 4;
L_0x5fd292988500 .part L_0x5fd2929882a0, 0, 4;
L_0x5fd2929885a0 .functor MUXZ 4, L_0x5fd292988500, L_0x5fd292988410, L_0x5fd292988e60, C4<>;
L_0x5fd292988740 .part L_0x5fd2929885a0, 2, 2;
L_0x5fd292988830 .part L_0x5fd2929885a0, 0, 2;
L_0x5fd2929888d0 .functor MUXZ 2, L_0x5fd292988830, L_0x5fd292988740, L_0x5fd292988bf0, C4<>;
L_0x5fd292988a10 .part L_0x5fd2929888d0, 1, 1;
L_0x5fd292988b50 .part L_0x5fd2929888d0, 0, 1;
S_0x5fd2928b5880 .scope module, "B_LUT4_B_3" "LUT4" 3 487, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927ff640 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929edd40 .functor BUFT 1, L_0x5fd292989800, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb8410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928ec090_0 .net "A", 0 0, L_0x70c79cbb8410;  1 drivers
v0x5fd2928e9f10_0 .net "B", 0 0, L_0x5fd2929898a0;  1 drivers
v0x5fd2928e9fb0_0 .net "C", 0 0, L_0x5fd292989b20;  1 drivers
v0x5fd2928e7e20_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2928e7ec0_0 .net "Z", 0 0, L_0x5fd2929edd40;  1 drivers
L_0x70c79cbb8380 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2928e5d30_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8380;  1 drivers
v0x5fd2928e1b50_0 .net *"_ivl_13", 1 0, L_0x5fd2929893f0;  1 drivers
v0x5fd2928dfa60_0 .net *"_ivl_15", 1 0, L_0x5fd2929894e0;  1 drivers
v0x5fd2928d9790_0 .net *"_ivl_19", 0 0, L_0x5fd2929896c0;  1 drivers
L_0x70c79cbb83c8 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd292695490_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb83c8;  1 drivers
v0x5fd2928d55b0_0 .net *"_ivl_21", 0 0, L_0x5fd292989800;  1 drivers
v0x5fd2928d34c0_0 .net *"_ivl_7", 3 0, L_0x5fd2929890c0;  1 drivers
v0x5fd2928d0ee0_0 .net *"_ivl_9", 3 0, L_0x5fd2929891b0;  1 drivers
v0x5fd2928cf130_0 .net "s1", 1 0, L_0x5fd292989580;  1 drivers
v0x5fd2928cd380_0 .net "s2", 3 0, L_0x5fd292989250;  1 drivers
v0x5fd2928cb5d0_0 .net "s3", 7 0, L_0x5fd292988f50;  1 drivers
L_0x5fd292988f50 .functor MUXZ 8, L_0x70c79cbb83c8, L_0x70c79cbb8380, v0x5fd29291ef10_0, C4<>;
L_0x5fd2929890c0 .part L_0x5fd292988f50, 4, 4;
L_0x5fd2929891b0 .part L_0x5fd292988f50, 0, 4;
L_0x5fd292989250 .functor MUXZ 4, L_0x5fd2929891b0, L_0x5fd2929890c0, L_0x5fd292989b20, C4<>;
L_0x5fd2929893f0 .part L_0x5fd292989250, 2, 2;
L_0x5fd2929894e0 .part L_0x5fd292989250, 0, 2;
L_0x5fd292989580 .functor MUXZ 2, L_0x5fd2929894e0, L_0x5fd2929893f0, L_0x5fd2929898a0, C4<>;
L_0x5fd2929896c0 .part L_0x5fd292989580, 1, 1;
L_0x5fd292989800 .part L_0x5fd292989580, 0, 1;
S_0x5fd2928fd090 .scope module, "B_LUT4_B_4" "LUT4" 3 498, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927f4420 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ede50 .functor BUFT 1, L_0x5fd29298a4c0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb84e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c98b0_0 .net "A", 0 0, L_0x70c79cbb84e8;  1 drivers
v0x5fd2928c7a70_0 .net "B", 0 0, L_0x5fd29298a560;  1 drivers
v0x5fd2928c7b10_0 .net "C", 0 0, L_0x5fd29298a7f0;  1 drivers
v0x5fd2928c5cc0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2928c5d60_0 .net "Z", 0 0, L_0x5fd2929ede50;  1 drivers
L_0x70c79cbb8458 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c3bd0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8458;  1 drivers
v0x5fd2928c1ae0_0 .net *"_ivl_13", 1 0, L_0x5fd29298a0b0;  1 drivers
v0x5fd2928bfd30_0 .net *"_ivl_15", 1 0, L_0x5fd29298a1a0;  1 drivers
v0x5fd2928bdc40_0 .net *"_ivl_19", 0 0, L_0x5fd29298a380;  1 drivers
L_0x70c79cbb84a0 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2928bbb50_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb84a0;  1 drivers
v0x5fd2928b9a60_0 .net *"_ivl_21", 0 0, L_0x5fd29298a4c0;  1 drivers
v0x5fd292691230_0 .net *"_ivl_7", 3 0, L_0x5fd292989d80;  1 drivers
v0x5fd2928af5b0_0 .net *"_ivl_9", 3 0, L_0x5fd292989e70;  1 drivers
v0x5fd2928ad4c0_0 .net "s1", 1 0, L_0x5fd29298a240;  1 drivers
v0x5fd2928a9620_0 .net "s2", 3 0, L_0x5fd292989f10;  1 drivers
v0x5fd2928a7530_0 .net "s3", 7 0, L_0x5fd292989c10;  1 drivers
L_0x5fd292989c10 .functor MUXZ 8, L_0x70c79cbb84a0, L_0x70c79cbb8458, v0x5fd29291ef10_0, C4<>;
L_0x5fd292989d80 .part L_0x5fd292989c10, 4, 4;
L_0x5fd292989e70 .part L_0x5fd292989c10, 0, 4;
L_0x5fd292989f10 .functor MUXZ 4, L_0x5fd292989e70, L_0x5fd292989d80, L_0x5fd29298a7f0, C4<>;
L_0x5fd29298a0b0 .part L_0x5fd292989f10, 2, 2;
L_0x5fd29298a1a0 .part L_0x5fd292989f10, 0, 2;
L_0x5fd29298a240 .functor MUXZ 2, L_0x5fd29298a1a0, L_0x5fd29298a0b0, L_0x5fd29298a560, C4<>;
L_0x5fd29298a380 .part L_0x5fd29298a240, 1, 1;
L_0x5fd29298a4c0 .part L_0x5fd29298a240, 0, 1;
S_0x5fd2928fd410 .scope module, "B_LUT4_B_5" "LUT4" 3 509, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927da480 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929edf60 .functor BUFT 1, L_0x5fd29298b050, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb85c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928a54d0_0 .net "A", 0 0, L_0x70c79cbb85c0;  1 drivers
v0x5fd2928a3350_0 .net "B", 0 0, L_0x5fd29298b0f0;  1 drivers
v0x5fd2928a33f0_0 .net "C", 0 0, L_0x5fd29298b340;  1 drivers
v0x5fd2928a1570_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2928a1610_0 .net "Z", 0 0, L_0x5fd2929edf60;  1 drivers
L_0x70c79cbb8530 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd29289da10_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8530;  1 drivers
v0x5fd29268cfd0_0 .net *"_ivl_13", 1 0, L_0x5fd29298ad80;  1 drivers
v0x5fd292898100_0 .net *"_ivl_15", 1 0, L_0x5fd29298ae70;  1 drivers
v0x5fd292896350_0 .net *"_ivl_19", 0 0, L_0x5fd29298afb0;  1 drivers
L_0x70c79cbb8578 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2928945a0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb8578;  1 drivers
v0x5fd2928ed2a0_0 .net *"_ivl_21", 0 0, L_0x5fd29298b050;  1 drivers
v0x5fd2928eb1b0_0 .net *"_ivl_7", 3 0, L_0x5fd29298aa50;  1 drivers
v0x5fd2928e90c0_0 .net *"_ivl_9", 3 0, L_0x5fd29298ab40;  1 drivers
v0x5fd2928e6fd0_0 .net "s1", 1 0, L_0x5fd29298af10;  1 drivers
v0x5fd2928e4ee0_0 .net "s2", 3 0, L_0x5fd29298abe0;  1 drivers
v0x5fd2928e2df0_0 .net "s3", 7 0, L_0x5fd29298a8e0;  1 drivers
L_0x5fd29298a8e0 .functor MUXZ 8, L_0x70c79cbb8578, L_0x70c79cbb8530, v0x5fd29291ef10_0, C4<>;
L_0x5fd29298aa50 .part L_0x5fd29298a8e0, 4, 4;
L_0x5fd29298ab40 .part L_0x5fd29298a8e0, 0, 4;
L_0x5fd29298abe0 .functor MUXZ 4, L_0x5fd29298ab40, L_0x5fd29298aa50, L_0x5fd29298b340, C4<>;
L_0x5fd29298ad80 .part L_0x5fd29298abe0, 2, 2;
L_0x5fd29298ae70 .part L_0x5fd29298abe0, 0, 2;
L_0x5fd29298af10 .functor MUXZ 2, L_0x5fd29298ae70, L_0x5fd29298ad80, L_0x5fd29298b0f0, C4<>;
L_0x5fd29298afb0 .part L_0x5fd29298af10, 1, 1;
L_0x5fd29298b050 .part L_0x5fd29298af10, 0, 1;
S_0x5fd2928fd790 .scope module, "B_LUT4_B_6" "LUT4" 3 520, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927cd4b0 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd29298e7d0 .functor BUFT 1, L_0x5fd29298bb10, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb8698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928e0d90_0 .net "A", 0 0, L_0x70c79cbb8698;  1 drivers
v0x5fd2928dec10_0 .net "B", 0 0, L_0x5fd29298bbb0;  1 drivers
v0x5fd2928decb0_0 .net "C", 0 0, L_0x5fd29298be60;  1 drivers
v0x5fd2928dcb20_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2928dcbc0_0 .net "Z", 0 0, L_0x5fd29298e7d0;  1 drivers
L_0x70c79cbb8608 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2928daa30_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8608;  1 drivers
v0x5fd2928d8940_0 .net *"_ivl_13", 1 0, L_0x5fd29298b700;  1 drivers
v0x5fd2928d6850_0 .net *"_ivl_15", 1 0, L_0x5fd29298b7f0;  1 drivers
v0x5fd2928d4760_0 .net *"_ivl_19", 0 0, L_0x5fd29298b9d0;  1 drivers
L_0x70c79cbb8650 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2928d2850_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb8650;  1 drivers
v0x5fd2928d03d0_0 .net *"_ivl_21", 0 0, L_0x5fd29298bb10;  1 drivers
v0x5fd2928ce620_0 .net *"_ivl_7", 3 0, L_0x5fd29298b480;  1 drivers
v0x5fd2928cc870_0 .net *"_ivl_9", 3 0, L_0x5fd29298b520;  1 drivers
v0x5fd2928caac0_0 .net "s1", 1 0, L_0x5fd29298b890;  1 drivers
v0x5fd2928c8d10_0 .net "s2", 3 0, L_0x5fd29298b5c0;  1 drivers
v0x5fd2928c6f60_0 .net "s3", 7 0, L_0x5fd29298b3e0;  1 drivers
L_0x5fd29298b3e0 .functor MUXZ 8, L_0x70c79cbb8650, L_0x70c79cbb8608, v0x5fd29291ef10_0, C4<>;
L_0x5fd29298b480 .part L_0x5fd29298b3e0, 4, 4;
L_0x5fd29298b520 .part L_0x5fd29298b3e0, 0, 4;
L_0x5fd29298b5c0 .functor MUXZ 4, L_0x5fd29298b520, L_0x5fd29298b480, L_0x5fd29298be60, C4<>;
L_0x5fd29298b700 .part L_0x5fd29298b5c0, 2, 2;
L_0x5fd29298b7f0 .part L_0x5fd29298b5c0, 0, 2;
L_0x5fd29298b890 .functor MUXZ 2, L_0x5fd29298b7f0, L_0x5fd29298b700, L_0x5fd29298bbb0, C4<>;
L_0x5fd29298b9d0 .part L_0x5fd29298b890, 1, 1;
L_0x5fd29298bb10 .part L_0x5fd29298b890, 0, 1;
S_0x5fd2928fe350 .scope module, "B_LUT4_B_7" "LUT4" 3 531, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2926be080 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd29298e930 .functor BUFT 1, L_0x5fd29298c860, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb8770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c2d80_0 .net "A", 0 0, L_0x70c79cbb8770;  1 drivers
v0x5fd2928c0fd0_0 .net "B", 0 0, L_0x5fd29298c900;  1 drivers
v0x5fd2928beee0_0 .net "C", 0 0, L_0x5fd29298cbc0;  1 drivers
v0x5fd2928bcdf0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2928bce90_0 .net "Z", 0 0, L_0x5fd29298e930;  1 drivers
L_0x70c79cbb86e0 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2928bad00_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb86e0;  1 drivers
v0x5fd2928b8c10_0 .net *"_ivl_13", 1 0, L_0x5fd29298c450;  1 drivers
v0x5fd2928b6b20_0 .net *"_ivl_15", 1 0, L_0x5fd29298c540;  1 drivers
v0x5fd2928b4a30_0 .net *"_ivl_19", 0 0, L_0x5fd29298c720;  1 drivers
L_0x70c79cbb8728 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2928b2940_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb8728;  1 drivers
v0x5fd2928b0850_0 .net *"_ivl_21", 0 0, L_0x5fd29298c860;  1 drivers
v0x5fd2928ae760_0 .net *"_ivl_7", 3 0, L_0x5fd29298c0c0;  1 drivers
v0x5fd2928ac670_0 .net *"_ivl_9", 3 0, L_0x5fd29298c1e0;  1 drivers
v0x5fd2928aa8c0_0 .net "s1", 1 0, L_0x5fd29298c5e0;  1 drivers
v0x5fd2928a87d0_0 .net "s2", 3 0, L_0x5fd29298c280;  1 drivers
v0x5fd2928a66e0_0 .net "s3", 7 0, L_0x5fd29298bf50;  1 drivers
L_0x5fd29298bf50 .functor MUXZ 8, L_0x70c79cbb8728, L_0x70c79cbb86e0, v0x5fd29291ef10_0, C4<>;
L_0x5fd29298c0c0 .part L_0x5fd29298bf50, 4, 4;
L_0x5fd29298c1e0 .part L_0x5fd29298bf50, 0, 4;
L_0x5fd29298c280 .functor MUXZ 4, L_0x5fd29298c1e0, L_0x5fd29298c0c0, L_0x5fd29298cbc0, C4<>;
L_0x5fd29298c450 .part L_0x5fd29298c280, 2, 2;
L_0x5fd29298c540 .part L_0x5fd29298c280, 0, 2;
L_0x5fd29298c5e0 .functor MUXZ 2, L_0x5fd29298c540, L_0x5fd29298c450, L_0x5fd29298c900, C4<>;
L_0x5fd29298c720 .part L_0x5fd29298c5e0, 1, 1;
L_0x5fd29298c860 .part L_0x5fd29298c5e0, 0, 1;
S_0x5fd2928fe640 .scope module, "B_LUT4_B_8" "LUT4" 3 542, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928e1c30 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929edfd0 .functor BUFT 1, L_0x5fd29298d560, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb8848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928a45f0_0 .net "A", 0 0, L_0x70c79cbb8848;  1 drivers
v0x5fd2928a2810_0 .net "B", 0 0, L_0x5fd29298d600;  1 drivers
v0x5fd2928a0a60_0 .net "C", 0 0, L_0x5fd29298d8d0;  1 drivers
v0x5fd29289ecb0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd29289ed50_0 .net "Z", 0 0, L_0x5fd2929edfd0;  1 drivers
L_0x70c79cbb87b8 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd29289cf00_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb87b8;  1 drivers
v0x5fd29289b150_0 .net *"_ivl_13", 1 0, L_0x5fd29298d150;  1 drivers
v0x5fd2928993a0_0 .net *"_ivl_15", 1 0, L_0x5fd29298d240;  1 drivers
v0x5fd2928975f0_0 .net *"_ivl_19", 0 0, L_0x5fd29298d420;  1 drivers
L_0x70c79cbb8800 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd292895840_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb8800;  1 drivers
v0x5fd292893a90_0 .net *"_ivl_21", 0 0, L_0x5fd29298d560;  1 drivers
v0x5fd292888eb0_0 .net *"_ivl_7", 3 0, L_0x5fd29298ce20;  1 drivers
v0x5fd292887130_0 .net *"_ivl_9", 3 0, L_0x5fd29298cf10;  1 drivers
v0x5fd292875270_0 .net "s1", 1 0, L_0x5fd29298d2e0;  1 drivers
v0x5fd29284b150_0 .net "s2", 3 0, L_0x5fd29298cfb0;  1 drivers
v0x5fd292841bb0_0 .net "s3", 7 0, L_0x5fd29298ccb0;  1 drivers
L_0x5fd29298ccb0 .functor MUXZ 8, L_0x70c79cbb8800, L_0x70c79cbb87b8, v0x5fd29291ef10_0, C4<>;
L_0x5fd29298ce20 .part L_0x5fd29298ccb0, 4, 4;
L_0x5fd29298cf10 .part L_0x5fd29298ccb0, 0, 4;
L_0x5fd29298cfb0 .functor MUXZ 4, L_0x5fd29298cf10, L_0x5fd29298ce20, L_0x5fd29298d8d0, C4<>;
L_0x5fd29298d150 .part L_0x5fd29298cfb0, 2, 2;
L_0x5fd29298d240 .part L_0x5fd29298cfb0, 0, 2;
L_0x5fd29298d2e0 .functor MUXZ 2, L_0x5fd29298d240, L_0x5fd29298d150, L_0x5fd29298d600, C4<>;
L_0x5fd29298d420 .part L_0x5fd29298d2e0, 1, 1;
L_0x5fd29298d560 .part L_0x5fd29298d2e0, 0, 1;
S_0x5fd2928042d0 .scope module, "B_LUT4_B_9" "LUT4" 3 553, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928cf210 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929ee0e0 .functor BUFT 1, L_0x5fd29298e270, C4<0>, C4<0>, C4<0>;
L_0x70c79cbb8920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292800800_0 .net "A", 0 0, L_0x70c79cbb8920;  1 drivers
v0x5fd2927fea50_0 .net "B", 0 0, L_0x5fd29298e310;  1 drivers
v0x5fd2927fcca0_0 .net "C", 0 0, L_0x5fd29298e5f0;  1 drivers
v0x5fd2927faef0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd2927faf90_0 .net "Z", 0 0, L_0x5fd2929ee0e0;  1 drivers
L_0x70c79cbb8890 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2927f9140_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8890;  1 drivers
v0x5fd2927f7390_0 .net *"_ivl_13", 1 0, L_0x5fd29298de60;  1 drivers
v0x5fd2927f55e0_0 .net *"_ivl_15", 1 0, L_0x5fd29298df50;  1 drivers
v0x5fd2927f3830_0 .net *"_ivl_19", 0 0, L_0x5fd29298e130;  1 drivers
L_0x70c79cbb88d8 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2927f1a80_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbb88d8;  1 drivers
v0x5fd2927efcd0_0 .net *"_ivl_21", 0 0, L_0x5fd29298e270;  1 drivers
v0x5fd2927edf20_0 .net *"_ivl_7", 3 0, L_0x5fd29298db30;  1 drivers
v0x5fd2927ec170_0 .net *"_ivl_9", 3 0, L_0x5fd29298dc20;  1 drivers
v0x5fd2927ea3c0_0 .net "s1", 1 0, L_0x5fd29298dff0;  1 drivers
v0x5fd2927e8610_0 .net "s2", 3 0, L_0x5fd29298dcc0;  1 drivers
v0x5fd2927e6860_0 .net "s3", 7 0, L_0x5fd29298d9c0;  1 drivers
L_0x5fd29298d9c0 .functor MUXZ 8, L_0x70c79cbb88d8, L_0x70c79cbb8890, v0x5fd29291ef10_0, C4<>;
L_0x5fd29298db30 .part L_0x5fd29298d9c0, 4, 4;
L_0x5fd29298dc20 .part L_0x5fd29298d9c0, 0, 4;
L_0x5fd29298dcc0 .functor MUXZ 4, L_0x5fd29298dc20, L_0x5fd29298db30, L_0x5fd29298e5f0, C4<>;
L_0x5fd29298de60 .part L_0x5fd29298dcc0, 2, 2;
L_0x5fd29298df50 .part L_0x5fd29298dcc0, 0, 2;
L_0x5fd29298dff0 .functor MUXZ 2, L_0x5fd29298df50, L_0x5fd29298de60, L_0x5fd29298e310, C4<>;
L_0x5fd29298e130 .part L_0x5fd29298dff0, 1, 1;
L_0x5fd29298e270 .part L_0x5fd29298dff0, 0, 1;
S_0x5fd292845d80 .scope module, "acc0.pp_CCU2C_A0" "CCU2C" 3 567, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd292903180 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd2929031c0 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd292903200 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd292903240 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd29297c2f0 .functor BUFZ 1, L_0x5fd292993f50, C4<0>, C4<0>, C4<0>;
L_0x5fd29298f930 .functor XOR 1, L_0x5fd29298f360, L_0x5fd29297c2f0, C4<0>, C4<0>;
L_0x5fd29298f9f0 .functor BUFZ 1, L_0x5fd29298f7c0, C4<0>, C4<0>, C4<0>;
L_0x5fd29298fa60 .functor NOT 1, L_0x5fd29298f360, C4<0>, C4<0>, C4<0>;
L_0x5fd29298fb90 .functor AND 1, L_0x5fd29298fa60, L_0x5fd29298f9f0, C4<1>, C4<1>;
L_0x5fd29298fc50 .functor AND 1, L_0x5fd29298f360, L_0x5fd292993f50, C4<1>, C4<1>;
L_0x5fd29298fd50 .functor OR 1, L_0x5fd29298fb90, L_0x5fd29298fc50, C4<0>, C4<0>;
L_0x5fd292990b50 .functor BUFZ 1, L_0x5fd29298fd50, C4<0>, C4<0>, C4<0>;
L_0x5fd292990c60 .functor XOR 1, L_0x5fd292990460, L_0x5fd292990b50, C4<0>, C4<0>;
L_0x5fd292990d20 .functor BUFZ 1, L_0x5fd292990950, C4<0>, C4<0>, C4<0>;
L_0x5fd292990df0 .functor NOT 1, L_0x5fd292990460, C4<0>, C4<0>, C4<0>;
L_0x5fd292990ef0 .functor AND 1, L_0x5fd292990df0, L_0x5fd292990d20, C4<1>, C4<1>;
L_0x5fd292990fd0 .functor AND 1, L_0x5fd292990460, L_0x5fd29298fd50, C4<1>, C4<1>;
L_0x5fd292991040 .functor OR 1, L_0x5fd292990ef0, L_0x5fd292990fd0, C4<0>, C4<0>;
v0x5fd2927694c0_0 .net "A0", 0 0, L_0x5fd2929911d0;  1 drivers
v0x5fd292768d60_0 .net "A1", 0 0, L_0x5fd2929917d0;  1 drivers
v0x5fd2927623b0_0 .net "B0", 0 0, L_0x5fd292991270;  1 drivers
v0x5fd292753410_0 .net "B1", 0 0, L_0x5fd2929918c0;  1 drivers
L_0x70c79cbb8b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292759dc0_0 .net "C0", 0 0, L_0x70c79cbb8b18;  1 drivers
L_0x70c79cbb8ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292759660_0 .net "C1", 0 0, L_0x70c79cbb8ba8;  1 drivers
v0x5fd292759700_0 .net "CIN", 0 0, L_0x5fd292993f50;  alias, 1 drivers
v0x5fd292752cb0_0 .net "COUT", 0 0, L_0x5fd292991040;  alias, 1 drivers
L_0x70c79cbb8b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd292752d50_0 .net "D0", 0 0, L_0x70c79cbb8b60;  1 drivers
L_0x70c79cbb8bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd292743a60_0 .net "D1", 0 0, L_0x70c79cbb8bf0;  1 drivers
v0x5fd29274a380_0 .net "LUT2_0", 0 0, L_0x5fd29298f7c0;  1 drivers
v0x5fd29274a420_0 .net "LUT2_1", 0 0, L_0x5fd292990950;  1 drivers
v0x5fd292749c20_0 .net "LUT4_0", 0 0, L_0x5fd29298f360;  1 drivers
v0x5fd292743270_0 .net "LUT4_1", 0 0, L_0x5fd292990460;  1 drivers
v0x5fd292734300_0 .net "S0", 0 0, L_0x5fd29298f930;  1 drivers
v0x5fd2927343a0_0 .net "S1", 0 0, L_0x5fd292990c60;  1 drivers
v0x5fd29273acb0_0 .net *"_ivl_10", 0 0, L_0x5fd29298fc50;  1 drivers
v0x5fd29273ad50_0 .net *"_ivl_20", 0 0, L_0x5fd292990df0;  1 drivers
v0x5fd292733ba0_0 .net *"_ivl_22", 0 0, L_0x5fd292990ef0;  1 drivers
v0x5fd292733c40_0 .net *"_ivl_24", 0 0, L_0x5fd292990fd0;  1 drivers
v0x5fd292724c00_0 .net *"_ivl_6", 0 0, L_0x5fd29298fa60;  1 drivers
v0x5fd29272b5b0_0 .net *"_ivl_8", 0 0, L_0x5fd29298fb90;  1 drivers
v0x5fd29272ae50_0 .net "cout_0", 0 0, L_0x5fd29298fd50;  1 drivers
v0x5fd2927244a0_0 .net "gated_cin_0", 0 0, L_0x5fd29297c2f0;  1 drivers
v0x5fd292715500_0 .net "gated_cin_1", 0 0, L_0x5fd292990b50;  1 drivers
v0x5fd29271beb0_0 .net "gated_lut2_0", 0 0, L_0x5fd29298f9f0;  1 drivers
v0x5fd29271b750_0 .net "gated_lut2_1", 0 0, L_0x5fd292990d20;  1 drivers
S_0x5fd292858c30 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd292845d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2928ed380 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2927e2d00_0 .net "A", 0 0, L_0x5fd2929911d0;  alias, 1 drivers
v0x5fd2927e0f50_0 .net "B", 0 0, L_0x5fd292991270;  alias, 1 drivers
v0x5fd2927df1a0_0 .net "Z", 0 0, L_0x5fd29298f7c0;  alias, 1 drivers
L_0x70c79cbb89b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927df240_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb89b0;  1 drivers
L_0x70c79cbb89f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927dd3f0_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb89f8;  1 drivers
v0x5fd2927db640_0 .net *"_ivl_7", 0 0, L_0x5fd29298f630;  1 drivers
v0x5fd2927d9890_0 .net *"_ivl_9", 0 0, L_0x5fd29298f720;  1 drivers
v0x5fd2927d7ae0_0 .net "s1", 1 0, L_0x5fd29298f540;  1 drivers
L_0x5fd29298f540 .functor MUXZ 2, L_0x70c79cbb89f8, L_0x70c79cbb89b0, L_0x5fd292991270, C4<>;
L_0x5fd29298f630 .part L_0x5fd29298f540, 1, 1;
L_0x5fd29298f720 .part L_0x5fd29298f540, 0, 1;
L_0x5fd29298f7c0 .functor MUXZ 1, L_0x5fd29298f720, L_0x5fd29298f630, L_0x5fd2929911d0, C4<>;
S_0x5fd292862770 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd292845d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2928d6930 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2927d5d30_0 .net "A", 0 0, L_0x5fd2929917d0;  alias, 1 drivers
v0x5fd2927d3f80_0 .net "B", 0 0, L_0x5fd2929918c0;  alias, 1 drivers
v0x5fd2927d21d0_0 .net "Z", 0 0, L_0x5fd292990950;  alias, 1 drivers
L_0x70c79cbb8a88 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927d2270_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb8a88;  1 drivers
L_0x70c79cbb8ad0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927d0420_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb8ad0;  1 drivers
v0x5fd2927ce670_0 .net *"_ivl_7", 0 0, L_0x5fd2929907c0;  1 drivers
v0x5fd2927cc8c0_0 .net *"_ivl_9", 0 0, L_0x5fd2929908b0;  1 drivers
v0x5fd2927cac60_0 .net "s1", 1 0, L_0x5fd292990640;  1 drivers
L_0x5fd292990640 .functor MUXZ 2, L_0x70c79cbb8ad0, L_0x70c79cbb8a88, L_0x5fd2929918c0, C4<>;
L_0x5fd2929907c0 .part L_0x5fd292990640, 1, 1;
L_0x5fd2929908b0 .part L_0x5fd292990640, 0, 1;
L_0x5fd292990950 .functor MUXZ 1, L_0x5fd2929908b0, L_0x5fd2929907c0, L_0x5fd2929917d0, C4<>;
S_0x5fd2927b97f0 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd292845d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928caba0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb8968 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ee1f0 .functor BUFT 8, L_0x70c79cbb8968, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ee2b0 .functor BUFT 4, L_0x5fd29298ed50, C4<0000>, C4<0000>, C4<0000>;
v0x5fd292876010_0 .net "A", 0 0, L_0x5fd2929911d0;  alias, 1 drivers
v0x5fd2928760b0_0 .net "B", 0 0, L_0x5fd292991270;  alias, 1 drivers
v0x5fd2927bf510_0 .net "C", 0 0, L_0x70c79cbb8b18;  alias, 1 drivers
v0x5fd2927bf5b0_0 .net "D", 0 0, L_0x70c79cbb8b60;  alias, 1 drivers
v0x5fd2927c5ec0_0 .net "Z", 0 0, L_0x5fd29298f360;  alias, 1 drivers
v0x5fd2927c5760_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8968;  1 drivers
v0x5fd2927bedb0_0 .net *"_ivl_13", 1 0, L_0x5fd29298ee70;  1 drivers
v0x5fd2927afe10_0 .net *"_ivl_15", 1 0, L_0x5fd29298ef40;  1 drivers
v0x5fd2927b67c0_0 .net *"_ivl_19", 0 0, L_0x5fd29298f1d0;  1 drivers
v0x5fd2927b6060_0 .net *"_ivl_21", 0 0, L_0x5fd29298f2c0;  1 drivers
v0x5fd2927af6b0_0 .net *"_ivl_7", 3 0, L_0x5fd29298ec50;  1 drivers
v0x5fd2927a0710_0 .net *"_ivl_9", 3 0, L_0x5fd29298ed50;  1 drivers
v0x5fd2927a70c0_0 .net "s1", 1 0, L_0x5fd29298f090;  1 drivers
v0x5fd2927a6960_0 .net "s2", 3 0, L_0x5fd2929ee2b0;  1 drivers
v0x5fd29279ffb0_0 .net "s3", 7 0, L_0x5fd2929ee1f0;  1 drivers
L_0x5fd29298ec50 .part L_0x5fd2929ee1f0, 4, 4;
L_0x5fd29298ed50 .part L_0x5fd2929ee1f0, 0, 4;
L_0x5fd29298ee70 .part L_0x5fd2929ee2b0, 2, 2;
L_0x5fd29298ef40 .part L_0x5fd2929ee2b0, 0, 2;
L_0x5fd29298f090 .functor MUXZ 2, L_0x5fd29298ef40, L_0x5fd29298ee70, L_0x5fd292991270, C4<>;
L_0x5fd29298f1d0 .part L_0x5fd29298f090, 1, 1;
L_0x5fd29298f2c0 .part L_0x5fd29298f090, 0, 1;
L_0x5fd29298f360 .functor MUXZ 1, L_0x5fd29298f2c0, L_0x5fd29298f1d0, L_0x5fd2929911d0, C4<>;
S_0x5fd2927e7370 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd292845d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928b0930 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb8a40 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ee370 .functor BUFT 8, L_0x70c79cbb8a40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ee430 .functor BUFT 4, L_0x5fd29298feb0, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2927910c0_0 .net "A", 0 0, L_0x5fd2929917d0;  alias, 1 drivers
v0x5fd2927979c0_0 .net "B", 0 0, L_0x5fd2929918c0;  alias, 1 drivers
v0x5fd292797a60_0 .net "C", 0 0, L_0x70c79cbb8ba8;  alias, 1 drivers
v0x5fd292797260_0 .net "D", 0 0, L_0x70c79cbb8bf0;  alias, 1 drivers
v0x5fd292797300_0 .net "Z", 0 0, L_0x5fd292990460;  alias, 1 drivers
v0x5fd2927908b0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8a40;  1 drivers
v0x5fd292781910_0 .net *"_ivl_13", 1 0, L_0x5fd29298ffa0;  1 drivers
v0x5fd2927882c0_0 .net *"_ivl_15", 1 0, L_0x5fd292990040;  1 drivers
v0x5fd292787b60_0 .net *"_ivl_19", 0 0, L_0x5fd2929902d0;  1 drivers
v0x5fd2927811b0_0 .net *"_ivl_21", 0 0, L_0x5fd2929903c0;  1 drivers
v0x5fd292772240_0 .net *"_ivl_7", 3 0, L_0x5fd29298fe10;  1 drivers
v0x5fd292778bf0_0 .net *"_ivl_9", 3 0, L_0x5fd29298feb0;  1 drivers
v0x5fd292778490_0 .net "s1", 1 0, L_0x5fd292990190;  1 drivers
v0x5fd292771ae0_0 .net "s2", 3 0, L_0x5fd2929ee430;  1 drivers
v0x5fd292762b10_0 .net "s3", 7 0, L_0x5fd2929ee370;  1 drivers
L_0x5fd29298fe10 .part L_0x5fd2929ee370, 4, 4;
L_0x5fd29298feb0 .part L_0x5fd2929ee370, 0, 4;
L_0x5fd29298ffa0 .part L_0x5fd2929ee430, 2, 2;
L_0x5fd292990040 .part L_0x5fd2929ee430, 0, 2;
L_0x5fd292990190 .functor MUXZ 2, L_0x5fd292990040, L_0x5fd29298ffa0, L_0x5fd2929918c0, C4<>;
L_0x5fd2929902d0 .part L_0x5fd292990190, 1, 1;
L_0x5fd2929903c0 .part L_0x5fd292990190, 0, 1;
L_0x5fd292990460 .functor MUXZ 1, L_0x5fd2929903c0, L_0x5fd2929902d0, L_0x5fd2929917d0, C4<>;
S_0x5fd292889fb0 .scope module, "acc0.pp_CCU2C_A0_1" "CCU2C" 3 588, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd292714da0 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd292714de0 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd292714e20 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd292714e60 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd292990f60 .functor BUFZ 1, L_0x5fd2929a8290, C4<0>, C4<0>, C4<0>;
L_0x5fd292992900 .functor XOR 1, L_0x5fd292992210, L_0x5fd292990f60, C4<0>, C4<0>;
L_0x5fd2929929c0 .functor BUFZ 1, L_0x5fd292992700, C4<0>, C4<0>, C4<0>;
L_0x5fd292992a30 .functor NOT 1, L_0x5fd292992210, C4<0>, C4<0>, C4<0>;
L_0x5fd292992b30 .functor AND 1, L_0x5fd292992a30, L_0x5fd2929929c0, C4<1>, C4<1>;
L_0x5fd292992bf0 .functor AND 1, L_0x5fd292992210, L_0x5fd2929a8290, C4<1>, C4<1>;
L_0x5fd292992cf0 .functor OR 1, L_0x5fd292992b30, L_0x5fd292992bf0, C4<0>, C4<0>;
L_0x5fd292993ac0 .functor BUFZ 1, L_0x5fd292992cf0, C4<0>, C4<0>, C4<0>;
L_0x5fd292993bd0 .functor XOR 1, L_0x5fd2929933d0, L_0x5fd292993ac0, C4<0>, C4<0>;
L_0x5fd292993c90 .functor BUFZ 1, L_0x5fd2929938c0, C4<0>, C4<0>, C4<0>;
L_0x5fd292993d00 .functor NOT 1, L_0x5fd2929933d0, C4<0>, C4<0>, C4<0>;
L_0x5fd292993e00 .functor AND 1, L_0x5fd292993d00, L_0x5fd292993c90, C4<1>, C4<1>;
L_0x5fd292993ee0 .functor AND 1, L_0x5fd2929933d0, L_0x5fd292992cf0, C4<1>, C4<1>;
L_0x5fd292993f50 .functor OR 1, L_0x5fd292993e00, L_0x5fd292993ee0, C4<0>, C4<0>;
v0x5fd292859400_0 .net "A0", 0 0, L_0x5fd2929940e0;  1 drivers
v0x5fd2928594a0_0 .net "A1", 0 0, L_0x5fd2929944f0;  1 drivers
v0x5fd292859020_0 .net "B0", 0 0, L_0x5fd292994180;  1 drivers
v0x5fd292858850_0 .net "B1", 0 0, L_0x5fd292994620;  1 drivers
L_0x70c79cbb8de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292855020_0 .net "C0", 0 0, L_0x70c79cbb8de8;  1 drivers
L_0x70c79cbb8e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29284c500_0 .net "C1", 0 0, L_0x70c79cbb8e78;  1 drivers
v0x5fd29284c5a0_0 .net "CIN", 0 0, L_0x5fd2929a8290;  alias, 1 drivers
v0x5fd29284b7f0_0 .net "COUT", 0 0, L_0x5fd292993f50;  alias, 1 drivers
L_0x70c79cbb8e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd29284b890_0 .net "D0", 0 0, L_0x70c79cbb8e30;  1 drivers
L_0x70c79cbb8ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd292846550_0 .net "D1", 0 0, L_0x70c79cbb8ec0;  1 drivers
v0x5fd2928465f0_0 .net "LUT2_0", 0 0, L_0x5fd292992700;  1 drivers
v0x5fd2926848e0_0 .net "LUT2_1", 0 0, L_0x5fd2929938c0;  1 drivers
v0x5fd292846170_0 .net "LUT4_0", 0 0, L_0x5fd292992210;  1 drivers
v0x5fd2928459a0_0 .net "LUT4_1", 0 0, L_0x5fd2929933d0;  1 drivers
v0x5fd2928411e0_0 .net "S0", 0 0, L_0x5fd292992900;  1 drivers
v0x5fd292841280_0 .net "S1", 0 0, L_0x5fd292993bd0;  1 drivers
v0x5fd292840a10_0 .net *"_ivl_10", 0 0, L_0x5fd292992bf0;  1 drivers
v0x5fd292840ab0_0 .net *"_ivl_20", 0 0, L_0x5fd292993d00;  1 drivers
v0x5fd29283ce80_0 .net *"_ivl_22", 0 0, L_0x5fd292993e00;  1 drivers
v0x5fd29283cf20_0 .net *"_ivl_24", 0 0, L_0x5fd292993ee0;  1 drivers
v0x5fd29283caa0_0 .net *"_ivl_6", 0 0, L_0x5fd292992a30;  1 drivers
v0x5fd29283cb40_0 .net *"_ivl_8", 0 0, L_0x5fd292992b30;  1 drivers
v0x5fd29283c2d0_0 .net "cout_0", 0 0, L_0x5fd292992cf0;  1 drivers
v0x5fd29283c370_0 .net "gated_cin_0", 0 0, L_0x5fd292990f60;  1 drivers
v0x5fd292838740_0 .net "gated_cin_1", 0 0, L_0x5fd292993ac0;  1 drivers
v0x5fd2928387e0_0 .net "gated_lut2_0", 0 0, L_0x5fd2929929c0;  1 drivers
v0x5fd292838360_0 .net "gated_lut2_1", 0 0, L_0x5fd292993c90;  1 drivers
S_0x5fd292888230 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd292889fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2927f3910 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd29270c7b0_0 .net "A", 0 0, L_0x5fd2929940e0;  alias, 1 drivers
v0x5fd29270c050_0 .net "B", 0 0, L_0x5fd292994180;  alias, 1 drivers
v0x5fd2927056a0_0 .net "Z", 0 0, L_0x5fd292992700;  alias, 1 drivers
L_0x70c79cbb8c80 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2926f66d0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb8c80;  1 drivers
L_0x70c79cbb8cc8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2926fd080_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb8cc8;  1 drivers
v0x5fd2926fc920_0 .net *"_ivl_7", 0 0, L_0x5fd292992570;  1 drivers
v0x5fd2926f5f70_0 .net *"_ivl_9", 0 0, L_0x5fd292992660;  1 drivers
v0x5fd2926e6fd0_0 .net "s1", 1 0, L_0x5fd2929923f0;  1 drivers
L_0x5fd2929923f0 .functor MUXZ 2, L_0x70c79cbb8cc8, L_0x70c79cbb8c80, L_0x5fd292994180, C4<>;
L_0x5fd292992570 .part L_0x5fd2929923f0, 1, 1;
L_0x5fd292992660 .part L_0x5fd2929923f0, 0, 1;
L_0x5fd292992700 .functor MUXZ 1, L_0x5fd292992660, L_0x5fd292992570, L_0x5fd2929940e0, C4<>;
S_0x5fd2928088e0 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd292889fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2927ea4a0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2926ed980_0 .net "A", 0 0, L_0x5fd2929944f0;  alias, 1 drivers
v0x5fd2926ed220_0 .net "B", 0 0, L_0x5fd292994620;  alias, 1 drivers
v0x5fd2926e6870_0 .net "Z", 0 0, L_0x5fd2929938c0;  alias, 1 drivers
L_0x70c79cbb8d58 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2926e6910_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb8d58;  1 drivers
L_0x70c79cbb8da0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2926d7840_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb8da0;  1 drivers
v0x5fd2926de1f0_0 .net *"_ivl_7", 0 0, L_0x5fd292993730;  1 drivers
v0x5fd2926dda90_0 .net *"_ivl_9", 0 0, L_0x5fd292993820;  1 drivers
v0x5fd2926d70e0_0 .net "s1", 1 0, L_0x5fd2929935b0;  1 drivers
L_0x5fd2929935b0 .functor MUXZ 2, L_0x70c79cbb8da0, L_0x70c79cbb8d58, L_0x5fd292994620, C4<>;
L_0x5fd292993730 .part L_0x5fd2929935b0, 1, 1;
L_0x5fd292993820 .part L_0x5fd2929935b0, 0, 1;
L_0x5fd2929938c0 .functor MUXZ 1, L_0x5fd292993820, L_0x5fd292993730, L_0x5fd2929944f0, C4<>;
S_0x5fd2926a93c0 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd292889fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927cc9a0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb8c38 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ee4f0 .functor BUFT 8, L_0x70c79cbb8c38, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ee5b0 .functor BUFT 4, L_0x5fd292991cc0, C4<0000>, C4<0000>, C4<0000>;
v0x5fd29288e930_0 .net "A", 0 0, L_0x5fd2929940e0;  alias, 1 drivers
v0x5fd29288e9d0_0 .net "B", 0 0, L_0x5fd292994180;  alias, 1 drivers
v0x5fd29288e550_0 .net "C", 0 0, L_0x70c79cbb8de8;  alias, 1 drivers
v0x5fd29288e160_0 .net "D", 0 0, L_0x70c79cbb8e30;  alias, 1 drivers
v0x5fd29288e200_0 .net "Z", 0 0, L_0x5fd292992210;  alias, 1 drivers
v0x5fd29288a730_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8c38;  1 drivers
v0x5fd29288a7d0_0 .net *"_ivl_13", 1 0, L_0x5fd292991db0;  1 drivers
v0x5fd29268c9b0_0 .net *"_ivl_15", 1 0, L_0x5fd292991e50;  1 drivers
v0x5fd29268ca50_0 .net *"_ivl_19", 0 0, L_0x5fd292992080;  1 drivers
v0x5fd292885210_0 .net *"_ivl_21", 0 0, L_0x5fd292992170;  1 drivers
v0x5fd2928852d0_0 .net *"_ivl_7", 3 0, L_0x5fd292991c20;  1 drivers
v0x5fd292884e30_0 .net *"_ivl_9", 3 0, L_0x5fd292991cc0;  1 drivers
v0x5fd292884a40_0 .net "s1", 1 0, L_0x5fd292991f40;  1 drivers
v0x5fd292880c60_0 .net "s2", 3 0, L_0x5fd2929ee5b0;  1 drivers
v0x5fd29287baf0_0 .net "s3", 7 0, L_0x5fd2929ee4f0;  1 drivers
L_0x5fd292991c20 .part L_0x5fd2929ee4f0, 4, 4;
L_0x5fd292991cc0 .part L_0x5fd2929ee4f0, 0, 4;
L_0x5fd292991db0 .part L_0x5fd2929ee5b0, 2, 2;
L_0x5fd292991e50 .part L_0x5fd2929ee5b0, 0, 2;
L_0x5fd292991f40 .functor MUXZ 2, L_0x5fd292991e50, L_0x5fd292991db0, L_0x5fd292994180, C4<>;
L_0x5fd292992080 .part L_0x5fd292991f40, 1, 1;
L_0x5fd292992170 .part L_0x5fd292991f40, 0, 1;
L_0x5fd292992210 .functor MUXZ 1, L_0x5fd292992170, L_0x5fd292992080, L_0x5fd2929940e0, C4<>;
S_0x5fd292884380 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd292889fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928a0b30 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb8d10 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ee670 .functor BUFT 8, L_0x70c79cbb8d10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ee730 .functor BUFT 4, L_0x5fd292992e50, C4<0000>, C4<0000>, C4<0000>;
v0x5fd29287b710_0 .net "A", 0 0, L_0x5fd2929944f0;  alias, 1 drivers
v0x5fd29287b7b0_0 .net "B", 0 0, L_0x5fd292994620;  alias, 1 drivers
v0x5fd29287b320_0 .net "C", 0 0, L_0x70c79cbb8e78;  alias, 1 drivers
v0x5fd292877540_0 .net "D", 0 0, L_0x70c79cbb8ec0;  alias, 1 drivers
v0x5fd2928775e0_0 .net "Z", 0 0, L_0x5fd2929933d0;  alias, 1 drivers
v0x5fd292873d80_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8d10;  1 drivers
v0x5fd292873e20_0 .net *"_ivl_13", 1 0, L_0x5fd292992f40;  1 drivers
v0x5fd2928739a0_0 .net *"_ivl_15", 1 0, L_0x5fd292992fe0;  1 drivers
v0x5fd292688b40_0 .net *"_ivl_19", 0 0, L_0x5fd292993240;  1 drivers
v0x5fd2928679c0_0 .net *"_ivl_21", 0 0, L_0x5fd292993330;  1 drivers
v0x5fd292862f40_0 .net *"_ivl_7", 3 0, L_0x5fd292992db0;  1 drivers
v0x5fd292862b60_0 .net *"_ivl_9", 3 0, L_0x5fd292992e50;  1 drivers
v0x5fd292688750_0 .net "s1", 1 0, L_0x5fd292993100;  1 drivers
v0x5fd292862390_0 .net "s2", 3 0, L_0x5fd2929ee730;  1 drivers
v0x5fd29285eb60_0 .net "s3", 7 0, L_0x5fd2929ee670;  1 drivers
L_0x5fd292992db0 .part L_0x5fd2929ee670, 4, 4;
L_0x5fd292992e50 .part L_0x5fd2929ee670, 0, 4;
L_0x5fd292992f40 .part L_0x5fd2929ee730, 2, 2;
L_0x5fd292992fe0 .part L_0x5fd2929ee730, 0, 2;
L_0x5fd292993100 .functor MUXZ 2, L_0x5fd292992fe0, L_0x5fd292992f40, L_0x5fd292994620, C4<>;
L_0x5fd292993240 .part L_0x5fd292993100, 1, 1;
L_0x5fd292993330 .part L_0x5fd292993100, 0, 1;
L_0x5fd2929933d0 .functor MUXZ 1, L_0x5fd292993330, L_0x5fd292993240, L_0x5fd2929944f0, C4<>;
S_0x5fd29287f2a0 .scope module, "acc0.pp_CCU2C_A0_10" "CCU2C" 3 609, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd2924376b0 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd2924376f0 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd292437730 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd292437770 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd292993e70 .functor BUFZ 1, L_0x5fd2929999a0, C4<0>, C4<0>, C4<0>;
L_0x5fd292995600 .functor XOR 1, L_0x5fd292994f40, L_0x5fd292993e70, C4<0>, C4<0>;
L_0x5fd2929956c0 .functor BUFZ 1, L_0x5fd292995430, C4<0>, C4<0>, C4<0>;
L_0x5fd292995730 .functor NOT 1, L_0x5fd292994f40, C4<0>, C4<0>, C4<0>;
L_0x5fd292995830 .functor AND 1, L_0x5fd292995730, L_0x5fd2929956c0, C4<1>, C4<1>;
L_0x5fd2929958f0 .functor AND 1, L_0x5fd292994f40, L_0x5fd2929999a0, C4<1>, C4<1>;
L_0x5fd2929959f0 .functor OR 1, L_0x5fd292995830, L_0x5fd2929958f0, C4<0>, C4<0>;
L_0x5fd292996810 .functor BUFZ 1, L_0x5fd2929959f0, C4<0>, C4<0>, C4<0>;
L_0x5fd292996920 .functor XOR 1, L_0x5fd2929960d0, L_0x5fd292996810, C4<0>, C4<0>;
L_0x5fd2929969e0 .functor BUFZ 1, L_0x5fd2929965c0, C4<0>, C4<0>, C4<0>;
L_0x5fd292996a50 .functor NOT 1, L_0x5fd2929960d0, C4<0>, C4<0>, C4<0>;
L_0x5fd292996b50 .functor AND 1, L_0x5fd292996a50, L_0x5fd2929969e0, C4<1>, C4<1>;
L_0x5fd292996c30 .functor AND 1, L_0x5fd2929960d0, L_0x5fd2929959f0, C4<1>, C4<1>;
L_0x5fd292996ca0 .functor OR 1, L_0x5fd292996b50, L_0x5fd292996c30, C4<0>, C4<0>;
v0x5fd292673f60_0 .net "A0", 0 0, L_0x5fd292996e30;  1 drivers
v0x5fd292674020_0 .net "A1", 0 0, L_0x5fd292997260;  1 drivers
v0x5fd2927b7ce0_0 .net "B0", 0 0, L_0x5fd292996ed0;  1 drivers
v0x5fd2927aa0f0_0 .net "B1", 0 0, L_0x5fd292997300;  1 drivers
L_0x70c79cbb90b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927a93f0_0 .net "C0", 0 0, L_0x70c79cbb90b8;  1 drivers
L_0x70c79cbb9148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292673b70_0 .net "C1", 0 0, L_0x70c79cbb9148;  1 drivers
v0x5fd292673c10_0 .net "CIN", 0 0, L_0x5fd2929999a0;  alias, 1 drivers
v0x5fd2927a85e0_0 .net "COUT", 0 0, L_0x5fd292996ca0;  alias, 1 drivers
L_0x70c79cbb9100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2927a8680_0 .net "D0", 0 0, L_0x70c79cbb9100;  1 drivers
L_0x70c79cbb9190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd29279acb0_0 .net "D1", 0 0, L_0x70c79cbb9190;  1 drivers
v0x5fd29279ad50_0 .net "LUT2_0", 0 0, L_0x5fd292995430;  1 drivers
v0x5fd29279a9f0_0 .net "LUT2_1", 0 0, L_0x5fd2929965c0;  1 drivers
v0x5fd29265b090_0 .net "LUT4_0", 0 0, L_0x5fd292994f40;  1 drivers
v0x5fd292799cf0_0 .net "LUT4_1", 0 0, L_0x5fd2929960d0;  1 drivers
v0x5fd292798ee0_0 .net "S0", 0 0, L_0x5fd292995600;  1 drivers
v0x5fd292798f80_0 .net "S1", 0 0, L_0x5fd292996920;  1 drivers
v0x5fd29278b5b0_0 .net *"_ivl_10", 0 0, L_0x5fd2929958f0;  1 drivers
v0x5fd29278b650_0 .net *"_ivl_20", 0 0, L_0x5fd292996a50;  1 drivers
v0x5fd29278a5f0_0 .net *"_ivl_22", 0 0, L_0x5fd292996b50;  1 drivers
v0x5fd29278a690_0 .net *"_ivl_24", 0 0, L_0x5fd292996c30;  1 drivers
v0x5fd2927897e0_0 .net *"_ivl_6", 0 0, L_0x5fd292995730;  1 drivers
v0x5fd292789880_0 .net *"_ivl_8", 0 0, L_0x5fd292995830;  1 drivers
v0x5fd29277beb0_0 .net "cout_0", 0 0, L_0x5fd2929959f0;  1 drivers
v0x5fd29277bf70_0 .net "gated_cin_0", 0 0, L_0x5fd292993e70;  1 drivers
v0x5fd29277bbf0_0 .net "gated_cin_1", 0 0, L_0x5fd292996810;  1 drivers
v0x5fd29277bcb0_0 .net "gated_lut2_0", 0 0, L_0x5fd2929956c0;  1 drivers
v0x5fd29277aef0_0 .net "gated_lut2_1", 0 0, L_0x5fd2929969e0;  1 drivers
S_0x5fd29287ef90 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd29287f2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292787c40 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd292834000_0 .net "A", 0 0, L_0x5fd292996e30;  alias, 1 drivers
v0x5fd2928340c0_0 .net "B", 0 0, L_0x5fd292996ed0;  alias, 1 drivers
v0x5fd292833c20_0 .net "Z", 0 0, L_0x5fd292995430;  alias, 1 drivers
L_0x70c79cbb8f50 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292833cc0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb8f50;  1 drivers
L_0x70c79cbb8f98 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29282f960_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb8f98;  1 drivers
v0x5fd29282f570_0 .net *"_ivl_7", 0 0, L_0x5fd2929952a0;  1 drivers
v0x5fd29282f190_0 .net *"_ivl_9", 0 0, L_0x5fd292995390;  1 drivers
v0x5fd29282b600_0 .net "s1", 1 0, L_0x5fd292995120;  1 drivers
L_0x5fd292995120 .functor MUXZ 2, L_0x70c79cbb8f98, L_0x70c79cbb8f50, L_0x5fd292996ed0, C4<>;
L_0x5fd2929952a0 .part L_0x5fd292995120, 1, 1;
L_0x5fd292995390 .part L_0x5fd292995120, 0, 1;
L_0x5fd292995430 .functor MUXZ 1, L_0x5fd292995390, L_0x5fd2929952a0, L_0x5fd292996e30, C4<>;
S_0x5fd29268c2f0 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd29287f2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292771bc0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd29282b220_0 .net "A", 0 0, L_0x5fd292997260;  alias, 1 drivers
v0x5fd29282b2e0_0 .net "B", 0 0, L_0x5fd292997300;  alias, 1 drivers
v0x5fd292827220_0 .net "Z", 0 0, L_0x5fd2929965c0;  alias, 1 drivers
L_0x70c79cbb9028 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2928272c0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb9028;  1 drivers
L_0x70c79cbb9070 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292826c10_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb9070;  1 drivers
v0x5fd292825460_0 .net *"_ivl_7", 0 0, L_0x5fd292996430;  1 drivers
v0x5fd292825080_0 .net *"_ivl_9", 0 0, L_0x5fd292996520;  1 drivers
v0x5fd292680680_0 .net "s1", 1 0, L_0x5fd2929962b0;  1 drivers
L_0x5fd2929962b0 .functor MUXZ 2, L_0x70c79cbb9070, L_0x70c79cbb9028, L_0x5fd292997300, C4<>;
L_0x5fd292996430 .part L_0x5fd2929962b0, 1, 1;
L_0x5fd292996520 .part L_0x5fd2929962b0, 0, 1;
L_0x5fd2929965c0 .functor MUXZ 1, L_0x5fd292996520, L_0x5fd292996430, L_0x5fd292997260, C4<>;
S_0x5fd29287ac60 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd29287f2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2926f67b0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb8f08 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ee7f0 .functor BUFT 8, L_0x70c79cbb8f08, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ee8b0 .functor BUFT 4, L_0x5fd2929949f0, C4<0000>, C4<0000>, C4<0000>;
v0x5fd292820ec0_0 .net "A", 0 0, L_0x5fd292996e30;  alias, 1 drivers
v0x5fd292820f60_0 .net "B", 0 0, L_0x5fd292996ed0;  alias, 1 drivers
v0x5fd292820ae0_0 .net "C", 0 0, L_0x70c79cbb90b8;  alias, 1 drivers
v0x5fd292820b80_0 .net "D", 0 0, L_0x70c79cbb9100;  alias, 1 drivers
v0x5fd29281c920_0 .net "Z", 0 0, L_0x5fd292994f40;  alias, 1 drivers
v0x5fd29281c9c0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8f08;  1 drivers
v0x5fd29281c540_0 .net *"_ivl_13", 1 0, L_0x5fd292994ae0;  1 drivers
v0x5fd29281c5e0_0 .net *"_ivl_15", 1 0, L_0x5fd292994b80;  1 drivers
v0x5fd292680290_0 .net *"_ivl_19", 0 0, L_0x5fd292994db0;  1 drivers
v0x5fd292680330_0 .net *"_ivl_21", 0 0, L_0x5fd292994ea0;  1 drivers
v0x5fd2928182b0_0 .net *"_ivl_7", 3 0, L_0x5fd292994950;  1 drivers
v0x5fd292817ed0_0 .net *"_ivl_9", 3 0, L_0x5fd2929949f0;  1 drivers
v0x5fd292817700_0 .net "s1", 1 0, L_0x5fd292994c70;  1 drivers
v0x5fd292813b70_0 .net "s2", 3 0, L_0x5fd2929ee8b0;  1 drivers
v0x5fd2928094a0_0 .net "s3", 7 0, L_0x5fd2929ee7f0;  1 drivers
L_0x5fd292994950 .part L_0x5fd2929ee7f0, 4, 4;
L_0x5fd2929949f0 .part L_0x5fd2929ee7f0, 0, 4;
L_0x5fd292994ae0 .part L_0x5fd2929ee8b0, 2, 2;
L_0x5fd292994b80 .part L_0x5fd2929ee8b0, 0, 2;
L_0x5fd292994c70 .functor MUXZ 2, L_0x5fd292994b80, L_0x5fd292994ae0, L_0x5fd292996ed0, C4<>;
L_0x5fd292994db0 .part L_0x5fd292994c70, 1, 1;
L_0x5fd292994ea0 .part L_0x5fd292994c70, 0, 1;
L_0x5fd292994f40 .functor MUXZ 1, L_0x5fd292994ea0, L_0x5fd292994db0, L_0x5fd292996e30, C4<>;
S_0x5fd292872fc0 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd29287f2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2926ddb90 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb8fe0 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ee970 .functor BUFT 8, L_0x70c79cbb8fe0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929eea30 .functor BUFT 4, L_0x5fd292995b50, C4<0000>, C4<0000>, C4<0000>;
v0x5fd292809060_0 .net "A", 0 0, L_0x5fd292997260;  alias, 1 drivers
v0x5fd292809100_0 .net "B", 0 0, L_0x5fd292997300;  alias, 1 drivers
v0x5fd292807660_0 .net "C", 0 0, L_0x70c79cbb9148;  alias, 1 drivers
v0x5fd292807280_0 .net "D", 0 0, L_0x70c79cbb9190;  alias, 1 drivers
v0x5fd292807320_0 .net "Z", 0 0, L_0x5fd2929960d0;  alias, 1 drivers
v0x5fd29267c420_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb8fe0;  1 drivers
v0x5fd29267c4c0_0 .net *"_ivl_13", 1 0, L_0x5fd292995c40;  1 drivers
v0x5fd29267c030_0 .net *"_ivl_15", 1 0, L_0x5fd292995ce0;  1 drivers
v0x5fd2926781c0_0 .net *"_ivl_19", 0 0, L_0x5fd292995f40;  1 drivers
v0x5fd292677dd0_0 .net *"_ivl_21", 0 0, L_0x5fd292996030;  1 drivers
v0x5fd2927c9180_0 .net *"_ivl_7", 3 0, L_0x5fd292995ab0;  1 drivers
v0x5fd2927c8ec0_0 .net *"_ivl_9", 3 0, L_0x5fd292995b50;  1 drivers
v0x5fd2927c81c0_0 .net "s1", 1 0, L_0x5fd292995e00;  1 drivers
v0x5fd2927c73b0_0 .net "s2", 3 0, L_0x5fd2929eea30;  1 drivers
v0x5fd2927b8af0_0 .net "s3", 7 0, L_0x5fd2929ee970;  1 drivers
L_0x5fd292995ab0 .part L_0x5fd2929ee970, 4, 4;
L_0x5fd292995b50 .part L_0x5fd2929ee970, 0, 4;
L_0x5fd292995c40 .part L_0x5fd2929eea30, 2, 2;
L_0x5fd292995ce0 .part L_0x5fd2929eea30, 0, 2;
L_0x5fd292995e00 .functor MUXZ 2, L_0x5fd292995ce0, L_0x5fd292995c40, L_0x5fd292997300, C4<>;
L_0x5fd292995f40 .part L_0x5fd292995e00, 1, 1;
L_0x5fd292996030 .part L_0x5fd292995e00, 0, 1;
L_0x5fd2929960d0 .functor MUXZ 1, L_0x5fd292996030, L_0x5fd292995f40, L_0x5fd292997260, C4<>;
S_0x5fd29286f840 .scope module, "acc0.pp_CCU2C_A0_11" "CCU2C" 3 630, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd29266fd00 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd29266fd40 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd29266fd80 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd29266fdc0 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd292996bc0 .functor BUFZ 1, L_0x5fd29299cc80, C4<0>, C4<0>, C4<0>;
L_0x5fd292998350 .functor XOR 1, L_0x5fd292997c90, L_0x5fd292996bc0, C4<0>, C4<0>;
L_0x5fd292998410 .functor BUFZ 1, L_0x5fd292998180, C4<0>, C4<0>, C4<0>;
L_0x5fd292998480 .functor NOT 1, L_0x5fd292997c90, C4<0>, C4<0>, C4<0>;
L_0x5fd292998580 .functor AND 1, L_0x5fd292998480, L_0x5fd292998410, C4<1>, C4<1>;
L_0x5fd292998640 .functor AND 1, L_0x5fd292997c90, L_0x5fd29299cc80, C4<1>, C4<1>;
L_0x5fd292998740 .functor OR 1, L_0x5fd292998580, L_0x5fd292998640, C4<0>, C4<0>;
L_0x5fd292999510 .functor BUFZ 1, L_0x5fd292998740, C4<0>, C4<0>, C4<0>;
L_0x5fd292999620 .functor XOR 1, L_0x5fd292998e20, L_0x5fd292999510, C4<0>, C4<0>;
L_0x5fd2929996e0 .functor BUFZ 1, L_0x5fd292999310, C4<0>, C4<0>, C4<0>;
L_0x5fd292999750 .functor NOT 1, L_0x5fd292998e20, C4<0>, C4<0>, C4<0>;
L_0x5fd292999850 .functor AND 1, L_0x5fd292999750, L_0x5fd2929996e0, C4<1>, C4<1>;
L_0x5fd292999930 .functor AND 1, L_0x5fd292998e20, L_0x5fd292998740, C4<1>, C4<1>;
L_0x5fd2929999a0 .functor OR 1, L_0x5fd292999850, L_0x5fd292999930, C4<0>, C4<0>;
v0x5fd292667450_0 .net "A0", 0 0, L_0x5fd292999b30;  1 drivers
v0x5fd292667510_0 .net "A1", 0 0, L_0x5fd292999f80;  1 drivers
v0x5fd2926eeea0_0 .net "B0", 0 0, L_0x5fd292999bd0;  1 drivers
v0x5fd2926e1540_0 .net "B1", 0 0, L_0x5fd29299a020;  1 drivers
L_0x70c79cbb9388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926e1250_0 .net "C0", 0 0, L_0x70c79cbb9388;  1 drivers
L_0x70c79cbb9418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926e0550_0 .net "C1", 0 0, L_0x70c79cbb9418;  1 drivers
v0x5fd2926e05f0_0 .net "CIN", 0 0, L_0x5fd29299cc80;  alias, 1 drivers
v0x5fd2926df710_0 .net "COUT", 0 0, L_0x5fd2929999a0;  alias, 1 drivers
L_0x70c79cbb93d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2926df7b0_0 .net "D0", 0 0, L_0x70c79cbb93d0;  1 drivers
L_0x70c79cbb9460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2926d2950_0 .net "D1", 0 0, L_0x70c79cbb9460;  1 drivers
v0x5fd2926d29f0_0 .net "LUT2_0", 0 0, L_0x5fd292998180;  1 drivers
v0x5fd2926d2560_0 .net "LUT2_1", 0 0, L_0x5fd292999310;  1 drivers
v0x5fd2926ce6f0_0 .net "LUT4_0", 0 0, L_0x5fd292997c90;  1 drivers
v0x5fd2926ce300_0 .net "LUT4_1", 0 0, L_0x5fd292998e20;  1 drivers
v0x5fd2926ca490_0 .net "S0", 0 0, L_0x5fd292998350;  1 drivers
v0x5fd2926ca530_0 .net "S1", 0 0, L_0x5fd292999620;  1 drivers
v0x5fd2926ca0a0_0 .net *"_ivl_10", 0 0, L_0x5fd292998640;  1 drivers
v0x5fd2926ca140_0 .net *"_ivl_20", 0 0, L_0x5fd292999750;  1 drivers
v0x5fd2926c5e40_0 .net *"_ivl_22", 0 0, L_0x5fd292999850;  1 drivers
v0x5fd2926c5ee0_0 .net *"_ivl_24", 0 0, L_0x5fd292999930;  1 drivers
v0x5fd2926635e0_0 .net *"_ivl_6", 0 0, L_0x5fd292998480;  1 drivers
v0x5fd292663680_0 .net *"_ivl_8", 0 0, L_0x5fd292998580;  1 drivers
v0x5fd2926c1fd0_0 .net "cout_0", 0 0, L_0x5fd292998740;  1 drivers
v0x5fd2926c2070_0 .net "gated_cin_0", 0 0, L_0x5fd292996bc0;  1 drivers
v0x5fd2926c1be0_0 .net "gated_cin_1", 0 0, L_0x5fd292999510;  1 drivers
v0x5fd2926c1c80_0 .net "gated_lut2_0", 0 0, L_0x5fd292998410;  1 drivers
v0x5fd2926bdd70_0 .net "gated_lut2_1", 0 0, L_0x5fd2929996e0;  1 drivers
S_0x5fd29286f530 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd29286f840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292365da0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd29276c4f0_0 .net "A", 0 0, L_0x5fd292999b30;  alias, 1 drivers
v0x5fd29276b7f0_0 .net "B", 0 0, L_0x5fd292999bd0;  alias, 1 drivers
v0x5fd29276b8b0_0 .net "Z", 0 0, L_0x5fd292998180;  alias, 1 drivers
L_0x70c79cbb9220 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29266f910_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb9220;  1 drivers
L_0x70c79cbb9268 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29276a9e0_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb9268;  1 drivers
v0x5fd29275d0b0_0 .net *"_ivl_7", 0 0, L_0x5fd292997ff0;  1 drivers
v0x5fd29275cdf0_0 .net *"_ivl_9", 0 0, L_0x5fd2929980e0;  1 drivers
v0x5fd29275c0f0_0 .net "s1", 1 0, L_0x5fd292997e70;  1 drivers
L_0x5fd292997e70 .functor MUXZ 2, L_0x70c79cbb9268, L_0x70c79cbb9220, L_0x5fd292999bd0, C4<>;
L_0x5fd292997ff0 .part L_0x5fd292997e70, 1, 1;
L_0x5fd2929980e0 .part L_0x5fd292997e70, 0, 1;
L_0x5fd292998180 .functor MUXZ 1, L_0x5fd2929980e0, L_0x5fd292997ff0, L_0x5fd292999b30, C4<>;
S_0x5fd29286f210 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd29286f840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292366670 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd29275b2e0_0 .net "A", 0 0, L_0x5fd292999f80;  alias, 1 drivers
v0x5fd29274d980_0 .net "B", 0 0, L_0x5fd29299a020;  alias, 1 drivers
v0x5fd29274da40_0 .net "Z", 0 0, L_0x5fd292999310;  alias, 1 drivers
L_0x70c79cbb92f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29274d6c0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb92f8;  1 drivers
L_0x70c79cbb9340 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29274c9c0_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb9340;  1 drivers
v0x5fd29274bbb0_0 .net *"_ivl_7", 0 0, L_0x5fd292999180;  1 drivers
v0x5fd29273df70_0 .net *"_ivl_9", 0 0, L_0x5fd292999270;  1 drivers
v0x5fd29273cfb0_0 .net "s1", 1 0, L_0x5fd292999000;  1 drivers
L_0x5fd292999000 .functor MUXZ 2, L_0x70c79cbb9340, L_0x70c79cbb92f8, L_0x5fd29299a020, C4<>;
L_0x5fd292999180 .part L_0x5fd292999000, 1, 1;
L_0x5fd292999270 .part L_0x5fd292999000, 0, 1;
L_0x5fd292999310 .functor MUXZ 1, L_0x5fd292999270, L_0x5fd292999180, L_0x5fd292999f80, C4<>;
S_0x5fd29286ef00 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd29286f840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292366db0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb91d8 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eeaf0 .functor BUFT 8, L_0x70c79cbb91d8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929eebb0 .functor BUFT 4, L_0x5fd292997740, C4<0000>, C4<0000>, C4<0000>;
v0x5fd29266baa0_0 .net "A", 0 0, L_0x5fd292999b30;  alias, 1 drivers
v0x5fd29266bb60_0 .net "B", 0 0, L_0x5fd292999bd0;  alias, 1 drivers
v0x5fd29273c1a0_0 .net "C", 0 0, L_0x70c79cbb9388;  alias, 1 drivers
v0x5fd29273c240_0 .net "D", 0 0, L_0x70c79cbb93d0;  alias, 1 drivers
v0x5fd29272e8a0_0 .net "Z", 0 0, L_0x5fd292997c90;  alias, 1 drivers
v0x5fd29272e940_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb91d8;  1 drivers
v0x5fd29272e5e0_0 .net *"_ivl_13", 1 0, L_0x5fd292997830;  1 drivers
v0x5fd29272d8e0_0 .net *"_ivl_15", 1 0, L_0x5fd2929978d0;  1 drivers
v0x5fd29266b6b0_0 .net *"_ivl_19", 0 0, L_0x5fd292997b00;  1 drivers
v0x5fd29272cad0_0 .net *"_ivl_21", 0 0, L_0x5fd292997bf0;  1 drivers
v0x5fd29271f1a0_0 .net *"_ivl_7", 3 0, L_0x5fd2929976a0;  1 drivers
v0x5fd29271eee0_0 .net *"_ivl_9", 3 0, L_0x5fd292997740;  1 drivers
v0x5fd29271e1e0_0 .net "s1", 1 0, L_0x5fd2929979c0;  1 drivers
v0x5fd29271d3d0_0 .net "s2", 3 0, L_0x5fd2929eebb0;  1 drivers
v0x5fd29270faa0_0 .net "s3", 7 0, L_0x5fd2929eeaf0;  1 drivers
L_0x5fd2929976a0 .part L_0x5fd2929eeaf0, 4, 4;
L_0x5fd292997740 .part L_0x5fd2929eeaf0, 0, 4;
L_0x5fd292997830 .part L_0x5fd2929eebb0, 2, 2;
L_0x5fd2929978d0 .part L_0x5fd2929eebb0, 0, 2;
L_0x5fd2929979c0 .functor MUXZ 2, L_0x5fd2929978d0, L_0x5fd292997830, L_0x5fd292999bd0, C4<>;
L_0x5fd292997b00 .part L_0x5fd2929979c0, 1, 1;
L_0x5fd292997bf0 .part L_0x5fd2929979c0, 0, 1;
L_0x5fd292997c90 .functor MUXZ 1, L_0x5fd292997bf0, L_0x5fd292997b00, L_0x5fd292999b30, C4<>;
S_0x5fd29286b470 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd29286f840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292367320 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb92b0 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eec70 .functor BUFT 8, L_0x70c79cbb92b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929eed30 .functor BUFT 4, L_0x5fd2929988a0, C4<0000>, C4<0000>, C4<0000>;
v0x5fd29270f7e0_0 .net "A", 0 0, L_0x5fd292999f80;  alias, 1 drivers
v0x5fd29270f8a0_0 .net "B", 0 0, L_0x5fd29299a020;  alias, 1 drivers
v0x5fd29270eae0_0 .net "C", 0 0, L_0x70c79cbb9418;  alias, 1 drivers
v0x5fd29270eb80_0 .net "D", 0 0, L_0x70c79cbb9460;  alias, 1 drivers
v0x5fd29270dcd0_0 .net "Z", 0 0, L_0x5fd292998e20;  alias, 1 drivers
v0x5fd29270dd70_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb92b0;  1 drivers
v0x5fd292700370_0 .net *"_ivl_13", 1 0, L_0x5fd292998990;  1 drivers
v0x5fd29265ac70_0 .net *"_ivl_15", 1 0, L_0x5fd292998a30;  1 drivers
v0x5fd2927000b0_0 .net *"_ivl_19", 0 0, L_0x5fd292998c90;  1 drivers
v0x5fd2926ff3b0_0 .net *"_ivl_21", 0 0, L_0x5fd292998d80;  1 drivers
v0x5fd292667840_0 .net *"_ivl_7", 3 0, L_0x5fd292998800;  1 drivers
v0x5fd2926fe5a0_0 .net *"_ivl_9", 3 0, L_0x5fd2929988a0;  1 drivers
v0x5fd2926f0c70_0 .net "s1", 1 0, L_0x5fd292998b50;  1 drivers
v0x5fd2926f09b0_0 .net "s2", 3 0, L_0x5fd2929eed30;  1 drivers
v0x5fd2926efcb0_0 .net "s3", 7 0, L_0x5fd2929eec70;  1 drivers
L_0x5fd292998800 .part L_0x5fd2929eec70, 4, 4;
L_0x5fd2929988a0 .part L_0x5fd2929eec70, 0, 4;
L_0x5fd292998990 .part L_0x5fd2929eed30, 2, 2;
L_0x5fd292998a30 .part L_0x5fd2929eed30, 0, 2;
L_0x5fd292998b50 .functor MUXZ 2, L_0x5fd292998a30, L_0x5fd292998990, L_0x5fd29299a020, C4<>;
L_0x5fd292998c90 .part L_0x5fd292998b50, 1, 1;
L_0x5fd292998d80 .part L_0x5fd292998b50, 0, 1;
L_0x5fd292998e20 .functor MUXZ 1, L_0x5fd292998d80, L_0x5fd292998c90, L_0x5fd292999f80, C4<>;
S_0x5fd29286b150 .scope module, "acc0.pp_CCU2C_A0_12" "CCU2C" 3 651, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd2926bd980 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd2926bd9c0 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd2926bda00 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd2926bda40 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd2929998c0 .functor BUFZ 1, L_0x5fd29299f9a0, C4<0>, C4<0>, C4<0>;
L_0x5fd29299b630 .functor XOR 1, L_0x5fd29299b000, L_0x5fd2929998c0, C4<0>, C4<0>;
L_0x5fd29299b6f0 .functor BUFZ 1, L_0x5fd29299b460, C4<0>, C4<0>, C4<0>;
L_0x5fd29299b760 .functor NOT 1, L_0x5fd29299b000, C4<0>, C4<0>, C4<0>;
L_0x5fd29299b860 .functor AND 1, L_0x5fd29299b760, L_0x5fd29299b6f0, C4<1>, C4<1>;
L_0x5fd29299b920 .functor AND 1, L_0x5fd29299b000, L_0x5fd29299f9a0, C4<1>, C4<1>;
L_0x5fd29299ba20 .functor OR 1, L_0x5fd29299b860, L_0x5fd29299b920, C4<0>, C4<0>;
L_0x5fd29299c790 .functor BUFZ 1, L_0x5fd29299ba20, C4<0>, C4<0>, C4<0>;
L_0x5fd29299c8a0 .functor XOR 1, L_0x5fd29299c0d0, L_0x5fd29299c790, C4<0>, C4<0>;
L_0x5fd29299c960 .functor BUFZ 1, L_0x5fd29299c5c0, C4<0>, C4<0>, C4<0>;
L_0x5fd29299ca30 .functor NOT 1, L_0x5fd29299c0d0, C4<0>, C4<0>, C4<0>;
L_0x5fd29299cb30 .functor AND 1, L_0x5fd29299ca30, L_0x5fd29299c960, C4<1>, C4<1>;
L_0x5fd29299cc10 .functor AND 1, L_0x5fd29299c0d0, L_0x5fd29299ba20, C4<1>, C4<1>;
L_0x5fd29299cc80 .functor OR 1, L_0x5fd29299cb30, L_0x5fd29299cc10, C4<0>, C4<0>;
v0x5fd292695260_0 .net "A0", 0 0, L_0x5fd29299ce10;  1 drivers
v0x5fd292695320_0 .net "A1", 0 0, L_0x5fd29299d280;  1 drivers
v0x5fd2928d2cf0_0 .net "B0", 0 0, L_0x5fd29299ceb0;  1 drivers
v0x5fd292694e70_0 .net "B1", 0 0, L_0x5fd29299d320;  1 drivers
L_0x70c79cbb9658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c5450_0 .net "C0", 0 0, L_0x70c79cbb9658;  1 drivers
L_0x70c79cbb96e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c3360_0 .net "C1", 0 0, L_0x70c79cbb96e8;  1 drivers
v0x5fd2928c3400_0 .net "CIN", 0 0, L_0x5fd29299f9a0;  alias, 1 drivers
v0x5fd2928bf4c0_0 .net "COUT", 0 0, L_0x5fd29299cc80;  alias, 1 drivers
L_0x70c79cbb96a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2928bf560_0 .net "D0", 0 0, L_0x70c79cbb96a0;  1 drivers
L_0x70c79cbb9730 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2928bd3d0_0 .net "D1", 0 0, L_0x70c79cbb9730;  1 drivers
v0x5fd2928bd470_0 .net "LUT2_0", 0 0, L_0x5fd29299b460;  1 drivers
v0x5fd2928bb2e0_0 .net "LUT2_1", 0 0, L_0x5fd29299c5c0;  1 drivers
v0x5fd2928b91f0_0 .net "LUT4_0", 0 0, L_0x5fd29299b000;  1 drivers
v0x5fd29265ef90_0 .net "LUT4_1", 0 0, L_0x5fd29299c0d0;  1 drivers
v0x5fd2928b7100_0 .net "S0", 0 0, L_0x5fd29299b630;  1 drivers
v0x5fd2928b71a0_0 .net "S1", 0 0, L_0x5fd29299c8a0;  1 drivers
v0x5fd292691000_0 .net *"_ivl_10", 0 0, L_0x5fd29299b920;  1 drivers
v0x5fd2926910a0_0 .net *"_ivl_20", 0 0, L_0x5fd29299ca30;  1 drivers
v0x5fd2928b2f20_0 .net *"_ivl_22", 0 0, L_0x5fd29299cb30;  1 drivers
v0x5fd2928b2fc0_0 .net *"_ivl_24", 0 0, L_0x5fd29299cc10;  1 drivers
v0x5fd2928b0e30_0 .net *"_ivl_6", 0 0, L_0x5fd29299b760;  1 drivers
v0x5fd2928b0ed0_0 .net *"_ivl_8", 0 0, L_0x5fd29299b860;  1 drivers
v0x5fd2928aed40_0 .net "cout_0", 0 0, L_0x5fd29299ba20;  1 drivers
v0x5fd2928aede0_0 .net "gated_cin_0", 0 0, L_0x5fd2929998c0;  1 drivers
v0x5fd292690c10_0 .net "gated_cin_1", 0 0, L_0x5fd29299c790;  1 drivers
v0x5fd292690cb0_0 .net "gated_lut2_0", 0 0, L_0x5fd29299b6f0;  1 drivers
v0x5fd2928acc50_0 .net "gated_lut2_1", 0 0, L_0x5fd29299c960;  1 drivers
S_0x5fd29286ae40 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd29286b150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2923681a0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2926631f0_0 .net "A", 0 0, L_0x5fd29299ce10;  alias, 1 drivers
v0x5fd2926b9720_0 .net "B", 0 0, L_0x5fd29299ceb0;  alias, 1 drivers
v0x5fd2926b97e0_0 .net "Z", 0 0, L_0x5fd29299b460;  alias, 1 drivers
L_0x70c79cbb94f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2926b58b0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb94f0;  1 drivers
L_0x70c79cbb9538 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2926b54c0_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb9538;  1 drivers
v0x5fd2926b1650_0 .net *"_ivl_7", 0 0, L_0x5fd29299b2d0;  1 drivers
v0x5fd2926b1260_0 .net *"_ivl_9", 0 0, L_0x5fd29299b3c0;  1 drivers
v0x5fd2926ad3f0_0 .net "s1", 1 0, L_0x5fd29299b1e0;  1 drivers
L_0x5fd29299b1e0 .functor MUXZ 2, L_0x70c79cbb9538, L_0x70c79cbb94f0, L_0x5fd29299ceb0, C4<>;
L_0x5fd29299b2d0 .part L_0x5fd29299b1e0, 1, 1;
L_0x5fd29299b3c0 .part L_0x5fd29299b1e0, 0, 1;
L_0x5fd29299b460 .functor MUXZ 1, L_0x5fd29299b3c0, L_0x5fd29299b2d0, L_0x5fd29299ce10, C4<>;
S_0x5fd292866a10 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd29286b150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292368bd0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2926ad000_0 .net "A", 0 0, L_0x5fd29299d280;  alias, 1 drivers
v0x5fd2926a9190_0 .net "B", 0 0, L_0x5fd29299d320;  alias, 1 drivers
v0x5fd2926a9250_0 .net "Z", 0 0, L_0x5fd29299c5c0;  alias, 1 drivers
L_0x70c79cbb95c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2926a8da0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb95c8;  1 drivers
L_0x70c79cbb9610 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2926a4f30_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb9610;  1 drivers
v0x5fd2926a4b40_0 .net *"_ivl_7", 0 0, L_0x5fd29299c430;  1 drivers
v0x5fd2926a0cd0_0 .net *"_ivl_9", 0 0, L_0x5fd29299c520;  1 drivers
v0x5fd2926a08e0_0 .net "s1", 1 0, L_0x5fd29299c2b0;  1 drivers
L_0x5fd29299c2b0 .functor MUXZ 2, L_0x70c79cbb9610, L_0x70c79cbb95c8, L_0x5fd29299d320, C4<>;
L_0x5fd29299c430 .part L_0x5fd29299c2b0, 1, 1;
L_0x5fd29299c520 .part L_0x5fd29299c2b0, 0, 1;
L_0x5fd29299c5c0 .functor MUXZ 1, L_0x5fd29299c520, L_0x5fd29299c430, L_0x5fd29299d280, C4<>;
S_0x5fd2928666f0 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd29286b150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292369490 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb94a8 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eedf0 .functor BUFT 8, L_0x70c79cbb94a8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929eeeb0 .functor BUFT 4, L_0x5fd29299ac40, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2929015a0_0 .net "A", 0 0, L_0x5fd29299ce10;  alias, 1 drivers
v0x5fd292901660_0 .net "B", 0 0, L_0x5fd29299ceb0;  alias, 1 drivers
v0x5fd29269ca70_0 .net "C", 0 0, L_0x70c79cbb9658;  alias, 1 drivers
v0x5fd29269cb10_0 .net "D", 0 0, L_0x70c79cbb96a0;  alias, 1 drivers
v0x5fd29269c680_0 .net "Z", 0 0, L_0x5fd29299b000;  alias, 1 drivers
v0x5fd29269c720_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb94a8;  1 drivers
v0x5fd2928fdfd0_0 .net *"_ivl_13", 1 0, L_0x5fd29299ace0;  1 drivers
v0x5fd29265f380_0 .net *"_ivl_15", 1 0, L_0x5fd29299ad80;  1 drivers
v0x5fd2928f96c0_0 .net *"_ivl_19", 0 0, L_0x5fd29299aec0;  1 drivers
v0x5fd2928f5b80_0 .net *"_ivl_21", 0 0, L_0x5fd29299af60;  1 drivers
v0x5fd2928f57a0_0 .net *"_ivl_7", 3 0, L_0x5fd29299aba0;  1 drivers
v0x5fd2926987b0_0 .net *"_ivl_9", 3 0, L_0x5fd29299ac40;  1 drivers
v0x5fd2928ede90_0 .net "s1", 1 0, L_0x5fd29299ae20;  1 drivers
v0x5fd2928ed880_0 .net "s2", 3 0, L_0x5fd2929eeeb0;  1 drivers
v0x5fd2928eb790_0 .net "s3", 7 0, L_0x5fd2929eedf0;  1 drivers
L_0x5fd29299aba0 .part L_0x5fd2929eedf0, 4, 4;
L_0x5fd29299ac40 .part L_0x5fd2929eedf0, 0, 4;
L_0x5fd29299ace0 .part L_0x5fd2929eeeb0, 2, 2;
L_0x5fd29299ad80 .part L_0x5fd2929eeeb0, 0, 2;
L_0x5fd29299ae20 .functor MUXZ 2, L_0x5fd29299ad80, L_0x5fd29299ace0, L_0x5fd29299ceb0, C4<>;
L_0x5fd29299aec0 .part L_0x5fd29299ae20, 1, 1;
L_0x5fd29299af60 .part L_0x5fd29299ae20, 0, 1;
L_0x5fd29299b000 .functor MUXZ 1, L_0x5fd29299af60, L_0x5fd29299aec0, L_0x5fd29299ce10, C4<>;
S_0x5fd2928663e0 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd29286b150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292369e90 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb9580 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929eef70 .functor BUFT 8, L_0x70c79cbb9580, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ef030 .functor BUFT 4, L_0x5fd29299bb80, C4<0000>, C4<0000>, C4<0000>;
v0x5fd292698390_0 .net "A", 0 0, L_0x5fd29299d280;  alias, 1 drivers
v0x5fd292698450_0 .net "B", 0 0, L_0x5fd29299d320;  alias, 1 drivers
v0x5fd2928e96a0_0 .net "C", 0 0, L_0x70c79cbb96e8;  alias, 1 drivers
v0x5fd2928e9740_0 .net "D", 0 0, L_0x70c79cbb9730;  alias, 1 drivers
v0x5fd2928e75b0_0 .net "Z", 0 0, L_0x5fd29299c0d0;  alias, 1 drivers
v0x5fd2928e7650_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb9580;  1 drivers
v0x5fd2928e54c0_0 .net *"_ivl_13", 1 0, L_0x5fd29299bc70;  1 drivers
v0x5fd2928e33d0_0 .net *"_ivl_15", 1 0, L_0x5fd29299bd10;  1 drivers
v0x5fd2928e12e0_0 .net *"_ivl_19", 0 0, L_0x5fd29299bf40;  1 drivers
v0x5fd2928df1f0_0 .net *"_ivl_21", 0 0, L_0x5fd29299c030;  1 drivers
v0x5fd2928dd100_0 .net *"_ivl_7", 3 0, L_0x5fd29299bae0;  1 drivers
v0x5fd2928db010_0 .net *"_ivl_9", 3 0, L_0x5fd29299bb80;  1 drivers
v0x5fd2928d8f20_0 .net "s1", 1 0, L_0x5fd29299be00;  1 drivers
v0x5fd2928d6e30_0 .net "s2", 3 0, L_0x5fd2929ef030;  1 drivers
v0x5fd2928d4d40_0 .net "s3", 7 0, L_0x5fd2929eef70;  1 drivers
L_0x5fd29299bae0 .part L_0x5fd2929eef70, 4, 4;
L_0x5fd29299bb80 .part L_0x5fd2929eef70, 0, 4;
L_0x5fd29299bc70 .part L_0x5fd2929ef030, 2, 2;
L_0x5fd29299bd10 .part L_0x5fd2929ef030, 0, 2;
L_0x5fd29299be00 .functor MUXZ 2, L_0x5fd29299bd10, L_0x5fd29299bc70, L_0x5fd29299d320, C4<>;
L_0x5fd29299bf40 .part L_0x5fd29299be00, 1, 1;
L_0x5fd29299c030 .part L_0x5fd29299be00, 0, 1;
L_0x5fd29299c0d0 .functor MUXZ 1, L_0x5fd29299c030, L_0x5fd29299bf40, L_0x5fd29299d280, C4<>;
S_0x5fd29285ced0 .scope module, "acc0.pp_CCU2C_A0_13" "CCU2C" 3 672, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd2928a8db0 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd2928a8df0 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd2928a8e30 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd2928a8e70 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd29299cba0 .functor BUFZ 1, L_0x5fd2929a2700, C4<0>, C4<0>, C4<0>;
L_0x5fd29299e3b0 .functor XOR 1, L_0x5fd29299dcf0, L_0x5fd29299cba0, C4<0>, C4<0>;
L_0x5fd29299e470 .functor BUFZ 1, L_0x5fd29299e1e0, C4<0>, C4<0>, C4<0>;
L_0x5fd29299e4e0 .functor NOT 1, L_0x5fd29299dcf0, C4<0>, C4<0>, C4<0>;
L_0x5fd29299e5e0 .functor AND 1, L_0x5fd29299e4e0, L_0x5fd29299e470, C4<1>, C4<1>;
L_0x5fd29299e6a0 .functor AND 1, L_0x5fd29299dcf0, L_0x5fd2929a2700, C4<1>, C4<1>;
L_0x5fd29299e7a0 .functor OR 1, L_0x5fd29299e5e0, L_0x5fd29299e6a0, C4<0>, C4<0>;
L_0x5fd29299f510 .functor BUFZ 1, L_0x5fd29299e7a0, C4<0>, C4<0>, C4<0>;
L_0x5fd29299f620 .functor XOR 1, L_0x5fd29299ee50, L_0x5fd29299f510, C4<0>, C4<0>;
L_0x5fd29299f6e0 .functor BUFZ 1, L_0x5fd29299f340, C4<0>, C4<0>, C4<0>;
L_0x5fd29299f750 .functor NOT 1, L_0x5fd29299ee50, C4<0>, C4<0>, C4<0>;
L_0x5fd29299f850 .functor AND 1, L_0x5fd29299f750, L_0x5fd29299f6e0, C4<1>, C4<1>;
L_0x5fd29299f930 .functor AND 1, L_0x5fd29299ee50, L_0x5fd29299e7a0, C4<1>, C4<1>;
L_0x5fd29299f9a0 .functor OR 1, L_0x5fd29299f850, L_0x5fd29299f930, C4<0>, C4<0>;
v0x5fd2928d44c0_0 .net "A0", 0 0, L_0x5fd29299fb30;  1 drivers
v0x5fd2928d4580_0 .net "A1", 0 0, L_0x5fd29299ffc0;  1 drivers
v0x5fd2928d3810_0 .net "B0", 0 0, L_0x5fd29299fbd0;  1 drivers
v0x5fd2928d25b0_0 .net "B1", 0 0, L_0x5fd2929a0060;  1 drivers
L_0x70c79cbb9928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928d1d60_0 .net "C0", 0 0, L_0x70c79cbb9928;  1 drivers
L_0x70c79cbb99b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928d0130_0 .net "C1", 0 0, L_0x70c79cbb99b8;  1 drivers
v0x5fd2928d01d0_0 .net "CIN", 0 0, L_0x5fd2929a2700;  alias, 1 drivers
v0x5fd2928cf480_0 .net "COUT", 0 0, L_0x5fd29299f9a0;  alias, 1 drivers
L_0x70c79cbb9970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2928cf520_0 .net "D0", 0 0, L_0x70c79cbb9970;  1 drivers
L_0x70c79cbb9a00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2928ce380_0 .net "D1", 0 0, L_0x70c79cbb9a00;  1 drivers
v0x5fd2928ce420_0 .net "LUT2_0", 0 0, L_0x5fd29299e1e0;  1 drivers
v0x5fd2928cd6d0_0 .net "LUT2_1", 0 0, L_0x5fd29299f340;  1 drivers
v0x5fd2928cd770_0 .net "LUT4_0", 0 0, L_0x5fd29299dcf0;  1 drivers
v0x5fd2928cc5d0_0 .net "LUT4_1", 0 0, L_0x5fd29299ee50;  1 drivers
v0x5fd2928cc670_0 .net "S0", 0 0, L_0x5fd29299e3b0;  1 drivers
v0x5fd2928cb920_0 .net "S1", 0 0, L_0x5fd29299f620;  1 drivers
v0x5fd2928cb9c0_0 .net *"_ivl_10", 0 0, L_0x5fd29299e6a0;  1 drivers
v0x5fd2928c9b70_0 .net *"_ivl_20", 0 0, L_0x5fd29299f750;  1 drivers
v0x5fd2928c9c10_0 .net *"_ivl_22", 0 0, L_0x5fd29299f850;  1 drivers
v0x5fd2928c8a70_0 .net *"_ivl_24", 0 0, L_0x5fd29299f930;  1 drivers
v0x5fd2928c8b30_0 .net *"_ivl_6", 0 0, L_0x5fd29299e4e0;  1 drivers
v0x5fd2928c7dc0_0 .net *"_ivl_8", 0 0, L_0x5fd29299e5e0;  1 drivers
v0x5fd2928c6cc0_0 .net "cout_0", 0 0, L_0x5fd29299e7a0;  1 drivers
v0x5fd2928c6d80_0 .net "gated_cin_0", 0 0, L_0x5fd29299cba0;  1 drivers
v0x5fd2928c6010_0 .net "gated_cin_1", 0 0, L_0x5fd29299f510;  1 drivers
v0x5fd2928c60d0_0 .net "gated_lut2_0", 0 0, L_0x5fd29299e470;  1 drivers
v0x5fd2928c4bd0_0 .net "gated_lut2_1", 0 0, L_0x5fd29299f6e0;  1 drivers
S_0x5fd29285cbb0 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd29285ced0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd29236b740 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2928a4bd0_0 .net "A", 0 0, L_0x5fd29299fb30;  alias, 1 drivers
v0x5fd29268cda0_0 .net "B", 0 0, L_0x5fd29299fbd0;  alias, 1 drivers
v0x5fd29268ce60_0 .net "Z", 0 0, L_0x5fd29299e1e0;  alias, 1 drivers
L_0x70c79cbb97c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292892920_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb97c0;  1 drivers
L_0x70c79cbb9808 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292892540_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb9808;  1 drivers
v0x5fd292892150_0 .net *"_ivl_7", 0 0, L_0x5fd29299e050;  1 drivers
v0x5fd2928b16a0_0 .net *"_ivl_9", 0 0, L_0x5fd29299e140;  1 drivers
v0x5fd2927e3810_0 .net "s1", 1 0, L_0x5fd29299ded0;  1 drivers
L_0x5fd29299ded0 .functor MUXZ 2, L_0x70c79cbb9808, L_0x70c79cbb97c0, L_0x5fd29299fbd0, C4<>;
L_0x5fd29299e050 .part L_0x5fd29299ded0, 1, 1;
L_0x5fd29299e140 .part L_0x5fd29299ded0, 0, 1;
L_0x5fd29299e1e0 .functor MUXZ 1, L_0x5fd29299e140, L_0x5fd29299e050, L_0x5fd29299fb30, C4<>;
S_0x5fd29285c8a0 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd29285ced0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd29236c190 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2926a5160_0 .net "A", 0 0, L_0x5fd29299ffc0;  alias, 1 drivers
v0x5fd29254d280_0 .net "B", 0 0, L_0x5fd2929a0060;  alias, 1 drivers
v0x5fd29254d340_0 .net "Z", 0 0, L_0x5fd29299f340;  alias, 1 drivers
L_0x70c79cbb9898 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292892b50_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb9898;  1 drivers
L_0x70c79cbb98e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29287f790_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb98e0;  1 drivers
v0x5fd292825690_0 .net *"_ivl_7", 0 0, L_0x5fd29299f1b0;  1 drivers
v0x5fd292807890_0 .net *"_ivl_9", 0 0, L_0x5fd29299f2a0;  1 drivers
v0x5fd2927ca000_0 .net "s1", 1 0, L_0x5fd29299f030;  1 drivers
L_0x5fd29299f030 .functor MUXZ 2, L_0x70c79cbb98e0, L_0x70c79cbb9898, L_0x5fd2929a0060, C4<>;
L_0x5fd29299f1b0 .part L_0x5fd29299f030, 1, 1;
L_0x5fd29299f2a0 .part L_0x5fd29299f030, 0, 1;
L_0x5fd29299f340 .functor MUXZ 1, L_0x5fd29299f2a0, L_0x5fd29299f1b0, L_0x5fd29299ffc0, C4<>;
S_0x5fd292854070 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd29285ced0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29236cc40 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb9778 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ef0f0 .functor BUFT 8, L_0x70c79cbb9778, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ef1b0 .functor BUFT 4, L_0x5fd29299d7a0, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2928ed000_0 .net "A", 0 0, L_0x5fd29299fb30;  alias, 1 drivers
v0x5fd2928ed0c0_0 .net "B", 0 0, L_0x5fd29299fbd0;  alias, 1 drivers
v0x5fd2928ec350_0 .net "C", 0 0, L_0x70c79cbb9928;  alias, 1 drivers
v0x5fd2928ec3f0_0 .net "D", 0 0, L_0x70c79cbb9970;  alias, 1 drivers
v0x5fd2928eaf10_0 .net "Z", 0 0, L_0x5fd29299dcf0;  alias, 1 drivers
v0x5fd2928eafb0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb9778;  1 drivers
v0x5fd2928ea260_0 .net *"_ivl_13", 1 0, L_0x5fd29299d890;  1 drivers
v0x5fd2928e8e20_0 .net *"_ivl_15", 1 0, L_0x5fd29299d930;  1 drivers
v0x5fd2928e8170_0 .net *"_ivl_19", 0 0, L_0x5fd29299db60;  1 drivers
v0x5fd2928e6d30_0 .net *"_ivl_21", 0 0, L_0x5fd29299dc50;  1 drivers
v0x5fd2928e6080_0 .net *"_ivl_7", 3 0, L_0x5fd29299d700;  1 drivers
v0x5fd2928e4c40_0 .net *"_ivl_9", 3 0, L_0x5fd29299d7a0;  1 drivers
v0x5fd2928e3f90_0 .net "s1", 1 0, L_0x5fd29299da20;  1 drivers
v0x5fd2928e2b50_0 .net "s2", 3 0, L_0x5fd2929ef1b0;  1 drivers
v0x5fd2928e1ea0_0 .net "s3", 7 0, L_0x5fd2929ef0f0;  1 drivers
L_0x5fd29299d700 .part L_0x5fd2929ef0f0, 4, 4;
L_0x5fd29299d7a0 .part L_0x5fd2929ef0f0, 0, 4;
L_0x5fd29299d890 .part L_0x5fd2929ef1b0, 2, 2;
L_0x5fd29299d930 .part L_0x5fd2929ef1b0, 0, 2;
L_0x5fd29299da20 .functor MUXZ 2, L_0x5fd29299d930, L_0x5fd29299d890, L_0x5fd29299fbd0, C4<>;
L_0x5fd29299db60 .part L_0x5fd29299da20, 1, 1;
L_0x5fd29299dc50 .part L_0x5fd29299da20, 0, 1;
L_0x5fd29299dcf0 .functor MUXZ 1, L_0x5fd29299dc50, L_0x5fd29299db60, L_0x5fd29299fb30, C4<>;
S_0x5fd292688090 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd29285ced0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29236e1e0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb9850 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ef270 .functor BUFT 8, L_0x70c79cbb9850, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ef330 .functor BUFT 4, L_0x5fd29299e900, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2928e0a60_0 .net "A", 0 0, L_0x5fd29299ffc0;  alias, 1 drivers
v0x5fd2928e0b20_0 .net "B", 0 0, L_0x5fd2929a0060;  alias, 1 drivers
v0x5fd2928dfdb0_0 .net "C", 0 0, L_0x70c79cbb99b8;  alias, 1 drivers
v0x5fd2928dfe50_0 .net "D", 0 0, L_0x70c79cbb9a00;  alias, 1 drivers
v0x5fd2928de970_0 .net "Z", 0 0, L_0x5fd29299ee50;  alias, 1 drivers
v0x5fd2928dea10_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb9850;  1 drivers
v0x5fd2928ddcc0_0 .net *"_ivl_13", 1 0, L_0x5fd29299e9f0;  1 drivers
v0x5fd2928dc880_0 .net *"_ivl_15", 1 0, L_0x5fd29299ea90;  1 drivers
v0x5fd2928dbbd0_0 .net *"_ivl_19", 0 0, L_0x5fd29299ecc0;  1 drivers
v0x5fd2928da790_0 .net *"_ivl_21", 0 0, L_0x5fd29299edb0;  1 drivers
v0x5fd2928d9ae0_0 .net *"_ivl_7", 3 0, L_0x5fd29299e860;  1 drivers
v0x5fd2928d86a0_0 .net *"_ivl_9", 3 0, L_0x5fd29299e900;  1 drivers
v0x5fd2928d79f0_0 .net "s1", 1 0, L_0x5fd29299eb80;  1 drivers
v0x5fd2928d65b0_0 .net "s2", 3 0, L_0x5fd2929ef330;  1 drivers
v0x5fd2928d5900_0 .net "s3", 7 0, L_0x5fd2929ef270;  1 drivers
L_0x5fd29299e860 .part L_0x5fd2929ef270, 4, 4;
L_0x5fd29299e900 .part L_0x5fd2929ef270, 0, 4;
L_0x5fd29299e9f0 .part L_0x5fd2929ef330, 2, 2;
L_0x5fd29299ea90 .part L_0x5fd2929ef330, 0, 2;
L_0x5fd29299eb80 .functor MUXZ 2, L_0x5fd29299ea90, L_0x5fd29299e9f0, L_0x5fd2929a0060, C4<>;
L_0x5fd29299ecc0 .part L_0x5fd29299eb80, 1, 1;
L_0x5fd29299edb0 .part L_0x5fd29299eb80, 0, 1;
L_0x5fd29299ee50 .functor MUXZ 1, L_0x5fd29299edb0, L_0x5fd29299ecc0, L_0x5fd29299ffc0, C4<>;
S_0x5fd292853d50 .scope module, "acc0.pp_CCU2C_A0_14" "CCU2C" 3 693, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd2928c3f20 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd2928c3f60 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd2928c3fa0 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd2928c3fe0 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd29299f8c0 .functor BUFZ 1, L_0x5fd292991040, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a11a0 .functor XOR 1, L_0x5fd2929a0a50, L_0x5fd29299f8c0, C4<0>, C4<0>;
L_0x5fd2929a1210 .functor BUFZ 1, L_0x5fd2929a0f40, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a1280 .functor NOT 1, L_0x5fd2929a0a50, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a1380 .functor AND 1, L_0x5fd2929a1280, L_0x5fd2929a1210, C4<1>, C4<1>;
L_0x5fd2929a1440 .functor AND 1, L_0x5fd2929a0a50, L_0x5fd292991040, C4<1>, C4<1>;
L_0x5fd2929a14b0 .functor OR 1, L_0x5fd2929a1380, L_0x5fd2929a1440, C4<0>, C4<0>;
L_0x5fd2929a2270 .functor BUFZ 1, L_0x5fd2929a14b0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a2380 .functor XOR 1, L_0x5fd2929a1bb0, L_0x5fd2929a2270, C4<0>, C4<0>;
L_0x5fd2929a2440 .functor BUFZ 1, L_0x5fd2929a20a0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a24b0 .functor NOT 1, L_0x5fd2929a1bb0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a25b0 .functor AND 1, L_0x5fd2929a24b0, L_0x5fd2929a2440, C4<1>, C4<1>;
L_0x5fd2929a2690 .functor AND 1, L_0x5fd2929a1bb0, L_0x5fd2929a14b0, C4<1>, C4<1>;
L_0x5fd2929a2700 .functor OR 1, L_0x5fd2929a25b0, L_0x5fd2929a2690, C4<0>, C4<0>;
v0x5fd29289bfb0_0 .net "A0", 0 0, L_0x5fd2929a2890;  1 drivers
v0x5fd29289c070_0 .net "A1", 0 0, L_0x5fd2929a2d40;  1 drivers
v0x5fd29289aeb0_0 .net "B0", 0 0, L_0x5fd2929a2930;  1 drivers
v0x5fd29289a200_0 .net "B1", 0 0, L_0x5fd2929a2de0;  1 drivers
L_0x70c79cbb9bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292899100_0 .net "C0", 0 0, L_0x70c79cbb9bf8;  1 drivers
L_0x70c79cbb9c88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292898450_0 .net "C1", 0 0, L_0x70c79cbb9c88;  1 drivers
v0x5fd2928984f0_0 .net "CIN", 0 0, L_0x5fd292991040;  alias, 1 drivers
v0x5fd292897350_0 .net "COUT", 0 0, L_0x5fd2929a2700;  alias, 1 drivers
L_0x70c79cbb9c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2928973f0_0 .net "D0", 0 0, L_0x70c79cbb9c40;  1 drivers
L_0x70c79cbb9cd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2928966a0_0 .net "D1", 0 0, L_0x70c79cbb9cd0;  1 drivers
v0x5fd292896740_0 .net "LUT2_0", 0 0, L_0x5fd2929a0f40;  1 drivers
v0x5fd2928955a0_0 .net "LUT2_1", 0 0, L_0x5fd2929a20a0;  1 drivers
v0x5fd292895640_0 .net "LUT4_0", 0 0, L_0x5fd2929a0a50;  1 drivers
v0x5fd2928948f0_0 .net "LUT4_1", 0 0, L_0x5fd2929a1bb0;  1 drivers
v0x5fd292894990_0 .net "S0", 0 0, L_0x5fd2929a11a0;  1 drivers
v0x5fd2928937f0_0 .net "S1", 0 0, L_0x5fd2929a2380;  1 drivers
v0x5fd292893890_0 .net *"_ivl_10", 0 0, L_0x5fd2929a1440;  1 drivers
v0x5fd292887f10_0 .net *"_ivl_20", 0 0, L_0x5fd2929a24b0;  1 drivers
v0x5fd292887fb0_0 .net *"_ivl_22", 0 0, L_0x5fd2929a25b0;  1 drivers
v0x5fd292886480_0 .net *"_ivl_24", 0 0, L_0x5fd2929a2690;  1 drivers
v0x5fd292886520_0 .net *"_ivl_6", 0 0, L_0x5fd2929a1280;  1 drivers
v0x5fd2928860d0_0 .net *"_ivl_8", 0 0, L_0x5fd2929a1380;  1 drivers
v0x5fd2928807e0_0 .net "cout_0", 0 0, L_0x5fd2929a14b0;  1 drivers
v0x5fd2928808a0_0 .net "gated_cin_0", 0 0, L_0x5fd29299f8c0;  1 drivers
v0x5fd292880430_0 .net "gated_cin_1", 0 0, L_0x5fd2929a2270;  1 drivers
v0x5fd2928804f0_0 .net "gated_lut2_0", 0 0, L_0x5fd2929a1210;  1 drivers
v0x5fd2928770c0_0 .net "gated_lut2_1", 0 0, L_0x5fd2929a2440;  1 drivers
S_0x5fd292853a40 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd292853d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd29236fe50 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2928c1e30_0 .net "A", 0 0, L_0x5fd2929a2890;  alias, 1 drivers
v0x5fd2928c0d30_0 .net "B", 0 0, L_0x5fd2929a2930;  alias, 1 drivers
v0x5fd2928c0df0_0 .net "Z", 0 0, L_0x5fd2929a0f40;  alias, 1 drivers
L_0x70c79cbb9a90 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c0080_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb9a90;  1 drivers
L_0x70c79cbb9ad8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2928bec40_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb9ad8;  1 drivers
v0x5fd2928bdf90_0 .net *"_ivl_7", 0 0, L_0x5fd2929a0db0;  1 drivers
v0x5fd2928bcb50_0 .net *"_ivl_9", 0 0, L_0x5fd2929a0ea0;  1 drivers
v0x5fd2928bbea0_0 .net "s1", 1 0, L_0x5fd2929a0c30;  1 drivers
L_0x5fd2929a0c30 .functor MUXZ 2, L_0x70c79cbb9ad8, L_0x70c79cbb9a90, L_0x5fd2929a2930, C4<>;
L_0x5fd2929a0db0 .part L_0x5fd2929a0c30, 1, 1;
L_0x5fd2929a0ea0 .part L_0x5fd2929a0c30, 0, 1;
L_0x5fd2929a0f40 .functor MUXZ 1, L_0x5fd2929a0ea0, L_0x5fd2929a0db0, L_0x5fd2929a2890, C4<>;
S_0x5fd29284ffb0 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd292853d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2923708c0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2928baa60_0 .net "A", 0 0, L_0x5fd2929a2d40;  alias, 1 drivers
v0x5fd2928b9db0_0 .net "B", 0 0, L_0x5fd2929a2de0;  alias, 1 drivers
v0x5fd2928b9e70_0 .net "Z", 0 0, L_0x5fd2929a20a0;  alias, 1 drivers
L_0x70c79cbb9b68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2928b8970_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb9b68;  1 drivers
L_0x70c79cbb9bb0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2928b7cc0_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb9bb0;  1 drivers
v0x5fd2928b6880_0 .net *"_ivl_7", 0 0, L_0x5fd2929a1f10;  1 drivers
v0x5fd2928b5bd0_0 .net *"_ivl_9", 0 0, L_0x5fd2929a2000;  1 drivers
v0x5fd2928b4790_0 .net "s1", 1 0, L_0x5fd2929a1d90;  1 drivers
L_0x5fd2929a1d90 .functor MUXZ 2, L_0x70c79cbb9bb0, L_0x70c79cbb9b68, L_0x5fd2929a2de0, C4<>;
L_0x5fd2929a1f10 .part L_0x5fd2929a1d90, 1, 1;
L_0x5fd2929a2000 .part L_0x5fd2929a1d90, 0, 1;
L_0x5fd2929a20a0 .functor MUXZ 1, L_0x5fd2929a2000, L_0x5fd2929a1f10, L_0x5fd2929a2d40, C4<>;
S_0x5fd29284fc90 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd292853d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2923712d0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb9a48 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ef3f0 .functor BUFT 8, L_0x70c79cbb9a48, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ef4b0 .functor BUFT 4, L_0x5fd2929a0500, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2928b3ae0_0 .net "A", 0 0, L_0x5fd2929a2890;  alias, 1 drivers
v0x5fd2928b3ba0_0 .net "B", 0 0, L_0x5fd2929a2930;  alias, 1 drivers
v0x5fd2928b26a0_0 .net "C", 0 0, L_0x70c79cbb9bf8;  alias, 1 drivers
v0x5fd2928b2740_0 .net "D", 0 0, L_0x70c79cbb9c40;  alias, 1 drivers
v0x5fd2928b19f0_0 .net "Z", 0 0, L_0x5fd2929a0a50;  alias, 1 drivers
v0x5fd2928b1a90_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb9a48;  1 drivers
v0x5fd2928b05b0_0 .net *"_ivl_13", 1 0, L_0x5fd2929a05f0;  1 drivers
v0x5fd2928af900_0 .net *"_ivl_15", 1 0, L_0x5fd2929a0690;  1 drivers
v0x5fd2928ae4c0_0 .net *"_ivl_19", 0 0, L_0x5fd2929a08c0;  1 drivers
v0x5fd2928ad810_0 .net *"_ivl_21", 0 0, L_0x5fd2929a09b0;  1 drivers
v0x5fd2928ac3d0_0 .net *"_ivl_7", 3 0, L_0x5fd2929a0460;  1 drivers
v0x5fd2928ab720_0 .net *"_ivl_9", 3 0, L_0x5fd2929a0500;  1 drivers
v0x5fd2928aa620_0 .net "s1", 1 0, L_0x5fd2929a0780;  1 drivers
v0x5fd2928a9970_0 .net "s2", 3 0, L_0x5fd2929ef4b0;  1 drivers
v0x5fd2928a8530_0 .net "s3", 7 0, L_0x5fd2929ef3f0;  1 drivers
L_0x5fd2929a0460 .part L_0x5fd2929ef3f0, 4, 4;
L_0x5fd2929a0500 .part L_0x5fd2929ef3f0, 0, 4;
L_0x5fd2929a05f0 .part L_0x5fd2929ef4b0, 2, 2;
L_0x5fd2929a0690 .part L_0x5fd2929ef4b0, 0, 2;
L_0x5fd2929a0780 .functor MUXZ 2, L_0x5fd2929a0690, L_0x5fd2929a05f0, L_0x5fd2929a2930, C4<>;
L_0x5fd2929a08c0 .part L_0x5fd2929a0780, 1, 1;
L_0x5fd2929a09b0 .part L_0x5fd2929a0780, 0, 1;
L_0x5fd2929a0a50 .functor MUXZ 1, L_0x5fd2929a09b0, L_0x5fd2929a08c0, L_0x5fd2929a2890, C4<>;
S_0x5fd29284f980 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd292853d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292406400 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb9b20 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ef570 .functor BUFT 8, L_0x70c79cbb9b20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ef630 .functor BUFT 4, L_0x5fd2929a1660, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2928a7880_0 .net "A", 0 0, L_0x5fd2929a2d40;  alias, 1 drivers
v0x5fd2928a7940_0 .net "B", 0 0, L_0x5fd2929a2de0;  alias, 1 drivers
v0x5fd2928a6440_0 .net "C", 0 0, L_0x70c79cbb9c88;  alias, 1 drivers
v0x5fd2928a64e0_0 .net "D", 0 0, L_0x70c79cbb9cd0;  alias, 1 drivers
v0x5fd2928a5790_0 .net "Z", 0 0, L_0x5fd2929a1bb0;  alias, 1 drivers
v0x5fd2928a5830_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb9b20;  1 drivers
v0x5fd2928a4350_0 .net *"_ivl_13", 1 0, L_0x5fd2929a1750;  1 drivers
v0x5fd2928a36a0_0 .net *"_ivl_15", 1 0, L_0x5fd2929a17f0;  1 drivers
v0x5fd2928a2570_0 .net *"_ivl_19", 0 0, L_0x5fd2929a1a20;  1 drivers
v0x5fd2928a18c0_0 .net *"_ivl_21", 0 0, L_0x5fd2929a1b10;  1 drivers
v0x5fd2928a07c0_0 .net *"_ivl_7", 3 0, L_0x5fd2929a15c0;  1 drivers
v0x5fd29289fb10_0 .net *"_ivl_9", 3 0, L_0x5fd2929a1660;  1 drivers
v0x5fd29289ea10_0 .net "s1", 1 0, L_0x5fd2929a18e0;  1 drivers
v0x5fd29289dd60_0 .net "s2", 3 0, L_0x5fd2929ef630;  1 drivers
v0x5fd29289cc60_0 .net "s3", 7 0, L_0x5fd2929ef570;  1 drivers
L_0x5fd2929a15c0 .part L_0x5fd2929ef570, 4, 4;
L_0x5fd2929a1660 .part L_0x5fd2929ef570, 0, 4;
L_0x5fd2929a1750 .part L_0x5fd2929ef630, 2, 2;
L_0x5fd2929a17f0 .part L_0x5fd2929ef630, 0, 2;
L_0x5fd2929a18e0 .functor MUXZ 2, L_0x5fd2929a17f0, L_0x5fd2929a1750, L_0x5fd2929a2de0, C4<>;
L_0x5fd2929a1a20 .part L_0x5fd2929a18e0, 1, 1;
L_0x5fd2929a1b10 .part L_0x5fd2929a18e0, 0, 1;
L_0x5fd2929a1bb0 .functor MUXZ 1, L_0x5fd2929a1b10, L_0x5fd2929a1a20, L_0x5fd2929a2d40, C4<>;
S_0x5fd29284a020 .scope module, "acc0.pp_CCU2C_A0_15" "CCU2C" 3 714, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd292876d10 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd292876d50 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd292876d90 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd292876dd0 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x70c79cbb9ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a2620 .functor BUFZ 1, L_0x70c79cbb9ec8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a3eb0 .functor XOR 1, L_0x5fd2929a37f0, L_0x5fd2929a2620, C4<0>, C4<0>;
L_0x5fd2929a3f70 .functor BUFZ 1, L_0x5fd2929a3ce0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a3fe0 .functor NOT 1, L_0x5fd2929a37f0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a40e0 .functor AND 1, L_0x5fd2929a3fe0, L_0x5fd2929a3f70, C4<1>, C4<1>;
L_0x5fd2929a41a0 .functor AND 1, L_0x5fd2929a37f0, L_0x70c79cbb9ec8, C4<1>, C4<1>;
L_0x5fd2929a4260 .functor OR 1, L_0x5fd2929a40e0, L_0x5fd2929a41a0, C4<0>, C4<0>;
L_0x5fd2929a5020 .functor BUFZ 1, L_0x5fd2929a4260, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a5130 .functor XOR 1, L_0x5fd2929a4960, L_0x5fd2929a5020, C4<0>, C4<0>;
L_0x5fd2929a51f0 .functor BUFZ 1, L_0x5fd2929a4e50, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a5260 .functor NOT 1, L_0x5fd2929a4960, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a5360 .functor AND 1, L_0x5fd2929a5260, L_0x5fd2929a51f0, C4<1>, C4<1>;
L_0x5fd2929a5440 .functor AND 1, L_0x5fd2929a4960, L_0x5fd2929a4260, C4<1>, C4<1>;
L_0x5fd2929a54b0 .functor OR 1, L_0x5fd2929a5360, L_0x5fd2929a5440, C4<0>, C4<0>;
v0x5fd2927ea120_0 .net "A0", 0 0, L_0x5fd2929a5640;  1 drivers
v0x5fd2927ea1e0_0 .net "A1", 0 0, L_0x5fd2929a5b10;  1 drivers
v0x5fd2927e9470_0 .net "B0", 0 0, L_0x5fd2929a56e0;  1 drivers
v0x5fd2927e8370_0 .net "B1", 0 0, L_0x5fd2929a5bb0;  1 drivers
L_0x70c79cbb9f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927e76c0_0 .net "C0", 0 0, L_0x70c79cbb9f10;  1 drivers
L_0x70c79cbb9fa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927e65c0_0 .net "C1", 0 0, L_0x70c79cbb9fa0;  1 drivers
v0x5fd2927e6660_0 .net "CIN", 0 0, L_0x70c79cbb9ec8;  1 drivers
v0x5fd2927e5910_0 .net "COUT", 0 0, L_0x5fd2929a54b0;  alias, 1 drivers
L_0x70c79cbb9f58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2927e59b0_0 .net "D0", 0 0, L_0x70c79cbb9f58;  1 drivers
L_0x70c79cbb9fe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2927e4810_0 .net "D1", 0 0, L_0x70c79cbb9fe8;  1 drivers
v0x5fd2927e48b0_0 .net "LUT2_0", 0 0, L_0x5fd2929a3ce0;  1 drivers
v0x5fd2927e3b60_0 .net "LUT2_1", 0 0, L_0x5fd2929a4e50;  1 drivers
v0x5fd2927e3c00_0 .net "LUT4_0", 0 0, L_0x5fd2929a37f0;  1 drivers
v0x5fd2927e2a60_0 .net "LUT4_1", 0 0, L_0x5fd2929a4960;  1 drivers
v0x5fd2927e2b00_0 .net "S0", 0 0, L_0x5fd2929a3eb0;  1 drivers
v0x5fd2927e1db0_0 .net "S1", 0 0, L_0x5fd2929a5130;  1 drivers
v0x5fd2927e1e50_0 .net *"_ivl_10", 0 0, L_0x5fd2929a41a0;  1 drivers
v0x5fd2927e0000_0 .net *"_ivl_20", 0 0, L_0x5fd2929a5260;  1 drivers
v0x5fd2927e00a0_0 .net *"_ivl_22", 0 0, L_0x5fd2929a5360;  1 drivers
v0x5fd2927def00_0 .net *"_ivl_24", 0 0, L_0x5fd2929a5440;  1 drivers
v0x5fd2927de250_0 .net *"_ivl_6", 0 0, L_0x5fd2929a3fe0;  1 drivers
v0x5fd2927dd150_0 .net *"_ivl_8", 0 0, L_0x5fd2929a40e0;  1 drivers
v0x5fd2927dc4a0_0 .net "cout_0", 0 0, L_0x5fd2929a4260;  1 drivers
v0x5fd2927dc560_0 .net "gated_cin_0", 0 0, L_0x5fd2929a2620;  1 drivers
v0x5fd2927db3a0_0 .net "gated_cin_1", 0 0, L_0x5fd2929a5020;  1 drivers
v0x5fd2927db460_0 .net "gated_lut2_0", 0 0, L_0x5fd2929a3f70;  1 drivers
v0x5fd2927da6f0_0 .net "gated_lut2_1", 0 0, L_0x5fd2929a51f0;  1 drivers
S_0x5fd292849d00 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd29284a020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292405aa0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd292826790_0 .net "A", 0 0, L_0x5fd2929a5640;  alias, 1 drivers
v0x5fd2928263e0_0 .net "B", 0 0, L_0x5fd2929a56e0;  alias, 1 drivers
v0x5fd2928264a0_0 .net "Z", 0 0, L_0x5fd2929a3ce0;  alias, 1 drivers
L_0x70c79cbb9d60 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29280edf0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb9d60;  1 drivers
L_0x70c79cbb9da8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29280ea40_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb9da8;  1 drivers
v0x5fd29280dd90_0 .net *"_ivl_7", 0 0, L_0x5fd2929a3b50;  1 drivers
v0x5fd29280cc80_0 .net *"_ivl_9", 0 0, L_0x5fd2929a3c40;  1 drivers
v0x5fd29280c8d0_0 .net "s1", 1 0, L_0x5fd2929a39d0;  1 drivers
L_0x5fd2929a39d0 .functor MUXZ 2, L_0x70c79cbb9da8, L_0x70c79cbb9d60, L_0x5fd2929a56e0, C4<>;
L_0x5fd2929a3b50 .part L_0x5fd2929a39d0, 1, 1;
L_0x5fd2929a3c40 .part L_0x5fd2929a39d0, 0, 1;
L_0x5fd2929a3ce0 .functor MUXZ 1, L_0x5fd2929a3c40, L_0x5fd2929a3b50, L_0x5fd2929a5640, C4<>;
S_0x5fd2928499f0 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd29284a020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292404cc0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd29280bc20_0 .net "A", 0 0, L_0x5fd2929a5b10;  alias, 1 drivers
v0x5fd29280ab10_0 .net "B", 0 0, L_0x5fd2929a5bb0;  alias, 1 drivers
v0x5fd29280abd0_0 .net "Z", 0 0, L_0x5fd2929a4e50;  alias, 1 drivers
L_0x70c79cbb9e38 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29280a760_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbb9e38;  1 drivers
L_0x70c79cbb9e80 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292809ab0_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbb9e80;  1 drivers
v0x5fd292808530_0 .net *"_ivl_7", 0 0, L_0x5fd2929a4cc0;  1 drivers
v0x5fd292802310_0 .net *"_ivl_9", 0 0, L_0x5fd2929a4db0;  1 drivers
v0x5fd292801660_0 .net "s1", 1 0, L_0x5fd2929a4b40;  1 drivers
L_0x5fd2929a4b40 .functor MUXZ 2, L_0x70c79cbb9e80, L_0x70c79cbb9e38, L_0x5fd2929a5bb0, C4<>;
L_0x5fd2929a4cc0 .part L_0x5fd2929a4b40, 1, 1;
L_0x5fd2929a4db0 .part L_0x5fd2929a4b40, 0, 1;
L_0x5fd2929a4e50 .functor MUXZ 1, L_0x5fd2929a4db0, L_0x5fd2929a4cc0, L_0x5fd2929a5b10, C4<>;
S_0x5fd2928415c0 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd29284a020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292406a20 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb9d18 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ef6f0 .functor BUFT 8, L_0x70c79cbb9d18, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ef7b0 .functor BUFT 4, L_0x5fd2929a32a0, C4<0000>, C4<0000>, C4<0000>;
v0x5fd292800560_0 .net "A", 0 0, L_0x5fd2929a5640;  alias, 1 drivers
v0x5fd292800620_0 .net "B", 0 0, L_0x5fd2929a56e0;  alias, 1 drivers
v0x5fd2927ff8b0_0 .net "C", 0 0, L_0x70c79cbb9f10;  alias, 1 drivers
v0x5fd2927ff950_0 .net "D", 0 0, L_0x70c79cbb9f58;  alias, 1 drivers
v0x5fd2927fe7b0_0 .net "Z", 0 0, L_0x5fd2929a37f0;  alias, 1 drivers
v0x5fd2927fe850_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb9d18;  1 drivers
v0x5fd2927fdb00_0 .net *"_ivl_13", 1 0, L_0x5fd2929a3390;  1 drivers
v0x5fd2927fca00_0 .net *"_ivl_15", 1 0, L_0x5fd2929a3430;  1 drivers
v0x5fd2927fbd50_0 .net *"_ivl_19", 0 0, L_0x5fd2929a3660;  1 drivers
v0x5fd2927fac50_0 .net *"_ivl_21", 0 0, L_0x5fd2929a3750;  1 drivers
v0x5fd2927f9fa0_0 .net *"_ivl_7", 3 0, L_0x5fd2929a3200;  1 drivers
v0x5fd2927f8ea0_0 .net *"_ivl_9", 3 0, L_0x5fd2929a32a0;  1 drivers
v0x5fd2927f81f0_0 .net "s1", 1 0, L_0x5fd2929a3520;  1 drivers
v0x5fd2927f70f0_0 .net "s2", 3 0, L_0x5fd2929ef7b0;  1 drivers
v0x5fd2927f6440_0 .net "s3", 7 0, L_0x5fd2929ef6f0;  1 drivers
L_0x5fd2929a3200 .part L_0x5fd2929ef6f0, 4, 4;
L_0x5fd2929a32a0 .part L_0x5fd2929ef6f0, 0, 4;
L_0x5fd2929a3390 .part L_0x5fd2929ef7b0, 2, 2;
L_0x5fd2929a3430 .part L_0x5fd2929ef7b0, 0, 2;
L_0x5fd2929a3520 .functor MUXZ 2, L_0x5fd2929a3430, L_0x5fd2929a3390, L_0x5fd2929a56e0, C4<>;
L_0x5fd2929a3660 .part L_0x5fd2929a3520, 1, 1;
L_0x5fd2929a3750 .part L_0x5fd2929a3520, 0, 1;
L_0x5fd2929a37f0 .functor MUXZ 1, L_0x5fd2929a3750, L_0x5fd2929a3660, L_0x5fd2929a5640, C4<>;
S_0x5fd292683e30 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd29284a020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292425c30 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbb9df0 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ef870 .functor BUFT 8, L_0x70c79cbb9df0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929ef930 .functor BUFT 4, L_0x5fd2929a4410, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2927f5340_0 .net "A", 0 0, L_0x5fd2929a5b10;  alias, 1 drivers
v0x5fd2927f5400_0 .net "B", 0 0, L_0x5fd2929a5bb0;  alias, 1 drivers
v0x5fd2927f4690_0 .net "C", 0 0, L_0x70c79cbb9fa0;  alias, 1 drivers
v0x5fd2927f4730_0 .net "D", 0 0, L_0x70c79cbb9fe8;  alias, 1 drivers
v0x5fd2927f3590_0 .net "Z", 0 0, L_0x5fd2929a4960;  alias, 1 drivers
v0x5fd2927f3630_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbb9df0;  1 drivers
v0x5fd2927f28e0_0 .net *"_ivl_13", 1 0, L_0x5fd2929a4500;  1 drivers
v0x5fd2927f17e0_0 .net *"_ivl_15", 1 0, L_0x5fd2929a45a0;  1 drivers
v0x5fd2927f0b30_0 .net *"_ivl_19", 0 0, L_0x5fd2929a47d0;  1 drivers
v0x5fd2927efa30_0 .net *"_ivl_21", 0 0, L_0x5fd2929a48c0;  1 drivers
v0x5fd2927eed80_0 .net *"_ivl_7", 3 0, L_0x5fd2929a4370;  1 drivers
v0x5fd2927edc80_0 .net *"_ivl_9", 3 0, L_0x5fd2929a4410;  1 drivers
v0x5fd2927ecfd0_0 .net "s1", 1 0, L_0x5fd2929a4690;  1 drivers
v0x5fd2927ebed0_0 .net "s2", 3 0, L_0x5fd2929ef930;  1 drivers
v0x5fd2927eb220_0 .net "s3", 7 0, L_0x5fd2929ef870;  1 drivers
L_0x5fd2929a4370 .part L_0x5fd2929ef870, 4, 4;
L_0x5fd2929a4410 .part L_0x5fd2929ef870, 0, 4;
L_0x5fd2929a4500 .part L_0x5fd2929ef930, 2, 2;
L_0x5fd2929a45a0 .part L_0x5fd2929ef930, 0, 2;
L_0x5fd2929a4690 .functor MUXZ 2, L_0x5fd2929a45a0, L_0x5fd2929a4500, L_0x5fd2929a5bb0, C4<>;
L_0x5fd2929a47d0 .part L_0x5fd2929a4690, 1, 1;
L_0x5fd2929a48c0 .part L_0x5fd2929a4690, 0, 1;
L_0x5fd2929a4960 .functor MUXZ 1, L_0x5fd2929a48c0, L_0x5fd2929a47d0, L_0x5fd2929a5b10, C4<>;
S_0x5fd29265e8d0 .scope module, "acc0.pp_CCU2C_A0_2" "CCU2C" 3 735, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd2927d95f0 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd2927d9630 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd2927d9670 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd2927d96b0 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd2929a53d0 .functor BUFZ 1, L_0x5fd2929adf70, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a6ca0 .functor XOR 1, L_0x5fd2929a65e0, L_0x5fd2929a53d0, C4<0>, C4<0>;
L_0x5fd2929a6d60 .functor BUFZ 1, L_0x5fd2929a6ad0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a6dd0 .functor NOT 1, L_0x5fd2929a65e0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a6ed0 .functor AND 1, L_0x5fd2929a6dd0, L_0x5fd2929a6d60, C4<1>, C4<1>;
L_0x5fd2929a6f90 .functor AND 1, L_0x5fd2929a65e0, L_0x5fd2929adf70, C4<1>, C4<1>;
L_0x5fd2929a7090 .functor OR 1, L_0x5fd2929a6ed0, L_0x5fd2929a6f90, C4<0>, C4<0>;
L_0x5fd2929a7e00 .functor BUFZ 1, L_0x5fd2929a7090, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a7f10 .functor XOR 1, L_0x5fd2929a7740, L_0x5fd2929a7e00, C4<0>, C4<0>;
L_0x5fd2929a7fd0 .functor BUFZ 1, L_0x5fd2929a7c30, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a8040 .functor NOT 1, L_0x5fd2929a7740, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a8140 .functor AND 1, L_0x5fd2929a8040, L_0x5fd2929a7fd0, C4<1>, C4<1>;
L_0x5fd2929a8220 .functor AND 1, L_0x5fd2929a7740, L_0x5fd2929a7090, C4<1>, C4<1>;
L_0x5fd2929a8290 .functor OR 1, L_0x5fd2929a8140, L_0x5fd2929a8220, C4<0>, C4<0>;
v0x5fd2927e9120_0 .net "A0", 0 0, L_0x5fd2929a8420;  1 drivers
v0x5fd2927e91c0_0 .net "A1", 0 0, L_0x5fd2929a8910;  1 drivers
v0x5fd292820100_0 .net "B0", 0 0, L_0x5fd2929a84c0;  1 drivers
v0x5fd2928201f0_0 .net "B1", 0 0, L_0x5fd2929a89b0;  1 drivers
L_0x70c79cbba1e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29281ba90_0 .net "C0", 0 0, L_0x70c79cbba1e0;  1 drivers
L_0x70c79cbba270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29281bb80_0 .net "C1", 0 0, L_0x70c79cbba270;  1 drivers
v0x5fd2928134b0_0 .net "CIN", 0 0, L_0x5fd2929adf70;  alias, 1 drivers
v0x5fd292813550_0 .net "COUT", 0 0, L_0x5fd2929a8290;  alias, 1 drivers
L_0x70c79cbba228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd292812e80_0 .net "D0", 0 0, L_0x70c79cbba228;  1 drivers
L_0x70c79cbba2b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd292812f20_0 .net "D1", 0 0, L_0x70c79cbba2b8;  1 drivers
v0x5fd29267fbd0_0 .net "LUT2_0", 0 0, L_0x5fd2929a6ad0;  1 drivers
v0x5fd29267fc70_0 .net "LUT2_1", 0 0, L_0x5fd2929a7c30;  1 drivers
v0x5fd2928067a0_0 .net "LUT4_0", 0 0, L_0x5fd2929a65e0;  1 drivers
v0x5fd292806870_0 .net "LUT4_1", 0 0, L_0x5fd2929a7740;  1 drivers
v0x5fd29267b970_0 .net "S0", 0 0, L_0x5fd2929a6ca0;  1 drivers
v0x5fd29267ba10_0 .net "S1", 0 0, L_0x5fd2929a7f10;  1 drivers
v0x5fd2927b9ab0_0 .net *"_ivl_10", 0 0, L_0x5fd2929a6f90;  1 drivers
v0x5fd2927b9b50_0 .net *"_ivl_20", 0 0, L_0x5fd2929a8040;  1 drivers
v0x5fd2927c8a10_0 .net *"_ivl_22", 0 0, L_0x5fd2929a8140;  1 drivers
v0x5fd2927c8ab0_0 .net *"_ivl_24", 0 0, L_0x5fd2929a8220;  1 drivers
v0x5fd2927c7c10_0 .net *"_ivl_6", 0 0, L_0x5fd2929a6dd0;  1 drivers
v0x5fd2927c7cf0_0 .net *"_ivl_8", 0 0, L_0x5fd2929a6ed0;  1 drivers
v0x5fd2927b9340_0 .net "cout_0", 0 0, L_0x5fd2929a7090;  1 drivers
v0x5fd2927b9400_0 .net "gated_cin_0", 0 0, L_0x5fd2929a53d0;  1 drivers
v0x5fd2927b8540_0 .net "gated_cin_1", 0 0, L_0x5fd2929a7e00;  1 drivers
v0x5fd2927b85e0_0 .net "gated_lut2_0", 0 0, L_0x5fd2929a6d60;  1 drivers
v0x5fd2927a9c40_0 .net "gated_lut2_1", 0 0, L_0x5fd2929a7fd0;  1 drivers
S_0x5fd292833170 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd29265e8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd29240daf0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2927d7840_0 .net "A", 0 0, L_0x5fd2929a8420;  alias, 1 drivers
v0x5fd2927d7900_0 .net "B", 0 0, L_0x5fd2929a84c0;  alias, 1 drivers
v0x5fd2927d6b90_0 .net "Z", 0 0, L_0x5fd2929a6ad0;  alias, 1 drivers
L_0x70c79cbba078 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927d6c50_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbba078;  1 drivers
L_0x70c79cbba0c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927d5a90_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbba0c0;  1 drivers
v0x5fd2927d4de0_0 .net *"_ivl_7", 0 0, L_0x5fd2929a6940;  1 drivers
v0x5fd2927d3ce0_0 .net *"_ivl_9", 0 0, L_0x5fd2929a6a30;  1 drivers
v0x5fd2927d3030_0 .net "s1", 1 0, L_0x5fd2929a67c0;  1 drivers
L_0x5fd2929a67c0 .functor MUXZ 2, L_0x70c79cbba0c0, L_0x70c79cbba078, L_0x5fd2929a84c0, C4<>;
L_0x5fd2929a6940 .part L_0x5fd2929a67c0, 1, 1;
L_0x5fd2929a6a30 .part L_0x5fd2929a67c0, 0, 1;
L_0x5fd2929a6ad0 .functor MUXZ 1, L_0x5fd2929a6a30, L_0x5fd2929a6940, L_0x5fd2929a8420, C4<>;
S_0x5fd29282a770 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd29265e8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd29240c9c0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2927d1f30_0 .net "A", 0 0, L_0x5fd2929a8910;  alias, 1 drivers
v0x5fd2927d1280_0 .net "B", 0 0, L_0x5fd2929a89b0;  alias, 1 drivers
v0x5fd2927d1340_0 .net "Z", 0 0, L_0x5fd2929a7c30;  alias, 1 drivers
L_0x70c79cbba150 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927d0180_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbba150;  1 drivers
L_0x70c79cbba198 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927cf4d0_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbba198;  1 drivers
v0x5fd2927ce3d0_0 .net *"_ivl_7", 0 0, L_0x5fd2929a7aa0;  1 drivers
v0x5fd2927cd720_0 .net *"_ivl_9", 0 0, L_0x5fd2929a7b90;  1 drivers
v0x5fd2927cc620_0 .net "s1", 1 0, L_0x5fd2929a7920;  1 drivers
L_0x5fd2929a7920 .functor MUXZ 2, L_0x70c79cbba198, L_0x70c79cbba150, L_0x5fd2929a89b0, C4<>;
L_0x5fd2929a7aa0 .part L_0x5fd2929a7920, 1, 1;
L_0x5fd2929a7b90 .part L_0x5fd2929a7920, 0, 1;
L_0x5fd2929a7c30 .functor MUXZ 1, L_0x5fd2929a7b90, L_0x5fd2929a7aa0, L_0x5fd2929a8910, C4<>;
S_0x5fd2928249b0 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd29265e8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29240f7a0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbba030 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ef9f0 .functor BUFT 8, L_0x70c79cbba030, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929efab0 .functor BUFT 4, L_0x5fd2929a6090, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2927cb970_0 .net "A", 0 0, L_0x5fd2929a8420;  alias, 1 drivers
v0x5fd2927cba30_0 .net "B", 0 0, L_0x5fd2929a84c0;  alias, 1 drivers
v0x5fd2927caa10_0 .net "C", 0 0, L_0x70c79cbba1e0;  alias, 1 drivers
v0x5fd2927caab0_0 .net "D", 0 0, L_0x70c79cbba228;  alias, 1 drivers
v0x5fd2927ca1c0_0 .net "Z", 0 0, L_0x5fd2929a65e0;  alias, 1 drivers
v0x5fd2927ca260_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbba030;  1 drivers
v0x5fd2926b1880_0 .net *"_ivl_13", 1 0, L_0x5fd2929a6180;  1 drivers
v0x5fd2927fd7b0_0 .net *"_ivl_15", 1 0, L_0x5fd2929a6220;  1 drivers
v0x5fd2927fd890_0 .net *"_ivl_19", 0 0, L_0x5fd2929a6450;  1 drivers
v0x5fd292875790_0 .net *"_ivl_21", 0 0, L_0x5fd2929a6540;  1 drivers
v0x5fd292875870_0 .net *"_ivl_7", 3 0, L_0x5fd2929a5ff0;  1 drivers
v0x5fd29273dcb0_0 .net *"_ivl_9", 3 0, L_0x5fd2929a6090;  1 drivers
v0x5fd29273dd90_0 .net "s1", 1 0, L_0x5fd2929a6310;  1 drivers
v0x5fd2927cf180_0 .net "s2", 3 0, L_0x5fd2929efab0;  1 drivers
v0x5fd2927cf260_0 .net "s3", 7 0, L_0x5fd2929ef9f0;  1 drivers
L_0x5fd2929a5ff0 .part L_0x5fd2929ef9f0, 4, 4;
L_0x5fd2929a6090 .part L_0x5fd2929ef9f0, 0, 4;
L_0x5fd2929a6180 .part L_0x5fd2929efab0, 2, 2;
L_0x5fd2929a6220 .part L_0x5fd2929efab0, 0, 2;
L_0x5fd2929a6310 .functor MUXZ 2, L_0x5fd2929a6220, L_0x5fd2929a6180, L_0x5fd2929a84c0, C4<>;
L_0x5fd2929a6450 .part L_0x5fd2929a6310, 1, 1;
L_0x5fd2929a6540 .part L_0x5fd2929a6310, 0, 1;
L_0x5fd2929a65e0 .functor MUXZ 1, L_0x5fd2929a6540, L_0x5fd2929a6450, L_0x5fd2929a8420, C4<>;
S_0x5fd2928246a0 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd29265e8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29242a940 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbba108 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929efb70 .functor BUFT 8, L_0x70c79cbba108, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929efc30 .functor BUFT 4, L_0x5fd2929a71f0, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2928ee0f0_0 .net "A", 0 0, L_0x5fd2929a8910;  alias, 1 drivers
v0x5fd2928ee1b0_0 .net "B", 0 0, L_0x5fd2929a89b0;  alias, 1 drivers
v0x5fd29289f7c0_0 .net "C", 0 0, L_0x70c79cbba270;  alias, 1 drivers
v0x5fd29289f890_0 .net "D", 0 0, L_0x70c79cbba2b8;  alias, 1 drivers
v0x5fd292899eb0_0 .net "Z", 0 0, L_0x5fd2929a7740;  alias, 1 drivers
v0x5fd292899f50_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbba108;  1 drivers
v0x5fd2928b3790_0 .net *"_ivl_13", 1 0, L_0x5fd2929a72e0;  1 drivers
v0x5fd2928b3850_0 .net *"_ivl_15", 1 0, L_0x5fd2929a7380;  1 drivers
v0x5fd2928b7970_0 .net *"_ivl_19", 0 0, L_0x5fd2929a75b0;  1 drivers
v0x5fd2928b7a50_0 .net *"_ivl_21", 0 0, L_0x5fd2929a76a0;  1 drivers
v0x5fd2927d4a90_0 .net *"_ivl_7", 3 0, L_0x5fd2929a7150;  1 drivers
v0x5fd2927d4b50_0 .net *"_ivl_9", 3 0, L_0x5fd2929a71f0;  1 drivers
v0x5fd2927ddf00_0 .net "s1", 1 0, L_0x5fd2929a7470;  1 drivers
v0x5fd2927ddfe0_0 .net "s2", 3 0, L_0x5fd2929efc30;  1 drivers
v0x5fd2927e55c0_0 .net "s3", 7 0, L_0x5fd2929efb70;  1 drivers
L_0x5fd2929a7150 .part L_0x5fd2929efb70, 4, 4;
L_0x5fd2929a71f0 .part L_0x5fd2929efb70, 0, 4;
L_0x5fd2929a72e0 .part L_0x5fd2929efc30, 2, 2;
L_0x5fd2929a7380 .part L_0x5fd2929efc30, 0, 2;
L_0x5fd2929a7470 .functor MUXZ 2, L_0x5fd2929a7380, L_0x5fd2929a72e0, L_0x5fd2929a89b0, C4<>;
L_0x5fd2929a75b0 .part L_0x5fd2929a7470, 1, 1;
L_0x5fd2929a76a0 .part L_0x5fd2929a7470, 0, 1;
L_0x5fd2929a7740 .functor MUXZ 1, L_0x5fd2929a76a0, L_0x5fd2929a75b0, L_0x5fd2929a8910, C4<>;
S_0x5fd2927a8e40 .scope module, "acc0.pp_CCU2C_A0_3" "CCU2C" 3 756, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd29279a540 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd29279a580 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd29279a5c0 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd29279a600 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd2929a81b0 .functor BUFZ 1, L_0x5fd2929b0e10, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a9ac0 .functor XOR 1, L_0x5fd2929a9400, L_0x5fd2929a81b0, C4<0>, C4<0>;
L_0x5fd2929a9b80 .functor BUFZ 1, L_0x5fd2929a98f0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a9bf0 .functor NOT 1, L_0x5fd2929a9400, C4<0>, C4<0>, C4<0>;
L_0x5fd2929a9cf0 .functor AND 1, L_0x5fd2929a9bf0, L_0x5fd2929a9b80, C4<1>, C4<1>;
L_0x5fd2929a9db0 .functor AND 1, L_0x5fd2929a9400, L_0x5fd2929b0e10, C4<1>, C4<1>;
L_0x5fd2929a9eb0 .functor OR 1, L_0x5fd2929a9cf0, L_0x5fd2929a9db0, C4<0>, C4<0>;
L_0x5fd2929aac20 .functor BUFZ 1, L_0x5fd2929a9eb0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929aad30 .functor XOR 1, L_0x5fd2929aa560, L_0x5fd2929aac20, C4<0>, C4<0>;
L_0x5fd2929aadf0 .functor BUFZ 1, L_0x5fd2929aaa50, C4<0>, C4<0>, C4<0>;
L_0x5fd2929aae60 .functor NOT 1, L_0x5fd2929aa560, C4<0>, C4<0>, C4<0>;
L_0x5fd2929aaf60 .functor AND 1, L_0x5fd2929aae60, L_0x5fd2929aadf0, C4<1>, C4<1>;
L_0x5fd2929ab040 .functor AND 1, L_0x5fd2929aa560, L_0x5fd2929a9eb0, C4<1>, C4<1>;
L_0x5fd2929ab0b0 .functor OR 1, L_0x5fd2929aaf60, L_0x5fd2929ab040, C4<0>, C4<0>;
v0x5fd2926cdc40_0 .net "A0", 0 0, L_0x5fd2929ab290;  1 drivers
v0x5fd2926cdce0_0 .net "A1", 0 0, L_0x5fd2929ab7a0;  1 drivers
v0x5fd2926c99e0_0 .net "B0", 0 0, L_0x5fd2929ab330;  1 drivers
v0x5fd2926c9ad0_0 .net "B1", 0 0, L_0x5fd2929ab840;  1 drivers
L_0x70c79cbba4b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926c5780_0 .net "C0", 0 0, L_0x70c79cbba4b0;  1 drivers
L_0x70c79cbba540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926c5870_0 .net "C1", 0 0, L_0x70c79cbba540;  1 drivers
v0x5fd2926c1520_0 .net "CIN", 0 0, L_0x5fd2929b0e10;  alias, 1 drivers
v0x5fd2926c15c0_0 .net "COUT", 0 0, L_0x5fd2929ab0b0;  alias, 1 drivers
L_0x70c79cbba4f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2926bd2c0_0 .net "D0", 0 0, L_0x70c79cbba4f8;  1 drivers
L_0x70c79cbba588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2926bd360_0 .net "D1", 0 0, L_0x70c79cbba588;  1 drivers
v0x5fd2926b9060_0 .net "LUT2_0", 0 0, L_0x5fd2929a98f0;  1 drivers
v0x5fd2926b9100_0 .net "LUT2_1", 0 0, L_0x5fd2929aaa50;  1 drivers
v0x5fd2926b4e00_0 .net "LUT4_0", 0 0, L_0x5fd2929a9400;  1 drivers
v0x5fd2926b4ed0_0 .net "LUT4_1", 0 0, L_0x5fd2929aa560;  1 drivers
v0x5fd2926b0ba0_0 .net "S0", 0 0, L_0x5fd2929a9ac0;  1 drivers
v0x5fd2926b0c40_0 .net "S1", 0 0, L_0x5fd2929aad30;  1 drivers
v0x5fd2926ac940_0 .net *"_ivl_10", 0 0, L_0x5fd2929a9db0;  1 drivers
v0x5fd2926ac9e0_0 .net *"_ivl_20", 0 0, L_0x5fd2929aae60;  1 drivers
v0x5fd2926a86e0_0 .net *"_ivl_22", 0 0, L_0x5fd2929aaf60;  1 drivers
v0x5fd2926a87a0_0 .net *"_ivl_24", 0 0, L_0x5fd2929ab040;  1 drivers
v0x5fd2926a4480_0 .net *"_ivl_6", 0 0, L_0x5fd2929a9bf0;  1 drivers
v0x5fd2926a4560_0 .net *"_ivl_8", 0 0, L_0x5fd2929a9cf0;  1 drivers
v0x5fd2926a0220_0 .net "cout_0", 0 0, L_0x5fd2929a9eb0;  1 drivers
v0x5fd2926a02c0_0 .net "gated_cin_0", 0 0, L_0x5fd2929a81b0;  1 drivers
v0x5fd2928f9aa0_0 .net "gated_cin_1", 0 0, L_0x5fd2929aac20;  1 drivers
v0x5fd2928f9b60_0 .net "gated_lut2_0", 0 0, L_0x5fd2929a9b80;  1 drivers
v0x5fd29269bfc0_0 .net "gated_lut2_1", 0 0, L_0x5fd2929aadf0;  1 drivers
S_0x5fd2926734b0 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd2927a8e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292799870 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd29278ae40_0 .net "A", 0 0, L_0x5fd2929ab290;  alias, 1 drivers
v0x5fd29278af20_0 .net "B", 0 0, L_0x5fd2929ab330;  alias, 1 drivers
v0x5fd29278a040_0 .net "Z", 0 0, L_0x5fd2929a98f0;  alias, 1 drivers
L_0x70c79cbba348 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29278a0e0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbba348;  1 drivers
L_0x70c79cbba390 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29277b740_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbba390;  1 drivers
v0x5fd29277a940_0 .net *"_ivl_7", 0 0, L_0x5fd2929a9760;  1 drivers
v0x5fd29277aa20_0 .net *"_ivl_9", 0 0, L_0x5fd2929a9850;  1 drivers
v0x5fd29276c040_0 .net "s1", 1 0, L_0x5fd2929a95e0;  1 drivers
L_0x5fd2929a95e0 .functor MUXZ 2, L_0x70c79cbba390, L_0x70c79cbba348, L_0x5fd2929ab330, C4<>;
L_0x5fd2929a9760 .part L_0x5fd2929a95e0, 1, 1;
L_0x5fd2929a9850 .part L_0x5fd2929a95e0, 0, 1;
L_0x5fd2929a98f0 .functor MUXZ 1, L_0x5fd2929a9850, L_0x5fd2929a9760, L_0x5fd2929ab290, C4<>;
S_0x5fd29276b240 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd2927a8e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd29242c340 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd29275c940_0 .net "A", 0 0, L_0x5fd2929ab7a0;  alias, 1 drivers
v0x5fd29275ca00_0 .net "B", 0 0, L_0x5fd2929ab840;  alias, 1 drivers
v0x5fd29275bb40_0 .net "Z", 0 0, L_0x5fd2929aaa50;  alias, 1 drivers
L_0x70c79cbba420 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29275bc00_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbba420;  1 drivers
L_0x70c79cbba468 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29266f250_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbba468;  1 drivers
v0x5fd29274d210_0 .net *"_ivl_7", 0 0, L_0x5fd2929aa8c0;  1 drivers
v0x5fd29274d2f0_0 .net *"_ivl_9", 0 0, L_0x5fd2929aa9b0;  1 drivers
v0x5fd29274c410_0 .net "s1", 1 0, L_0x5fd2929aa740;  1 drivers
L_0x5fd2929aa740 .functor MUXZ 2, L_0x70c79cbba468, L_0x70c79cbba420, L_0x5fd2929ab840, C4<>;
L_0x5fd2929aa8c0 .part L_0x5fd2929aa740, 1, 1;
L_0x5fd2929aa9b0 .part L_0x5fd2929aa740, 0, 1;
L_0x5fd2929aaa50 .functor MUXZ 1, L_0x5fd2929aa9b0, L_0x5fd2929aa8c0, L_0x5fd2929ab7a0, C4<>;
S_0x5fd29274b4f0 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd2927a8e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29266f380 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbba300 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929efcf0 .functor BUFT 8, L_0x70c79cbba300, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929efdb0 .functor BUFT 4, L_0x5fd2929a8eb0, C4<0000>, C4<0000>, C4<0000>;
v0x5fd29273d800_0 .net "A", 0 0, L_0x5fd2929ab290;  alias, 1 drivers
v0x5fd29273d8a0_0 .net "B", 0 0, L_0x5fd2929ab330;  alias, 1 drivers
v0x5fd29273ca00_0 .net "C", 0 0, L_0x70c79cbba4b0;  alias, 1 drivers
v0x5fd29273caa0_0 .net "D", 0 0, L_0x70c79cbba4f8;  alias, 1 drivers
v0x5fd29272e130_0 .net "Z", 0 0, L_0x5fd2929a9400;  alias, 1 drivers
v0x5fd29272e1d0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbba300;  1 drivers
v0x5fd29272d330_0 .net *"_ivl_13", 1 0, L_0x5fd2929a8fa0;  1 drivers
v0x5fd29272d410_0 .net *"_ivl_15", 1 0, L_0x5fd2929a9040;  1 drivers
v0x5fd29271ea30_0 .net *"_ivl_19", 0 0, L_0x5fd2929a9270;  1 drivers
v0x5fd29271eaf0_0 .net *"_ivl_21", 0 0, L_0x5fd2929a9360;  1 drivers
v0x5fd29271dc30_0 .net *"_ivl_7", 3 0, L_0x5fd2929a8e10;  1 drivers
v0x5fd29271dd10_0 .net *"_ivl_9", 3 0, L_0x5fd2929a8eb0;  1 drivers
v0x5fd29266aff0_0 .net "s1", 1 0, L_0x5fd2929a9130;  1 drivers
v0x5fd29266b0b0_0 .net "s2", 3 0, L_0x5fd2929efdb0;  1 drivers
v0x5fd29270f330_0 .net "s3", 7 0, L_0x5fd2929efcf0;  1 drivers
L_0x5fd2929a8e10 .part L_0x5fd2929efcf0, 4, 4;
L_0x5fd2929a8eb0 .part L_0x5fd2929efcf0, 0, 4;
L_0x5fd2929a8fa0 .part L_0x5fd2929efdb0, 2, 2;
L_0x5fd2929a9040 .part L_0x5fd2929efdb0, 0, 2;
L_0x5fd2929a9130 .functor MUXZ 2, L_0x5fd2929a9040, L_0x5fd2929a8fa0, L_0x5fd2929ab330, C4<>;
L_0x5fd2929a9270 .part L_0x5fd2929a9130, 1, 1;
L_0x5fd2929a9360 .part L_0x5fd2929a9130, 0, 1;
L_0x5fd2929a9400 .functor MUXZ 1, L_0x5fd2929a9360, L_0x5fd2929a9270, L_0x5fd2929ab290, C4<>;
S_0x5fd29270e530 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd2927a8e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29273d940 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbba3d8 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929efe70 .functor BUFT 8, L_0x70c79cbba3d8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929eff30 .functor BUFT 4, L_0x5fd2929aa010, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2926ffc00_0 .net "A", 0 0, L_0x5fd2929ab7a0;  alias, 1 drivers
v0x5fd2926ffcc0_0 .net "B", 0 0, L_0x5fd2929ab840;  alias, 1 drivers
v0x5fd2926fee00_0 .net "C", 0 0, L_0x70c79cbba540;  alias, 1 drivers
v0x5fd2926feed0_0 .net "D", 0 0, L_0x70c79cbba588;  alias, 1 drivers
v0x5fd2926f0500_0 .net "Z", 0 0, L_0x5fd2929aa560;  alias, 1 drivers
v0x5fd2926f05a0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbba3d8;  1 drivers
v0x5fd2926ef700_0 .net *"_ivl_13", 1 0, L_0x5fd2929aa100;  1 drivers
v0x5fd2926ef7e0_0 .net *"_ivl_15", 1 0, L_0x5fd2929aa1a0;  1 drivers
v0x5fd2926e0da0_0 .net *"_ivl_19", 0 0, L_0x5fd2929aa3d0;  1 drivers
v0x5fd2926e0e60_0 .net *"_ivl_21", 0 0, L_0x5fd2929aa4c0;  1 drivers
v0x5fd2926dffa0_0 .net *"_ivl_7", 3 0, L_0x5fd2929a9f70;  1 drivers
v0x5fd2926e0080_0 .net *"_ivl_9", 3 0, L_0x5fd2929aa010;  1 drivers
v0x5fd292666d90_0 .net "s1", 1 0, L_0x5fd2929aa290;  1 drivers
v0x5fd292666e50_0 .net "s2", 3 0, L_0x5fd2929eff30;  1 drivers
v0x5fd2926d1ea0_0 .net "s3", 7 0, L_0x5fd2929efe70;  1 drivers
L_0x5fd2929a9f70 .part L_0x5fd2929efe70, 4, 4;
L_0x5fd2929aa010 .part L_0x5fd2929efe70, 0, 4;
L_0x5fd2929aa100 .part L_0x5fd2929eff30, 2, 2;
L_0x5fd2929aa1a0 .part L_0x5fd2929eff30, 0, 2;
L_0x5fd2929aa290 .functor MUXZ 2, L_0x5fd2929aa1a0, L_0x5fd2929aa100, L_0x5fd2929ab840, C4<>;
L_0x5fd2929aa3d0 .part L_0x5fd2929aa290, 1, 1;
L_0x5fd2929aa4c0 .part L_0x5fd2929aa290, 0, 1;
L_0x5fd2929aa560 .functor MUXZ 1, L_0x5fd2929aa4c0, L_0x5fd2929aa3d0, L_0x5fd2929ab7a0, C4<>;
S_0x5fd2928f9020 .scope module, "acc0.pp_CCU2C_A0_4" "CCU2C" 3 777, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd2928f5100 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd2928f5140 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd2928f5180 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd2928f51c0 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd2929aafd0 .functor BUFZ 1, L_0x5fd2929a54b0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ac9b0 .functor XOR 1, L_0x5fd2929ac260, L_0x5fd2929aafd0, C4<0>, C4<0>;
L_0x5fd2929aca20 .functor BUFZ 1, L_0x5fd2929ac750, C4<0>, C4<0>, C4<0>;
L_0x5fd2929aca90 .functor NOT 1, L_0x5fd2929ac260, C4<0>, C4<0>, C4<0>;
L_0x5fd2929acb90 .functor AND 1, L_0x5fd2929aca90, L_0x5fd2929aca20, C4<1>, C4<1>;
L_0x5fd2929acc50 .functor AND 1, L_0x5fd2929ac260, L_0x5fd2929a54b0, C4<1>, C4<1>;
L_0x5fd2929accc0 .functor OR 1, L_0x5fd2929acb90, L_0x5fd2929acc50, C4<0>, C4<0>;
L_0x5fd2929ada80 .functor BUFZ 1, L_0x5fd2929accc0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929adb90 .functor XOR 1, L_0x5fd2929ad3c0, L_0x5fd2929ada80, C4<0>, C4<0>;
L_0x5fd2929adc50 .functor BUFZ 1, L_0x5fd2929ad8b0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929add20 .functor NOT 1, L_0x5fd2929ad3c0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ade20 .functor AND 1, L_0x5fd2929add20, L_0x5fd2929adc50, C4<1>, C4<1>;
L_0x5fd2929adf00 .functor AND 1, L_0x5fd2929ad3c0, L_0x5fd2929accc0, C4<1>, C4<1>;
L_0x5fd2929adf70 .functor OR 1, L_0x5fd2929ade20, L_0x5fd2929adf00, C4<0>, C4<0>;
v0x5fd2928c95c0_0 .net "A0", 0 0, L_0x5fd2929ae100;  1 drivers
v0x5fd2928c9660_0 .net "A1", 0 0, L_0x5fd2929ae630;  1 drivers
v0x5fd2928c7810_0 .net "B0", 0 0, L_0x5fd2929ae1a0;  1 drivers
v0x5fd2928c7900_0 .net "B1", 0 0, L_0x5fd2929ae6d0;  1 drivers
L_0x70c79cbba780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c5a60_0 .net "C0", 0 0, L_0x70c79cbba780;  1 drivers
L_0x70c79cbba810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c5b50_0 .net "C1", 0 0, L_0x70c79cbba810;  1 drivers
v0x5fd2928c3970_0 .net "CIN", 0 0, L_0x5fd2929a54b0;  alias, 1 drivers
v0x5fd2928c3a10_0 .net "COUT", 0 0, L_0x5fd2929adf70;  alias, 1 drivers
L_0x70c79cbba7c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c1880_0 .net "D0", 0 0, L_0x70c79cbba7c8;  1 drivers
L_0x70c79cbba858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2928c1920_0 .net "D1", 0 0, L_0x70c79cbba858;  1 drivers
v0x5fd2928bfad0_0 .net "LUT2_0", 0 0, L_0x5fd2929ac750;  1 drivers
v0x5fd2928bfb70_0 .net "LUT2_1", 0 0, L_0x5fd2929ad8b0;  1 drivers
v0x5fd2928bd9e0_0 .net "LUT4_0", 0 0, L_0x5fd2929ac260;  1 drivers
v0x5fd2928bda80_0 .net "LUT4_1", 0 0, L_0x5fd2929ad3c0;  1 drivers
v0x5fd2928bb8f0_0 .net "S0", 0 0, L_0x5fd2929ac9b0;  1 drivers
v0x5fd2928bb990_0 .net "S1", 0 0, L_0x5fd2929adb90;  1 drivers
v0x5fd2928b9800_0 .net *"_ivl_10", 0 0, L_0x5fd2929acc50;  1 drivers
v0x5fd2928b98a0_0 .net *"_ivl_20", 0 0, L_0x5fd2929add20;  1 drivers
v0x5fd2928b5620_0 .net *"_ivl_22", 0 0, L_0x5fd2929ade20;  1 drivers
v0x5fd2928b56c0_0 .net *"_ivl_24", 0 0, L_0x5fd2929adf00;  1 drivers
v0x5fd2928b3530_0 .net *"_ivl_6", 0 0, L_0x5fd2929aca90;  1 drivers
v0x5fd2928b35f0_0 .net *"_ivl_8", 0 0, L_0x5fd2929acb90;  1 drivers
v0x5fd2928b1440_0 .net "cout_0", 0 0, L_0x5fd2929accc0;  1 drivers
v0x5fd2928b14e0_0 .net "gated_cin_0", 0 0, L_0x5fd2929aafd0;  1 drivers
v0x5fd2928af350_0 .net "gated_cin_1", 0 0, L_0x5fd2929ada80;  1 drivers
v0x5fd2928af410_0 .net "gated_lut2_0", 0 0, L_0x5fd2929aca20;  1 drivers
v0x5fd2928ad260_0 .net "gated_lut2_1", 0 0, L_0x5fd2929adc50;  1 drivers
S_0x5fd2928f16c0 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd2928f9020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2928f1b00 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd292697cd0_0 .net "A", 0 0, L_0x5fd2929ae100;  alias, 1 drivers
v0x5fd292697db0_0 .net "B", 0 0, L_0x5fd2929ae1a0;  alias, 1 drivers
v0x5fd2926947b0_0 .net "Z", 0 0, L_0x5fd2929ac750;  alias, 1 drivers
L_0x70c79cbba618 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292694880_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbba618;  1 drivers
L_0x70c79cbba660 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292690550_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbba660;  1 drivers
v0x5fd29265a5b0_0 .net *"_ivl_7", 0 0, L_0x5fd2929ac5c0;  1 drivers
v0x5fd29265a690_0 .net *"_ivl_9", 0 0, L_0x5fd2929ac6b0;  1 drivers
v0x5fd2928f64d0_0 .net "s1", 1 0, L_0x5fd2929ac440;  1 drivers
L_0x5fd2929ac440 .functor MUXZ 2, L_0x70c79cbba660, L_0x70c79cbba618, L_0x5fd2929ae1a0, C4<>;
L_0x5fd2929ac5c0 .part L_0x5fd2929ac440, 1, 1;
L_0x5fd2929ac6b0 .part L_0x5fd2929ac440, 0, 1;
L_0x5fd2929ac750 .functor MUXZ 1, L_0x5fd2929ac6b0, L_0x5fd2929ac5c0, L_0x5fd2929ae100, C4<>;
S_0x5fd2928f7e70 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd2928f9020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2923f9190 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2928f71a0_0 .net "A", 0 0, L_0x5fd2929ae630;  alias, 1 drivers
v0x5fd2928f7280_0 .net "B", 0 0, L_0x5fd2929ae6d0;  alias, 1 drivers
v0x5fd2928f25b0_0 .net "Z", 0 0, L_0x5fd2929ad8b0;  alias, 1 drivers
L_0x70c79cbba6f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2928f2650_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbba6f0;  1 drivers
L_0x70c79cbba738 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2928f3f50_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbba738;  1 drivers
v0x5fd2928f3280_0 .net *"_ivl_7", 0 0, L_0x5fd2929ad720;  1 drivers
v0x5fd2928f3360_0 .net *"_ivl_9", 0 0, L_0x5fd2929ad810;  1 drivers
v0x5fd2928eeb70_0 .net "s1", 1 0, L_0x5fd2929ad5a0;  1 drivers
L_0x5fd2929ad5a0 .functor MUXZ 2, L_0x70c79cbba738, L_0x70c79cbba6f0, L_0x5fd2929ae6d0, C4<>;
L_0x5fd2929ad720 .part L_0x5fd2929ad5a0, 1, 1;
L_0x5fd2929ad810 .part L_0x5fd2929ad5a0, 0, 1;
L_0x5fd2929ad8b0 .functor MUXZ 1, L_0x5fd2929ad810, L_0x5fd2929ad720, L_0x5fd2929ae630, C4<>;
S_0x5fd2928ef840 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd2928f9020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928f4080 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbba5d0 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929efff0 .functor BUFT 8, L_0x70c79cbba5d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f00b0 .functor BUFT 4, L_0x5fd2929abd60, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2928ebda0_0 .net "A", 0 0, L_0x5fd2929ae100;  alias, 1 drivers
v0x5fd2928ebe40_0 .net "B", 0 0, L_0x5fd2929ae1a0;  alias, 1 drivers
v0x5fd2928e9cb0_0 .net "C", 0 0, L_0x70c79cbba780;  alias, 1 drivers
v0x5fd2928e9d50_0 .net "D", 0 0, L_0x70c79cbba7c8;  alias, 1 drivers
v0x5fd2928e7bc0_0 .net "Z", 0 0, L_0x5fd2929ac260;  alias, 1 drivers
v0x5fd2928e7c60_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbba5d0;  1 drivers
v0x5fd2928e5ad0_0 .net *"_ivl_13", 1 0, L_0x5fd2929abe50;  1 drivers
v0x5fd2928e5b90_0 .net *"_ivl_15", 1 0, L_0x5fd2929abef0;  1 drivers
v0x5fd2928e39e0_0 .net *"_ivl_19", 0 0, L_0x5fd2929ac0d0;  1 drivers
v0x5fd2928e3ac0_0 .net *"_ivl_21", 0 0, L_0x5fd2929ac1c0;  1 drivers
v0x5fd2928e18f0_0 .net *"_ivl_7", 3 0, L_0x5fd2929abcc0;  1 drivers
v0x5fd2928e19d0_0 .net *"_ivl_9", 3 0, L_0x5fd2929abd60;  1 drivers
v0x5fd2928df800_0 .net "s1", 1 0, L_0x5fd2929abfe0;  1 drivers
v0x5fd2928df8c0_0 .net "s2", 3 0, L_0x5fd2929f00b0;  1 drivers
v0x5fd2928dd710_0 .net "s3", 7 0, L_0x5fd2929efff0;  1 drivers
L_0x5fd2929abcc0 .part L_0x5fd2929efff0, 4, 4;
L_0x5fd2929abd60 .part L_0x5fd2929efff0, 0, 4;
L_0x5fd2929abe50 .part L_0x5fd2929f00b0, 2, 2;
L_0x5fd2929abef0 .part L_0x5fd2929f00b0, 0, 2;
L_0x5fd2929abfe0 .functor MUXZ 2, L_0x5fd2929abef0, L_0x5fd2929abe50, L_0x5fd2929ae1a0, C4<>;
L_0x5fd2929ac0d0 .part L_0x5fd2929abfe0, 1, 1;
L_0x5fd2929ac1c0 .part L_0x5fd2929abfe0, 0, 1;
L_0x5fd2929ac260 .functor MUXZ 1, L_0x5fd2929ac1c0, L_0x5fd2929ac0d0, L_0x5fd2929ae100, C4<>;
S_0x5fd2928db620 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd2928f9020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928e9df0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbba6a8 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f0170 .functor BUFT 8, L_0x70c79cbba6a8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f0230 .functor BUFT 4, L_0x5fd2929ace70, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2928d9530_0 .net "A", 0 0, L_0x5fd2929ae630;  alias, 1 drivers
v0x5fd2928d95f0_0 .net "B", 0 0, L_0x5fd2929ae6d0;  alias, 1 drivers
v0x5fd2928d7440_0 .net "C", 0 0, L_0x70c79cbba810;  alias, 1 drivers
v0x5fd2928d7510_0 .net "D", 0 0, L_0x70c79cbba858;  alias, 1 drivers
v0x5fd2928d5350_0 .net "Z", 0 0, L_0x5fd2929ad3c0;  alias, 1 drivers
v0x5fd2928d53f0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbba6a8;  1 drivers
v0x5fd2928d3260_0 .net *"_ivl_13", 1 0, L_0x5fd2929acf60;  1 drivers
v0x5fd2928d3340_0 .net *"_ivl_15", 1 0, L_0x5fd2929ad000;  1 drivers
v0x5fd2928d0c80_0 .net *"_ivl_19", 0 0, L_0x5fd2929ad230;  1 drivers
v0x5fd2928d0d40_0 .net *"_ivl_21", 0 0, L_0x5fd2929ad320;  1 drivers
v0x5fd2928ceed0_0 .net *"_ivl_7", 3 0, L_0x5fd2929acdd0;  1 drivers
v0x5fd2928cefb0_0 .net *"_ivl_9", 3 0, L_0x5fd2929ace70;  1 drivers
v0x5fd2928cd120_0 .net "s1", 1 0, L_0x5fd2929ad0f0;  1 drivers
v0x5fd2928cd1e0_0 .net "s2", 3 0, L_0x5fd2929f0230;  1 drivers
v0x5fd2928cb370_0 .net "s3", 7 0, L_0x5fd2929f0170;  1 drivers
L_0x5fd2929acdd0 .part L_0x5fd2929f0170, 4, 4;
L_0x5fd2929ace70 .part L_0x5fd2929f0170, 0, 4;
L_0x5fd2929acf60 .part L_0x5fd2929f0230, 2, 2;
L_0x5fd2929ad000 .part L_0x5fd2929f0230, 0, 2;
L_0x5fd2929ad0f0 .functor MUXZ 2, L_0x5fd2929ad000, L_0x5fd2929acf60, L_0x5fd2929ae6d0, C4<>;
L_0x5fd2929ad230 .part L_0x5fd2929ad0f0, 1, 1;
L_0x5fd2929ad320 .part L_0x5fd2929ad0f0, 0, 1;
L_0x5fd2929ad3c0 .functor MUXZ 1, L_0x5fd2929ad320, L_0x5fd2929ad230, L_0x5fd2929ae630, C4<>;
S_0x5fd2928ab170 .scope module, "acc0.pp_CCU2C_A0_5" "CCU2C" 3 798, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd2928a93c0 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd2928a9400 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd2928a9440 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd2928a9480 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd2929ade90 .functor BUFZ 1, L_0x5fd2929b3cf0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929af820 .functor XOR 1, L_0x5fd2929af160, L_0x5fd2929ade90, C4<0>, C4<0>;
L_0x5fd2929af8e0 .functor BUFZ 1, L_0x5fd2929af650, C4<0>, C4<0>, C4<0>;
L_0x5fd2929af950 .functor NOT 1, L_0x5fd2929af160, C4<0>, C4<0>, C4<0>;
L_0x5fd2929afa50 .functor AND 1, L_0x5fd2929af950, L_0x5fd2929af8e0, C4<1>, C4<1>;
L_0x5fd2929afb10 .functor AND 1, L_0x5fd2929af160, L_0x5fd2929b3cf0, C4<1>, C4<1>;
L_0x5fd2929afc10 .functor OR 1, L_0x5fd2929afa50, L_0x5fd2929afb10, C4<0>, C4<0>;
L_0x5fd2929b0980 .functor BUFZ 1, L_0x5fd2929afc10, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b0a90 .functor XOR 1, L_0x5fd2929b02c0, L_0x5fd2929b0980, C4<0>, C4<0>;
L_0x5fd2929b0b50 .functor BUFZ 1, L_0x5fd2929b07b0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b0bc0 .functor NOT 1, L_0x5fd2929b02c0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b0cc0 .functor AND 1, L_0x5fd2929b0bc0, L_0x5fd2929b0b50, C4<1>, C4<1>;
L_0x5fd2929b0da0 .functor AND 1, L_0x5fd2929b02c0, L_0x5fd2929afc10, C4<1>, C4<1>;
L_0x5fd2929b0e10 .functor OR 1, L_0x5fd2929b0cc0, L_0x5fd2929b0da0, C4<0>, C4<0>;
v0x5fd29285f490_0 .net "A0", 0 0, L_0x5fd2929b0fa0;  1 drivers
v0x5fd29285f530_0 .net "A1", 0 0, L_0x5fd2929b14f0;  1 drivers
v0x5fd292861b80_0 .net "B0", 0 0, L_0x5fd2929b1040;  1 drivers
v0x5fd292861c70_0 .net "B1", 0 0, L_0x5fd2929b1590;  1 drivers
L_0x70c79cbbaa50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292860e30_0 .net "C0", 0 0, L_0x70c79cbbaa50;  1 drivers
L_0x70c79cbbaae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292860f20_0 .net "C1", 0 0, L_0x70c79cbbaae0;  1 drivers
v0x5fd292860160_0 .net "CIN", 0 0, L_0x5fd2929b3cf0;  alias, 1 drivers
v0x5fd292860200_0 .net "COUT", 0 0, L_0x5fd2929b0e10;  alias, 1 drivers
L_0x70c79cbbaa98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd292855950_0 .net "D0", 0 0, L_0x70c79cbbaa98;  1 drivers
L_0x70c79cbbab28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2928559f0_0 .net "D1", 0 0, L_0x70c79cbbab28;  1 drivers
v0x5fd292858040_0 .net "LUT2_0", 0 0, L_0x5fd2929af650;  1 drivers
v0x5fd2928580e0_0 .net "LUT2_1", 0 0, L_0x5fd2929b07b0;  1 drivers
v0x5fd2928572f0_0 .net "LUT4_0", 0 0, L_0x5fd2929af160;  1 drivers
v0x5fd2928573c0_0 .net "LUT4_1", 0 0, L_0x5fd2929b02c0;  1 drivers
v0x5fd292856620_0 .net "S0", 0 0, L_0x5fd2929af820;  1 drivers
v0x5fd2928566c0_0 .net "S1", 0 0, L_0x5fd2929b0a90;  1 drivers
v0x5fd292845190_0 .net *"_ivl_10", 0 0, L_0x5fd2929afb10;  1 drivers
v0x5fd292845230_0 .net *"_ivl_20", 0 0, L_0x5fd2929b0bc0;  1 drivers
v0x5fd29283db10_0 .net *"_ivl_22", 0 0, L_0x5fd2929b0cc0;  1 drivers
v0x5fd29283dbb0_0 .net *"_ivl_24", 0 0, L_0x5fd2929b0da0;  1 drivers
v0x5fd292840200_0 .net *"_ivl_6", 0 0, L_0x5fd2929af950;  1 drivers
v0x5fd2928402e0_0 .net *"_ivl_8", 0 0, L_0x5fd2929afa50;  1 drivers
v0x5fd29283f4b0_0 .net "cout_0", 0 0, L_0x5fd2929afc10;  1 drivers
v0x5fd29283f550_0 .net "gated_cin_0", 0 0, L_0x5fd2929ade90;  1 drivers
v0x5fd29283e7e0_0 .net "gated_cin_1", 0 0, L_0x5fd2929b0980;  1 drivers
v0x5fd29283e8a0_0 .net "gated_lut2_0", 0 0, L_0x5fd2929af8e0;  1 drivers
v0x5fd2928393d0_0 .net "gated_lut2_1", 0 0, L_0x5fd2929b0b50;  1 drivers
S_0x5fd2928a51e0 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd2928ab170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2928a7400 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2928a30f0_0 .net "A", 0 0, L_0x5fd2929b0fa0;  alias, 1 drivers
v0x5fd2928a31d0_0 .net "B", 0 0, L_0x5fd2929b1040;  alias, 1 drivers
v0x5fd2928a1310_0 .net "Z", 0 0, L_0x5fd2929af650;  alias, 1 drivers
L_0x70c79cbba8e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2928a13e0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbba8e8;  1 drivers
L_0x70c79cbba930 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29289f560_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbba930;  1 drivers
v0x5fd29289d7b0_0 .net *"_ivl_7", 0 0, L_0x5fd2929af4c0;  1 drivers
v0x5fd29289d890_0 .net *"_ivl_9", 0 0, L_0x5fd2929af5b0;  1 drivers
v0x5fd29289ba00_0 .net "s1", 1 0, L_0x5fd2929af340;  1 drivers
L_0x5fd2929af340 .functor MUXZ 2, L_0x70c79cbba930, L_0x70c79cbba8e8, L_0x5fd2929b1040, C4<>;
L_0x5fd2929af4c0 .part L_0x5fd2929af340, 1, 1;
L_0x5fd2929af5b0 .part L_0x5fd2929af340, 0, 1;
L_0x5fd2929af650 .functor MUXZ 1, L_0x5fd2929af5b0, L_0x5fd2929af4c0, L_0x5fd2929b0fa0, C4<>;
S_0x5fd292899c50 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd2928ab170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292451220 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd292897ea0_0 .net "A", 0 0, L_0x5fd2929b14f0;  alias, 1 drivers
v0x5fd292897f80_0 .net "B", 0 0, L_0x5fd2929b1590;  alias, 1 drivers
v0x5fd2928960f0_0 .net "Z", 0 0, L_0x5fd2929b07b0;  alias, 1 drivers
L_0x70c79cbba9c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292896190_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbba9c0;  1 drivers
L_0x70c79cbbaa08 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292894340_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbbaa08;  1 drivers
v0x5fd29288f280_0 .net *"_ivl_7", 0 0, L_0x5fd2929b0620;  1 drivers
v0x5fd29288f360_0 .net *"_ivl_9", 0 0, L_0x5fd2929b0710;  1 drivers
v0x5fd292891970_0 .net "s1", 1 0, L_0x5fd2929b04a0;  1 drivers
L_0x5fd2929b04a0 .functor MUXZ 2, L_0x70c79cbbaa08, L_0x70c79cbba9c0, L_0x5fd2929b1590, C4<>;
L_0x5fd2929b0620 .part L_0x5fd2929b04a0, 1, 1;
L_0x5fd2929b0710 .part L_0x5fd2929b04a0, 0, 1;
L_0x5fd2929b07b0 .functor MUXZ 1, L_0x5fd2929b0710, L_0x5fd2929b0620, L_0x5fd2929b14f0, C4<>;
S_0x5fd292890c20 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd2928ab170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292894470 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbba8a0 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f02f0 .functor BUFT 8, L_0x70c79cbba8a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f03b0 .functor BUFT 4, L_0x5fd2929aec10, C4<0000>, C4<0000>, C4<0000>;
v0x5fd29288ff50_0 .net "A", 0 0, L_0x5fd2929b0fa0;  alias, 1 drivers
v0x5fd29288fff0_0 .net "B", 0 0, L_0x5fd2929b1040;  alias, 1 drivers
v0x5fd29288d950_0 .net "C", 0 0, L_0x70c79cbbaa50;  alias, 1 drivers
v0x5fd29288d9f0_0 .net "D", 0 0, L_0x70c79cbbaa98;  alias, 1 drivers
v0x5fd29288cc00_0 .net "Z", 0 0, L_0x5fd2929af160;  alias, 1 drivers
v0x5fd29288cca0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbba8a0;  1 drivers
v0x5fd29288bf30_0 .net *"_ivl_13", 1 0, L_0x5fd2929aed00;  1 drivers
v0x5fd29288bff0_0 .net *"_ivl_15", 1 0, L_0x5fd2929aeda0;  1 drivers
v0x5fd2928889b0_0 .net *"_ivl_19", 0 0, L_0x5fd2929aefd0;  1 drivers
v0x5fd292888a90_0 .net *"_ivl_21", 0 0, L_0x5fd2929af0c0;  1 drivers
v0x5fd292886c30_0 .net *"_ivl_7", 3 0, L_0x5fd2929aeb70;  1 drivers
v0x5fd292886d10_0 .net *"_ivl_9", 3 0, L_0x5fd2929aec10;  1 drivers
v0x5fd292881830_0 .net "s1", 1 0, L_0x5fd2929aee90;  1 drivers
v0x5fd2928818f0_0 .net "s2", 3 0, L_0x5fd2929f03b0;  1 drivers
v0x5fd2928831d0_0 .net "s3", 7 0, L_0x5fd2929f02f0;  1 drivers
L_0x5fd2929aeb70 .part L_0x5fd2929f02f0, 4, 4;
L_0x5fd2929aec10 .part L_0x5fd2929f02f0, 0, 4;
L_0x5fd2929aed00 .part L_0x5fd2929f03b0, 2, 2;
L_0x5fd2929aeda0 .part L_0x5fd2929f03b0, 0, 2;
L_0x5fd2929aee90 .functor MUXZ 2, L_0x5fd2929aeda0, L_0x5fd2929aed00, L_0x5fd2929b1040, C4<>;
L_0x5fd2929aefd0 .part L_0x5fd2929aee90, 1, 1;
L_0x5fd2929af0c0 .part L_0x5fd2929aee90, 0, 1;
L_0x5fd2929af160 .functor MUXZ 1, L_0x5fd2929af0c0, L_0x5fd2929aefd0, L_0x5fd2929b0fa0, C4<>;
S_0x5fd292882500 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd2928ab170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29288da90 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbba978 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f0470 .functor BUFT 8, L_0x70c79cbba978, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f0530 .functor BUFT 4, L_0x5fd2929afd70, C4<0000>, C4<0000>, C4<0000>;
v0x5fd29287c440_0 .net "A", 0 0, L_0x5fd2929b14f0;  alias, 1 drivers
v0x5fd29287c500_0 .net "B", 0 0, L_0x5fd2929b1590;  alias, 1 drivers
v0x5fd29287d110_0 .net "C", 0 0, L_0x70c79cbbaae0;  alias, 1 drivers
v0x5fd29287d1e0_0 .net "D", 0 0, L_0x70c79cbbab28;  alias, 1 drivers
v0x5fd292878110_0 .net "Z", 0 0, L_0x5fd2929b02c0;  alias, 1 drivers
v0x5fd2928781b0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbba978;  1 drivers
v0x5fd292879ab0_0 .net *"_ivl_13", 1 0, L_0x5fd2929afe60;  1 drivers
v0x5fd292879b90_0 .net *"_ivl_15", 1 0, L_0x5fd2929aff00;  1 drivers
v0x5fd292878de0_0 .net *"_ivl_19", 0 0, L_0x5fd2929b0130;  1 drivers
v0x5fd292878ea0_0 .net *"_ivl_21", 0 0, L_0x5fd2929b0220;  1 drivers
v0x5fd292875df0_0 .net *"_ivl_7", 3 0, L_0x5fd2929afcd0;  1 drivers
v0x5fd292875ed0_0 .net *"_ivl_9", 3 0, L_0x5fd2929afd70;  1 drivers
v0x5fd292870470_0 .net "s1", 1 0, L_0x5fd2929afff0;  1 drivers
v0x5fd292870530_0 .net "s2", 3 0, L_0x5fd2929f0530;  1 drivers
v0x5fd292871140_0 .net "s3", 7 0, L_0x5fd2929f0470;  1 drivers
L_0x5fd2929afcd0 .part L_0x5fd2929f0470, 4, 4;
L_0x5fd2929afd70 .part L_0x5fd2929f0470, 0, 4;
L_0x5fd2929afe60 .part L_0x5fd2929f0530, 2, 2;
L_0x5fd2929aff00 .part L_0x5fd2929f0530, 0, 2;
L_0x5fd2929afff0 .functor MUXZ 2, L_0x5fd2929aff00, L_0x5fd2929afe60, L_0x5fd2929b1590, C4<>;
L_0x5fd2929b0130 .part L_0x5fd2929afff0, 1, 1;
L_0x5fd2929b0220 .part L_0x5fd2929afff0, 0, 1;
L_0x5fd2929b02c0 .functor MUXZ 1, L_0x5fd2929b0220, L_0x5fd2929b0130, L_0x5fd2929b14f0, C4<>;
S_0x5fd29283bac0 .scope module, "acc0.pp_CCU2C_A0_6" "CCU2C" 3 819, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd29283ad70 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd29283adb0 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd29283adf0 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd29283ae30 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd2929b0d30 .functor BUFZ 1, L_0x5fd2929b6c10, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b2700 .functor XOR 1, L_0x5fd2929b2040, L_0x5fd2929b0d30, C4<0>, C4<0>;
L_0x5fd2929b27c0 .functor BUFZ 1, L_0x5fd2929b2530, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b2830 .functor NOT 1, L_0x5fd2929b2040, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b2930 .functor AND 1, L_0x5fd2929b2830, L_0x5fd2929b27c0, C4<1>, C4<1>;
L_0x5fd2929b29f0 .functor AND 1, L_0x5fd2929b2040, L_0x5fd2929b6c10, C4<1>, C4<1>;
L_0x5fd2929b2af0 .functor OR 1, L_0x5fd2929b2930, L_0x5fd2929b29f0, C4<0>, C4<0>;
L_0x5fd2929b3860 .functor BUFZ 1, L_0x5fd2929b2af0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b3970 .functor XOR 1, L_0x5fd2929b31a0, L_0x5fd2929b3860, C4<0>, C4<0>;
L_0x5fd2929b3a30 .functor BUFZ 1, L_0x5fd2929b3690, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b3aa0 .functor NOT 1, L_0x5fd2929b31a0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b3ba0 .functor AND 1, L_0x5fd2929b3aa0, L_0x5fd2929b3a30, C4<1>, C4<1>;
L_0x5fd2929b3c80 .functor AND 1, L_0x5fd2929b31a0, L_0x5fd2929b2af0, C4<1>, C4<1>;
L_0x5fd2929b3cf0 .functor OR 1, L_0x5fd2929b3ba0, L_0x5fd2929b3c80, C4<0>, C4<0>;
v0x5fd2927ff300_0 .net "A0", 0 0, L_0x5fd2929b3e80;  1 drivers
v0x5fd2927ff3a0_0 .net "A1", 0 0, L_0x5fd2929b43f0;  1 drivers
v0x5fd2927fd550_0 .net "B0", 0 0, L_0x5fd2929b3f20;  1 drivers
v0x5fd2927fd640_0 .net "B1", 0 0, L_0x5fd2929b4490;  1 drivers
L_0x70c79cbbad20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927fb7a0_0 .net "C0", 0 0, L_0x70c79cbbad20;  1 drivers
L_0x70c79cbbadb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927fb890_0 .net "C1", 0 0, L_0x70c79cbbadb0;  1 drivers
v0x5fd2927f99f0_0 .net "CIN", 0 0, L_0x5fd2929b6c10;  alias, 1 drivers
v0x5fd2927f9a90_0 .net "COUT", 0 0, L_0x5fd2929b3cf0;  alias, 1 drivers
L_0x70c79cbbad68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2927f7c40_0 .net "D0", 0 0, L_0x70c79cbbad68;  1 drivers
L_0x70c79cbbadf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2927f7ce0_0 .net "D1", 0 0, L_0x70c79cbbadf8;  1 drivers
v0x5fd2927f5e90_0 .net "LUT2_0", 0 0, L_0x5fd2929b2530;  1 drivers
v0x5fd2927f5f30_0 .net "LUT2_1", 0 0, L_0x5fd2929b3690;  1 drivers
v0x5fd2927f40e0_0 .net "LUT4_0", 0 0, L_0x5fd2929b2040;  1 drivers
v0x5fd2927f41b0_0 .net "LUT4_1", 0 0, L_0x5fd2929b31a0;  1 drivers
v0x5fd2927f2330_0 .net "S0", 0 0, L_0x5fd2929b2700;  1 drivers
v0x5fd2927f23d0_0 .net "S1", 0 0, L_0x5fd2929b3970;  1 drivers
v0x5fd2927f0580_0 .net *"_ivl_10", 0 0, L_0x5fd2929b29f0;  1 drivers
v0x5fd2927f0620_0 .net *"_ivl_20", 0 0, L_0x5fd2929b3aa0;  1 drivers
v0x5fd2927eca20_0 .net *"_ivl_22", 0 0, L_0x5fd2929b3ba0;  1 drivers
v0x5fd2927ecac0_0 .net *"_ivl_24", 0 0, L_0x5fd2929b3c80;  1 drivers
v0x5fd2927eac70_0 .net *"_ivl_6", 0 0, L_0x5fd2929b2830;  1 drivers
v0x5fd2927ead50_0 .net *"_ivl_8", 0 0, L_0x5fd2929b2930;  1 drivers
v0x5fd2927e8ec0_0 .net "cout_0", 0 0, L_0x5fd2929b2af0;  1 drivers
v0x5fd2927e8f60_0 .net "gated_cin_0", 0 0, L_0x5fd2929b0d30;  1 drivers
v0x5fd2927e7110_0 .net "gated_cin_1", 0 0, L_0x5fd2929b3860;  1 drivers
v0x5fd2927e71d0_0 .net "gated_lut2_0", 0 0, L_0x5fd2929b27c0;  1 drivers
v0x5fd2927e5360_0 .net "gated_lut2_1", 0 0, L_0x5fd2929b3a30;  1 drivers
S_0x5fd292834c90 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd29283bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd29283a1d0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd292837380_0 .net "A", 0 0, L_0x5fd2929b3e80;  alias, 1 drivers
v0x5fd292837460_0 .net "B", 0 0, L_0x5fd2929b3f20;  alias, 1 drivers
v0x5fd292836630_0 .net "Z", 0 0, L_0x5fd2929b2530;  alias, 1 drivers
L_0x70c79cbbabb8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292836700_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbbabb8;  1 drivers
L_0x70c79cbbac00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292835960_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbbac00;  1 drivers
v0x5fd292830620_0 .net *"_ivl_7", 0 0, L_0x5fd2929b23a0;  1 drivers
v0x5fd292830700_0 .net *"_ivl_9", 0 0, L_0x5fd2929b2490;  1 drivers
v0x5fd292831fc0_0 .net "s1", 1 0, L_0x5fd2929b2220;  1 drivers
L_0x5fd2929b2220 .functor MUXZ 2, L_0x70c79cbbac00, L_0x70c79cbbabb8, L_0x5fd2929b3f20, C4<>;
L_0x5fd2929b23a0 .part L_0x5fd2929b2220, 1, 1;
L_0x5fd2929b2490 .part L_0x5fd2929b2220, 0, 1;
L_0x5fd2929b2530 .functor MUXZ 1, L_0x5fd2929b2490, L_0x5fd2929b23a0, L_0x5fd2929b3e80, C4<>;
S_0x5fd2928312f0 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd29283bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2924579f0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd29282c290_0 .net "A", 0 0, L_0x5fd2929b43f0;  alias, 1 drivers
v0x5fd29282c370_0 .net "B", 0 0, L_0x5fd2929b4490;  alias, 1 drivers
v0x5fd29282e980_0 .net "Z", 0 0, L_0x5fd2929b3690;  alias, 1 drivers
L_0x70c79cbbac90 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29282ea20_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbbac90;  1 drivers
L_0x70c79cbbacd8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29282dc30_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbbacd8;  1 drivers
v0x5fd29282cf60_0 .net *"_ivl_7", 0 0, L_0x5fd2929b3500;  1 drivers
v0x5fd29282d040_0 .net *"_ivl_9", 0 0, L_0x5fd2929b35f0;  1 drivers
v0x5fd292827c20_0 .net "s1", 1 0, L_0x5fd2929b3380;  1 drivers
L_0x5fd2929b3380 .functor MUXZ 2, L_0x70c79cbbacd8, L_0x70c79cbbac90, L_0x5fd2929b4490, C4<>;
L_0x5fd2929b3500 .part L_0x5fd2929b3380, 1, 1;
L_0x5fd2929b35f0 .part L_0x5fd2929b3380, 0, 1;
L_0x5fd2929b3690 .functor MUXZ 1, L_0x5fd2929b35f0, L_0x5fd2929b3500, L_0x5fd2929b43f0, C4<>;
S_0x5fd2928295c0 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd29283bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29282dd60 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbbab70 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f05f0 .functor BUFT 8, L_0x70c79cbbab70, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f06b0 .functor BUFT 4, L_0x5fd2929b1af0, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2928288f0_0 .net "A", 0 0, L_0x5fd2929b3e80;  alias, 1 drivers
v0x5fd292828990_0 .net "B", 0 0, L_0x5fd2929b3f20;  alias, 1 drivers
v0x5fd292821b50_0 .net "C", 0 0, L_0x70c79cbbad20;  alias, 1 drivers
v0x5fd292821bf0_0 .net "D", 0 0, L_0x70c79cbbad68;  alias, 1 drivers
v0x5fd292822820_0 .net "Z", 0 0, L_0x5fd2929b2040;  alias, 1 drivers
v0x5fd2928228c0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbab70;  1 drivers
v0x5fd29281d5b0_0 .net *"_ivl_13", 1 0, L_0x5fd2929b1be0;  1 drivers
v0x5fd29281d670_0 .net *"_ivl_15", 1 0, L_0x5fd2929b1c80;  1 drivers
v0x5fd29281e280_0 .net *"_ivl_19", 0 0, L_0x5fd2929b1eb0;  1 drivers
v0x5fd29281e360_0 .net *"_ivl_21", 0 0, L_0x5fd2929b1fa0;  1 drivers
v0x5fd292818f40_0 .net *"_ivl_7", 3 0, L_0x5fd2929b1a50;  1 drivers
v0x5fd292819020_0 .net *"_ivl_9", 3 0, L_0x5fd2929b1af0;  1 drivers
v0x5fd29281a8e0_0 .net "s1", 1 0, L_0x5fd2929b1d70;  1 drivers
v0x5fd29281a9a0_0 .net "s2", 3 0, L_0x5fd2929f06b0;  1 drivers
v0x5fd292819c10_0 .net "s3", 7 0, L_0x5fd2929f05f0;  1 drivers
L_0x5fd2929b1a50 .part L_0x5fd2929f05f0, 4, 4;
L_0x5fd2929b1af0 .part L_0x5fd2929f05f0, 0, 4;
L_0x5fd2929b1be0 .part L_0x5fd2929f06b0, 2, 2;
L_0x5fd2929b1c80 .part L_0x5fd2929f06b0, 0, 2;
L_0x5fd2929b1d70 .functor MUXZ 2, L_0x5fd2929b1c80, L_0x5fd2929b1be0, L_0x5fd2929b3f20, C4<>;
L_0x5fd2929b1eb0 .part L_0x5fd2929b1d70, 1, 1;
L_0x5fd2929b1fa0 .part L_0x5fd2929b1d70, 0, 1;
L_0x5fd2929b2040 .functor MUXZ 1, L_0x5fd2929b1fa0, L_0x5fd2929b1eb0, L_0x5fd2929b3e80, C4<>;
S_0x5fd292814800 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd29283bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292821c90 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbbac48 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f0770 .functor BUFT 8, L_0x70c79cbbac48, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f0830 .functor BUFT 4, L_0x5fd2929b2c50, C4<0000>, C4<0000>, C4<0000>;
v0x5fd292816ef0_0 .net "A", 0 0, L_0x5fd2929b43f0;  alias, 1 drivers
v0x5fd292816fb0_0 .net "B", 0 0, L_0x5fd2929b4490;  alias, 1 drivers
v0x5fd2928161a0_0 .net "C", 0 0, L_0x70c79cbbadb0;  alias, 1 drivers
v0x5fd292816270_0 .net "D", 0 0, L_0x70c79cbbadf8;  alias, 1 drivers
v0x5fd2928154d0_0 .net "Z", 0 0, L_0x5fd2929b31a0;  alias, 1 drivers
v0x5fd292815570_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbac48;  1 drivers
v0x5fd29280d7e0_0 .net *"_ivl_13", 1 0, L_0x5fd2929b2d40;  1 drivers
v0x5fd29280d8c0_0 .net *"_ivl_15", 1 0, L_0x5fd2929b2de0;  1 drivers
v0x5fd29280b670_0 .net *"_ivl_19", 0 0, L_0x5fd2929b3010;  1 drivers
v0x5fd29280b730_0 .net *"_ivl_21", 0 0, L_0x5fd2929b3100;  1 drivers
v0x5fd2928055f0_0 .net *"_ivl_7", 3 0, L_0x5fd2929b2bb0;  1 drivers
v0x5fd2928056d0_0 .net *"_ivl_9", 3 0, L_0x5fd2929b2c50;  1 drivers
v0x5fd292802e60_0 .net "s1", 1 0, L_0x5fd2929b2ed0;  1 drivers
v0x5fd292802f20_0 .net "s2", 3 0, L_0x5fd2929f0830;  1 drivers
v0x5fd2928010b0_0 .net "s3", 7 0, L_0x5fd2929f0770;  1 drivers
L_0x5fd2929b2bb0 .part L_0x5fd2929f0770, 4, 4;
L_0x5fd2929b2c50 .part L_0x5fd2929f0770, 0, 4;
L_0x5fd2929b2d40 .part L_0x5fd2929f0830, 2, 2;
L_0x5fd2929b2de0 .part L_0x5fd2929f0830, 0, 2;
L_0x5fd2929b2ed0 .functor MUXZ 2, L_0x5fd2929b2de0, L_0x5fd2929b2d40, L_0x5fd2929b4490, C4<>;
L_0x5fd2929b3010 .part L_0x5fd2929b2ed0, 1, 1;
L_0x5fd2929b3100 .part L_0x5fd2929b2ed0, 0, 1;
L_0x5fd2929b31a0 .functor MUXZ 1, L_0x5fd2929b3100, L_0x5fd2929b3010, L_0x5fd2929b43f0, C4<>;
S_0x5fd2927e35b0 .scope module, "acc0.pp_CCU2C_A0_7" "CCU2C" 3 840, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd2927e1800 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd2927e1840 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd2927e1880 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd2927e18c0 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd2929b3c10 .functor BUFZ 1, L_0x5fd2929b9b70, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b5620 .functor XOR 1, L_0x5fd2929b4f60, L_0x5fd2929b3c10, C4<0>, C4<0>;
L_0x5fd2929b56e0 .functor BUFZ 1, L_0x5fd2929b5450, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b5750 .functor NOT 1, L_0x5fd2929b4f60, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b5850 .functor AND 1, L_0x5fd2929b5750, L_0x5fd2929b56e0, C4<1>, C4<1>;
L_0x5fd2929b5910 .functor AND 1, L_0x5fd2929b4f60, L_0x5fd2929b9b70, C4<1>, C4<1>;
L_0x5fd2929b5a10 .functor OR 1, L_0x5fd2929b5850, L_0x5fd2929b5910, C4<0>, C4<0>;
L_0x5fd2929b6780 .functor BUFZ 1, L_0x5fd2929b5a10, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b6890 .functor XOR 1, L_0x5fd2929b60c0, L_0x5fd2929b6780, C4<0>, C4<0>;
L_0x5fd2929b6950 .functor BUFZ 1, L_0x5fd2929b65b0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b69c0 .functor NOT 1, L_0x5fd2929b60c0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b6ac0 .functor AND 1, L_0x5fd2929b69c0, L_0x5fd2929b6950, C4<1>, C4<1>;
L_0x5fd2929b6ba0 .functor AND 1, L_0x5fd2929b60c0, L_0x5fd2929b5a10, C4<1>, C4<1>;
L_0x5fd2929b6c10 .functor OR 1, L_0x5fd2929b6ac0, L_0x5fd2929b6ba0, C4<0>, C4<0>;
v0x5fd2927aefa0_0 .net "A0", 0 0, L_0x5fd2929b6da0;  1 drivers
v0x5fd2927af040_0 .net "A1", 0 0, L_0x5fd2929b7330;  1 drivers
v0x5fd2927a7d50_0 .net "B0", 0 0, L_0x5fd2929b6e40;  1 drivers
v0x5fd2927a7e40_0 .net "B1", 0 0, L_0x5fd2929b73d0;  1 drivers
L_0x70c79cbbaff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927a13a0_0 .net "C0", 0 0, L_0x70c79cbbaff0;  1 drivers
L_0x70c79cbbb080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927a1490_0 .net "C1", 0 0, L_0x70c79cbbb080;  1 drivers
v0x5fd2927a47c0_0 .net "CIN", 0 0, L_0x5fd2929b9b70;  alias, 1 drivers
v0x5fd2927a4860_0 .net "COUT", 0 0, L_0x5fd2929b6c10;  alias, 1 drivers
L_0x70c79cbbb038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2927a3a70_0 .net "D0", 0 0, L_0x70c79cbbb038;  1 drivers
L_0x70c79cbbb0c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2927a3b10_0 .net "D1", 0 0, L_0x70c79cbbb0c8;  1 drivers
v0x5fd29279dde0_0 .net "LUT2_0", 0 0, L_0x5fd2929b5450;  1 drivers
v0x5fd29279de80_0 .net "LUT2_1", 0 0, L_0x5fd2929b65b0;  1 drivers
v0x5fd29279d090_0 .net "LUT4_0", 0 0, L_0x5fd2929b4f60;  1 drivers
v0x5fd29279d160_0 .net "LUT4_1", 0 0, L_0x5fd2929b60c0;  1 drivers
v0x5fd2927a5530_0 .net "S0", 0 0, L_0x5fd2929b5620;  1 drivers
v0x5fd2927a55d0_0 .net "S1", 0 0, L_0x5fd2929b6890;  1 drivers
v0x5fd2927a6280_0 .net *"_ivl_10", 0 0, L_0x5fd2929b5910;  1 drivers
v0x5fd2927a6320_0 .net *"_ivl_20", 0 0, L_0x5fd2929b69c0;  1 drivers
v0x5fd29279f8a0_0 .net *"_ivl_22", 0 0, L_0x5fd2929b6ac0;  1 drivers
v0x5fd29279f940_0 .net *"_ivl_24", 0 0, L_0x5fd2929b6ba0;  1 drivers
v0x5fd292798650_0 .net *"_ivl_6", 0 0, L_0x5fd2929b5750;  1 drivers
v0x5fd292798730_0 .net *"_ivl_8", 0 0, L_0x5fd2929b5850;  1 drivers
v0x5fd292791ca0_0 .net "cout_0", 0 0, L_0x5fd2929b5a10;  1 drivers
v0x5fd292791d40_0 .net "gated_cin_0", 0 0, L_0x5fd2929b3c10;  1 drivers
v0x5fd2927950c0_0 .net "gated_cin_1", 0 0, L_0x5fd2929b6780;  1 drivers
v0x5fd292795180_0 .net "gated_lut2_0", 0 0, L_0x5fd2929b56e0;  1 drivers
v0x5fd292794370_0 .net "gated_lut2_1", 0 0, L_0x5fd2929b6950;  1 drivers
S_0x5fd2927ddca0 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd2927e35b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2927dfb80 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2927dbef0_0 .net "A", 0 0, L_0x5fd2929b6da0;  alias, 1 drivers
v0x5fd2927dbfd0_0 .net "B", 0 0, L_0x5fd2929b6e40;  alias, 1 drivers
v0x5fd2927da140_0 .net "Z", 0 0, L_0x5fd2929b5450;  alias, 1 drivers
L_0x70c79cbbae88 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927da210_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbbae88;  1 drivers
L_0x70c79cbbaed0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927d8390_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbbaed0;  1 drivers
v0x5fd2927d65e0_0 .net *"_ivl_7", 0 0, L_0x5fd2929b52c0;  1 drivers
v0x5fd2927d66c0_0 .net *"_ivl_9", 0 0, L_0x5fd2929b53b0;  1 drivers
v0x5fd2927d4830_0 .net "s1", 1 0, L_0x5fd2929b5140;  1 drivers
L_0x5fd2929b5140 .functor MUXZ 2, L_0x70c79cbbaed0, L_0x70c79cbbae88, L_0x5fd2929b6e40, C4<>;
L_0x5fd2929b52c0 .part L_0x5fd2929b5140, 1, 1;
L_0x5fd2929b53b0 .part L_0x5fd2929b5140, 0, 1;
L_0x5fd2929b5450 .functor MUXZ 1, L_0x5fd2929b53b0, L_0x5fd2929b52c0, L_0x5fd2929b6da0, C4<>;
S_0x5fd2927d2a80 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd2927e35b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd29245e1c0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2927d0cd0_0 .net "A", 0 0, L_0x5fd2929b7330;  alias, 1 drivers
v0x5fd2927d0db0_0 .net "B", 0 0, L_0x5fd2929b73d0;  alias, 1 drivers
v0x5fd2927cef20_0 .net "Z", 0 0, L_0x5fd2929b65b0;  alias, 1 drivers
L_0x70c79cbbaf60 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927cefc0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbbaf60;  1 drivers
L_0x70c79cbbafa8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd2927cd170_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbbafa8;  1 drivers
v0x5fd2927cb3c0_0 .net *"_ivl_7", 0 0, L_0x5fd2929b6420;  1 drivers
v0x5fd2927cb4a0_0 .net *"_ivl_9", 0 0, L_0x5fd2929b6510;  1 drivers
v0x5fd2927c6b50_0 .net "s1", 1 0, L_0x5fd2929b62a0;  1 drivers
L_0x5fd2929b62a0 .functor MUXZ 2, L_0x70c79cbbafa8, L_0x70c79cbbaf60, L_0x5fd2929b73d0, C4<>;
L_0x5fd2929b6420 .part L_0x5fd2929b62a0, 1, 1;
L_0x5fd2929b6510 .part L_0x5fd2929b62a0, 0, 1;
L_0x5fd2929b65b0 .functor MUXZ 1, L_0x5fd2929b6510, L_0x5fd2929b6420, L_0x5fd2929b7330, C4<>;
S_0x5fd2927c01a0 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd2927e35b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927cd2a0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbbae40 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f08f0 .functor BUFT 8, L_0x70c79cbbae40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f09b0 .functor BUFT 4, L_0x5fd2929b4a10, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2927c35c0_0 .net "A", 0 0, L_0x5fd2929b6da0;  alias, 1 drivers
v0x5fd2927c3660_0 .net "B", 0 0, L_0x5fd2929b6e40;  alias, 1 drivers
v0x5fd2927c2870_0 .net "C", 0 0, L_0x70c79cbbaff0;  alias, 1 drivers
v0x5fd2927c2910_0 .net "D", 0 0, L_0x70c79cbbb038;  alias, 1 drivers
v0x5fd2927bcbe0_0 .net "Z", 0 0, L_0x5fd2929b4f60;  alias, 1 drivers
v0x5fd2927bcc80_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbae40;  1 drivers
v0x5fd2927bbe90_0 .net *"_ivl_13", 1 0, L_0x5fd2929b4b00;  1 drivers
v0x5fd2927bbf50_0 .net *"_ivl_15", 1 0, L_0x5fd2929b4ba0;  1 drivers
v0x5fd2927c4330_0 .net *"_ivl_19", 0 0, L_0x5fd2929b4dd0;  1 drivers
v0x5fd2927c4410_0 .net *"_ivl_21", 0 0, L_0x5fd2929b4ec0;  1 drivers
v0x5fd2927c5080_0 .net *"_ivl_7", 3 0, L_0x5fd2929b4970;  1 drivers
v0x5fd2927c5160_0 .net *"_ivl_9", 3 0, L_0x5fd2929b4a10;  1 drivers
v0x5fd2927bd950_0 .net "s1", 1 0, L_0x5fd2929b4c90;  1 drivers
v0x5fd2927bda10_0 .net "s2", 3 0, L_0x5fd2929f09b0;  1 drivers
v0x5fd2927be6a0_0 .net "s3", 7 0, L_0x5fd2929f08f0;  1 drivers
L_0x5fd2929b4970 .part L_0x5fd2929f08f0, 4, 4;
L_0x5fd2929b4a10 .part L_0x5fd2929f08f0, 0, 4;
L_0x5fd2929b4b00 .part L_0x5fd2929f09b0, 2, 2;
L_0x5fd2929b4ba0 .part L_0x5fd2929f09b0, 0, 2;
L_0x5fd2929b4c90 .functor MUXZ 2, L_0x5fd2929b4ba0, L_0x5fd2929b4b00, L_0x5fd2929b6e40, C4<>;
L_0x5fd2929b4dd0 .part L_0x5fd2929b4c90, 1, 1;
L_0x5fd2929b4ec0 .part L_0x5fd2929b4c90, 0, 1;
L_0x5fd2929b4f60 .functor MUXZ 1, L_0x5fd2929b4ec0, L_0x5fd2929b4dd0, L_0x5fd2929b6da0, C4<>;
S_0x5fd2927b7450 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd2927e35b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927c29b0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbbaf18 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f0a70 .functor BUFT 8, L_0x70c79cbbaf18, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f0b30 .functor BUFT 4, L_0x5fd2929b5b70, C4<0000>, C4<0000>, C4<0000>;
v0x5fd2927b0aa0_0 .net "A", 0 0, L_0x5fd2929b7330;  alias, 1 drivers
v0x5fd2927b0b60_0 .net "B", 0 0, L_0x5fd2929b73d0;  alias, 1 drivers
v0x5fd2927b3ec0_0 .net "C", 0 0, L_0x70c79cbbb080;  alias, 1 drivers
v0x5fd2927b3f90_0 .net "D", 0 0, L_0x70c79cbbb0c8;  alias, 1 drivers
v0x5fd2927b3170_0 .net "Z", 0 0, L_0x5fd2929b60c0;  alias, 1 drivers
v0x5fd2927b3210_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbaf18;  1 drivers
v0x5fd2927ad4e0_0 .net *"_ivl_13", 1 0, L_0x5fd2929b5c60;  1 drivers
v0x5fd2927ad5c0_0 .net *"_ivl_15", 1 0, L_0x5fd2929b5d00;  1 drivers
v0x5fd2927ac790_0 .net *"_ivl_19", 0 0, L_0x5fd2929b5f30;  1 drivers
v0x5fd2927ac850_0 .net *"_ivl_21", 0 0, L_0x5fd2929b6020;  1 drivers
v0x5fd2927b4c30_0 .net *"_ivl_7", 3 0, L_0x5fd2929b5ad0;  1 drivers
v0x5fd2927b4d10_0 .net *"_ivl_9", 3 0, L_0x5fd2929b5b70;  1 drivers
v0x5fd2927b5980_0 .net "s1", 1 0, L_0x5fd2929b5df0;  1 drivers
v0x5fd2927b5a40_0 .net "s2", 3 0, L_0x5fd2929f0b30;  1 drivers
v0x5fd2927ae250_0 .net "s3", 7 0, L_0x5fd2929f0a70;  1 drivers
L_0x5fd2929b5ad0 .part L_0x5fd2929f0a70, 4, 4;
L_0x5fd2929b5b70 .part L_0x5fd2929f0a70, 0, 4;
L_0x5fd2929b5c60 .part L_0x5fd2929f0b30, 2, 2;
L_0x5fd2929b5d00 .part L_0x5fd2929f0b30, 0, 2;
L_0x5fd2929b5df0 .functor MUXZ 2, L_0x5fd2929b5d00, L_0x5fd2929b5c60, L_0x5fd2929b73d0, C4<>;
L_0x5fd2929b5f30 .part L_0x5fd2929b5df0, 1, 1;
L_0x5fd2929b6020 .part L_0x5fd2929b5df0, 0, 1;
L_0x5fd2929b60c0 .functor MUXZ 1, L_0x5fd2929b6020, L_0x5fd2929b5f30, L_0x5fd2929b7330, C4<>;
S_0x5fd29278e6e0 .scope module, "acc0.pp_CCU2C_A0_8" "CCU2C" 3 861, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd29278d990 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd29278d9d0 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd29278da10 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd29278da50 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd2929b6b30 .functor BUFZ 1, L_0x5fd2929bcb10, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b8580 .functor XOR 1, L_0x5fd2929b7ec0, L_0x5fd2929b6b30, C4<0>, C4<0>;
L_0x5fd2929b8640 .functor BUFZ 1, L_0x5fd2929b83b0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b86b0 .functor NOT 1, L_0x5fd2929b7ec0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b87b0 .functor AND 1, L_0x5fd2929b86b0, L_0x5fd2929b8640, C4<1>, C4<1>;
L_0x5fd2929b8870 .functor AND 1, L_0x5fd2929b7ec0, L_0x5fd2929bcb10, C4<1>, C4<1>;
L_0x5fd2929b8970 .functor OR 1, L_0x5fd2929b87b0, L_0x5fd2929b8870, C4<0>, C4<0>;
L_0x5fd2929b96e0 .functor BUFZ 1, L_0x5fd2929b8970, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b97f0 .functor XOR 1, L_0x5fd2929b9020, L_0x5fd2929b96e0, C4<0>, C4<0>;
L_0x5fd2929b98b0 .functor BUFZ 1, L_0x5fd2929b9510, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b9920 .functor NOT 1, L_0x5fd2929b9020, C4<0>, C4<0>, C4<0>;
L_0x5fd2929b9a20 .functor AND 1, L_0x5fd2929b9920, L_0x5fd2929b98b0, C4<1>, C4<1>;
L_0x5fd2929b9b00 .functor AND 1, L_0x5fd2929b9020, L_0x5fd2929b8970, C4<1>, C4<1>;
L_0x5fd2929b9b70 .functor OR 1, L_0x5fd2929b9a20, L_0x5fd2929b9b00, C4<0>, C4<0>;
v0x5fd2927644d0_0 .net "A0", 0 0, L_0x5fd2929b9d00;  1 drivers
v0x5fd292764570_0 .net "A1", 0 0, L_0x5fd2929ba2b0;  1 drivers
v0x5fd292766bc0_0 .net "B0", 0 0, L_0x5fd2929b9da0;  1 drivers
v0x5fd292766cb0_0 .net "B1", 0 0, L_0x5fd2929ba350;  1 drivers
L_0x70c79cbbb2c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292765e70_0 .net "C0", 0 0, L_0x70c79cbbb2c0;  1 drivers
L_0x70c79cbbb350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292765f60_0 .net "C1", 0 0, L_0x70c79cbbb350;  1 drivers
v0x5fd2927651a0_0 .net "CIN", 0 0, L_0x5fd2929bcb10;  alias, 1 drivers
v0x5fd292765240_0 .net "COUT", 0 0, L_0x5fd2929b9b70;  alias, 1 drivers
L_0x70c79cbbb308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd29275daf0_0 .net "D0", 0 0, L_0x70c79cbbb308;  1 drivers
L_0x70c79cbbb398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd29275db90_0 .net "D1", 0 0, L_0x70c79cbbb398;  1 drivers
v0x5fd2927601e0_0 .net "LUT2_0", 0 0, L_0x5fd2929b83b0;  1 drivers
v0x5fd292760280_0 .net "LUT2_1", 0 0, L_0x5fd2929b9510;  1 drivers
v0x5fd29275f490_0 .net "LUT4_0", 0 0, L_0x5fd2929b7ec0;  1 drivers
v0x5fd29275f560_0 .net "LUT4_1", 0 0, L_0x5fd2929b9020;  1 drivers
v0x5fd29275e7c0_0 .net "S0", 0 0, L_0x5fd2929b8580;  1 drivers
v0x5fd29275e860_0 .net "S1", 0 0, L_0x5fd2929b97f0;  1 drivers
v0x5fd292767930_0 .net *"_ivl_10", 0 0, L_0x5fd2929b8870;  1 drivers
v0x5fd2927679d0_0 .net *"_ivl_20", 0 0, L_0x5fd2929b9920;  1 drivers
v0x5fd292760f50_0 .net *"_ivl_22", 0 0, L_0x5fd2929b9a20;  1 drivers
v0x5fd292760ff0_0 .net *"_ivl_24", 0 0, L_0x5fd2929b9b00;  1 drivers
v0x5fd292761ca0_0 .net *"_ivl_6", 0 0, L_0x5fd2929b86b0;  1 drivers
v0x5fd292761d80_0 .net *"_ivl_8", 0 0, L_0x5fd2929b87b0;  1 drivers
v0x5fd29275aa50_0 .net "cout_0", 0 0, L_0x5fd2929b8970;  1 drivers
v0x5fd29275aaf0_0 .net "gated_cin_0", 0 0, L_0x5fd2929b6b30;  1 drivers
v0x5fd2927540a0_0 .net "gated_cin_1", 0 0, L_0x5fd2929b96e0;  1 drivers
v0x5fd292754160_0 .net "gated_lut2_0", 0 0, L_0x5fd2929b8640;  1 drivers
v0x5fd292754dd0_0 .net "gated_lut2_1", 0 0, L_0x5fd2929b98b0;  1 drivers
S_0x5fd292796b80 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd29278e6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292795f60 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd29278f450_0 .net "A", 0 0, L_0x5fd2929b9d00;  alias, 1 drivers
v0x5fd29278f530_0 .net "B", 0 0, L_0x5fd2929b9da0;  alias, 1 drivers
v0x5fd2927901a0_0 .net "Z", 0 0, L_0x5fd2929b83b0;  alias, 1 drivers
L_0x70c79cbbb158 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292790270_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbbb158;  1 drivers
L_0x70c79cbbb1a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292788f50_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbbb1a0;  1 drivers
v0x5fd2927825a0_0 .net *"_ivl_7", 0 0, L_0x5fd2929b8220;  1 drivers
v0x5fd292782680_0 .net *"_ivl_9", 0 0, L_0x5fd2929b8310;  1 drivers
v0x5fd2927859c0_0 .net "s1", 1 0, L_0x5fd2929b80a0;  1 drivers
L_0x5fd2929b80a0 .functor MUXZ 2, L_0x70c79cbbb1a0, L_0x70c79cbbb158, L_0x5fd2929b9da0, C4<>;
L_0x5fd2929b8220 .part L_0x5fd2929b80a0, 1, 1;
L_0x5fd2929b8310 .part L_0x5fd2929b80a0, 0, 1;
L_0x5fd2929b83b0 .functor MUXZ 1, L_0x5fd2929b8310, L_0x5fd2929b8220, L_0x5fd2929b9d00, C4<>;
S_0x5fd292784c70 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd29278e6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2924698d0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd29277c8f0_0 .net "A", 0 0, L_0x5fd2929ba2b0;  alias, 1 drivers
v0x5fd29277c9d0_0 .net "B", 0 0, L_0x5fd2929ba350;  alias, 1 drivers
v0x5fd29277efe0_0 .net "Z", 0 0, L_0x5fd2929b9510;  alias, 1 drivers
L_0x70c79cbbb230 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29277f080_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbbb230;  1 drivers
L_0x70c79cbbb278 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29277e290_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbbb278;  1 drivers
v0x5fd292786730_0 .net *"_ivl_7", 0 0, L_0x5fd2929b9380;  1 drivers
v0x5fd292786810_0 .net *"_ivl_9", 0 0, L_0x5fd2929b9470;  1 drivers
v0x5fd292787480_0 .net "s1", 1 0, L_0x5fd2929b9200;  1 drivers
L_0x5fd2929b9200 .functor MUXZ 2, L_0x70c79cbbb278, L_0x70c79cbbb230, L_0x5fd2929ba350, C4<>;
L_0x5fd2929b9380 .part L_0x5fd2929b9200, 1, 1;
L_0x5fd2929b9470 .part L_0x5fd2929b9200, 0, 1;
L_0x5fd2929b9510 .functor MUXZ 1, L_0x5fd2929b9470, L_0x5fd2929b9380, L_0x5fd2929ba2b0, C4<>;
S_0x5fd29277fd50 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd29278e6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29277e3c0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbbb110 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f0bf0 .functor BUFT 8, L_0x70c79cbbb110, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f0cb0 .functor BUFT 4, L_0x5fd2929b7970, C4<0000>, C4<0000>, C4<0000>;
v0x5fd292780aa0_0 .net "A", 0 0, L_0x5fd2929b9d00;  alias, 1 drivers
v0x5fd292780b40_0 .net "B", 0 0, L_0x5fd2929b9da0;  alias, 1 drivers
v0x5fd292779880_0 .net "C", 0 0, L_0x70c79cbbb2c0;  alias, 1 drivers
v0x5fd292779920_0 .net "D", 0 0, L_0x70c79cbbb308;  alias, 1 drivers
v0x5fd292772ed0_0 .net "Z", 0 0, L_0x5fd2929b7ec0;  alias, 1 drivers
v0x5fd292772f70_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbb110;  1 drivers
v0x5fd292773c00_0 .net *"_ivl_13", 1 0, L_0x5fd2929b7a60;  1 drivers
v0x5fd292773cc0_0 .net *"_ivl_15", 1 0, L_0x5fd2929b7b00;  1 drivers
v0x5fd2927762f0_0 .net *"_ivl_19", 0 0, L_0x5fd2929b7d30;  1 drivers
v0x5fd2927763d0_0 .net *"_ivl_21", 0 0, L_0x5fd2929b7e20;  1 drivers
v0x5fd2927755a0_0 .net *"_ivl_7", 3 0, L_0x5fd2929b78d0;  1 drivers
v0x5fd292775680_0 .net *"_ivl_9", 3 0, L_0x5fd2929b7970;  1 drivers
v0x5fd2927748d0_0 .net "s1", 1 0, L_0x5fd2929b7bf0;  1 drivers
v0x5fd292774990_0 .net "s2", 3 0, L_0x5fd2929f0cb0;  1 drivers
v0x5fd29276d220_0 .net "s3", 7 0, L_0x5fd2929f0bf0;  1 drivers
L_0x5fd2929b78d0 .part L_0x5fd2929f0bf0, 4, 4;
L_0x5fd2929b7970 .part L_0x5fd2929f0bf0, 0, 4;
L_0x5fd2929b7a60 .part L_0x5fd2929f0cb0, 2, 2;
L_0x5fd2929b7b00 .part L_0x5fd2929f0cb0, 0, 2;
L_0x5fd2929b7bf0 .functor MUXZ 2, L_0x5fd2929b7b00, L_0x5fd2929b7a60, L_0x5fd2929b9da0, C4<>;
L_0x5fd2929b7d30 .part L_0x5fd2929b7bf0, 1, 1;
L_0x5fd2929b7e20 .part L_0x5fd2929b7bf0, 0, 1;
L_0x5fd2929b7ec0 .functor MUXZ 1, L_0x5fd2929b7e20, L_0x5fd2929b7d30, L_0x5fd2929b9d00, C4<>;
S_0x5fd29276f910 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd29278e6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927799c0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbbb1e8 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f0d70 .functor BUFT 8, L_0x70c79cbbb1e8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f0e30 .functor BUFT 4, L_0x5fd2929b8ad0, C4<0000>, C4<0000>, C4<0000>;
v0x5fd29276ebc0_0 .net "A", 0 0, L_0x5fd2929ba2b0;  alias, 1 drivers
v0x5fd29276ec80_0 .net "B", 0 0, L_0x5fd2929ba350;  alias, 1 drivers
v0x5fd29276def0_0 .net "C", 0 0, L_0x70c79cbbb350;  alias, 1 drivers
v0x5fd29276dfc0_0 .net "D", 0 0, L_0x70c79cbbb398;  alias, 1 drivers
v0x5fd292777060_0 .net "Z", 0 0, L_0x5fd2929b9020;  alias, 1 drivers
v0x5fd292777100_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbb1e8;  1 drivers
v0x5fd292777db0_0 .net *"_ivl_13", 1 0, L_0x5fd2929b8bc0;  1 drivers
v0x5fd292777e90_0 .net *"_ivl_15", 1 0, L_0x5fd2929b8c60;  1 drivers
v0x5fd292770680_0 .net *"_ivl_19", 0 0, L_0x5fd2929b8e90;  1 drivers
v0x5fd292770740_0 .net *"_ivl_21", 0 0, L_0x5fd2929b8f80;  1 drivers
v0x5fd2927713d0_0 .net *"_ivl_7", 3 0, L_0x5fd2929b8a30;  1 drivers
v0x5fd2927714b0_0 .net *"_ivl_9", 3 0, L_0x5fd2929b8ad0;  1 drivers
v0x5fd29276a150_0 .net "s1", 1 0, L_0x5fd2929b8d50;  1 drivers
v0x5fd29276a210_0 .net "s2", 3 0, L_0x5fd2929f0e30;  1 drivers
v0x5fd2927637a0_0 .net "s3", 7 0, L_0x5fd2929f0d70;  1 drivers
L_0x5fd2929b8a30 .part L_0x5fd2929f0d70, 4, 4;
L_0x5fd2929b8ad0 .part L_0x5fd2929f0d70, 0, 4;
L_0x5fd2929b8bc0 .part L_0x5fd2929f0e30, 2, 2;
L_0x5fd2929b8c60 .part L_0x5fd2929f0e30, 0, 2;
L_0x5fd2929b8d50 .functor MUXZ 2, L_0x5fd2929b8c60, L_0x5fd2929b8bc0, L_0x5fd2929ba350, C4<>;
L_0x5fd2929b8e90 .part L_0x5fd2929b8d50, 1, 1;
L_0x5fd2929b8f80 .part L_0x5fd2929b8d50, 0, 1;
L_0x5fd2929b9020 .functor MUXZ 1, L_0x5fd2929b8f80, L_0x5fd2929b8e90, L_0x5fd2929ba2b0, C4<>;
S_0x5fd2927574c0 .scope module, "acc0.pp_CCU2C_A0_9" "CCU2C" 3 882, 4 76 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CIN";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "C0";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B1";
    .port_info 7 /INPUT 1 "C1";
    .port_info 8 /INPUT 1 "D1";
    .port_info 9 /OUTPUT 1 "S0";
    .port_info 10 /OUTPUT 1 "S1";
    .port_info 11 /OUTPUT 1 "COUT";
P_0x5fd292756770 .param/l "INIT0" 0 4 84, C4<1001011010101010>;
P_0x5fd2927567b0 .param/l "INIT1" 0 4 85, C4<1001011010101010>;
P_0x5fd2927567f0 .param/str "INJECT1_0" 0 4 86, "NO";
P_0x5fd292756830 .param/str "INJECT1_1" 0 4 87, "NO";
L_0x5fd2929b9a90 .functor BUFZ 1, L_0x5fd292996ca0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bb5b0 .functor XOR 1, L_0x5fd2929bae60, L_0x5fd2929b9a90, C4<0>, C4<0>;
L_0x5fd2929bb620 .functor BUFZ 1, L_0x5fd2929bb350, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bb690 .functor NOT 1, L_0x5fd2929bae60, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bb790 .functor AND 1, L_0x5fd2929bb690, L_0x5fd2929bb620, C4<1>, C4<1>;
L_0x5fd2929bb850 .functor AND 1, L_0x5fd2929bae60, L_0x5fd292996ca0, C4<1>, C4<1>;
L_0x5fd2929bb8c0 .functor OR 1, L_0x5fd2929bb790, L_0x5fd2929bb850, C4<0>, C4<0>;
L_0x5fd2929bc680 .functor BUFZ 1, L_0x5fd2929bb8c0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bc790 .functor XOR 1, L_0x5fd2929bbfc0, L_0x5fd2929bc680, C4<0>, C4<0>;
L_0x5fd2929bc850 .functor BUFZ 1, L_0x5fd2929bc4b0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bc8c0 .functor NOT 1, L_0x5fd2929bbfc0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bc9c0 .functor AND 1, L_0x5fd2929bc8c0, L_0x5fd2929bc850, C4<1>, C4<1>;
L_0x5fd2929bcaa0 .functor AND 1, L_0x5fd2929bbfc0, L_0x5fd2929bb8c0, C4<1>, C4<1>;
L_0x5fd2929bcb10 .functor OR 1, L_0x5fd2929bc9c0, L_0x5fd2929bcaa0, C4<0>, C4<0>;
v0x5fd292730c80_0 .net "A0", 0 0, L_0x5fd2929bcca0;  1 drivers
v0x5fd292730d20_0 .net "A1", 0 0, L_0x5fd2929bd270;  1 drivers
v0x5fd29272ffb0_0 .net "B0", 0 0, L_0x5fd2929bcd40;  1 drivers
v0x5fd2927300a0_0 .net "B1", 0 0, L_0x5fd2929bd720;  1 drivers
L_0x70c79cbbb590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292739120_0 .net "C0", 0 0, L_0x70c79cbbb590;  1 drivers
L_0x70c79cbbb620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292739210_0 .net "C1", 0 0, L_0x70c79cbbb620;  1 drivers
v0x5fd292739e70_0 .net "CIN", 0 0, L_0x5fd292996ca0;  alias, 1 drivers
v0x5fd292739f10_0 .net "COUT", 0 0, L_0x5fd2929bcb10;  alias, 1 drivers
L_0x70c79cbbb5d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd292732740_0 .net "D0", 0 0, L_0x70c79cbbb5d8;  1 drivers
L_0x70c79cbbb668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2927327e0_0 .net "D1", 0 0, L_0x70c79cbbb668;  1 drivers
v0x5fd292733490_0 .net "LUT2_0", 0 0, L_0x5fd2929bb350;  1 drivers
v0x5fd292733530_0 .net "LUT2_1", 0 0, L_0x5fd2929bc4b0;  1 drivers
v0x5fd29272c240_0 .net "LUT4_0", 0 0, L_0x5fd2929bae60;  1 drivers
v0x5fd29272c2e0_0 .net "LUT4_1", 0 0, L_0x5fd2929bbfc0;  1 drivers
v0x5fd292725890_0 .net "S0", 0 0, L_0x5fd2929bb5b0;  1 drivers
v0x5fd292725930_0 .net "S1", 0 0, L_0x5fd2929bc790;  1 drivers
v0x5fd2927265c0_0 .net *"_ivl_10", 0 0, L_0x5fd2929bb850;  1 drivers
v0x5fd292726660_0 .net *"_ivl_20", 0 0, L_0x5fd2929bc8c0;  1 drivers
v0x5fd292727f60_0 .net *"_ivl_22", 0 0, L_0x5fd2929bc9c0;  1 drivers
v0x5fd292728000_0 .net *"_ivl_24", 0 0, L_0x5fd2929bcaa0;  1 drivers
v0x5fd292727290_0 .net *"_ivl_6", 0 0, L_0x5fd2929bb690;  1 drivers
v0x5fd292727350_0 .net *"_ivl_8", 0 0, L_0x5fd2929bb790;  1 drivers
v0x5fd29271fbe0_0 .net "cout_0", 0 0, L_0x5fd2929bb8c0;  1 drivers
v0x5fd29271fc80_0 .net "gated_cin_0", 0 0, L_0x5fd2929b9a90;  1 drivers
v0x5fd2927222d0_0 .net "gated_cin_1", 0 0, L_0x5fd2929bc680;  1 drivers
v0x5fd292722390_0 .net "gated_lut2_0", 0 0, L_0x5fd2929bb620;  1 drivers
v0x5fd292721580_0 .net "gated_lut2_1", 0 0, L_0x5fd2929bc850;  1 drivers
S_0x5fd29274e3f0 .scope module, "lut2_0" "LUT2" 4 92, 4 300 0, S_0x5fd2927574c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd292755bd0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd292750ae0_0 .net "A", 0 0, L_0x5fd2929bcca0;  alias, 1 drivers
v0x5fd292750bc0_0 .net "B", 0 0, L_0x5fd2929bcd40;  alias, 1 drivers
v0x5fd29274fd90_0 .net "Z", 0 0, L_0x5fd2929bb350;  alias, 1 drivers
L_0x70c79cbbb428 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29274fe60_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbbb428;  1 drivers
L_0x70c79cbbb470 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29274f0c0_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbbb470;  1 drivers
v0x5fd292758230_0 .net *"_ivl_7", 0 0, L_0x5fd2929bb1c0;  1 drivers
v0x5fd292758310_0 .net *"_ivl_9", 0 0, L_0x5fd2929bb2b0;  1 drivers
v0x5fd292758f80_0 .net "s1", 1 0, L_0x5fd2929bb040;  1 drivers
L_0x5fd2929bb040 .functor MUXZ 2, L_0x70c79cbbb470, L_0x70c79cbbb428, L_0x5fd2929bcd40, C4<>;
L_0x5fd2929bb1c0 .part L_0x5fd2929bb040, 1, 1;
L_0x5fd2929bb2b0 .part L_0x5fd2929bb040, 0, 1;
L_0x5fd2929bb350 .functor MUXZ 1, L_0x5fd2929bb2b0, L_0x5fd2929bb1c0, L_0x5fd2929bcca0, C4<>;
S_0x5fd292751850 .scope module, "lut2_1" "LUT2" 4 102, 4 300 0, S_0x5fd2927574c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Z";
P_0x5fd2924388d0 .param/l "INIT" 0 4 301, C4<1010>;
v0x5fd2927525a0_0 .net "A", 0 0, L_0x5fd2929bd270;  alias, 1 drivers
v0x5fd292752680_0 .net "B", 0 0, L_0x5fd2929bd720;  alias, 1 drivers
v0x5fd29274b010_0 .net "Z", 0 0, L_0x5fd2929bc4b0;  alias, 1 drivers
L_0x70c79cbbb500 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd29274b0b0_0 .net/2u *"_ivl_0", 1 0, L_0x70c79cbbb500;  1 drivers
L_0x70c79cbbb548 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd292744660_0 .net/2u *"_ivl_2", 1 0, L_0x70c79cbbb548;  1 drivers
v0x5fd292745390_0 .net *"_ivl_7", 0 0, L_0x5fd2929bc320;  1 drivers
v0x5fd292745470_0 .net *"_ivl_9", 0 0, L_0x5fd2929bc410;  1 drivers
v0x5fd292747a80_0 .net "s1", 1 0, L_0x5fd2929bc1a0;  1 drivers
L_0x5fd2929bc1a0 .functor MUXZ 2, L_0x70c79cbbb548, L_0x70c79cbbb500, L_0x5fd2929bd720, C4<>;
L_0x5fd2929bc320 .part L_0x5fd2929bc1a0, 1, 1;
L_0x5fd2929bc410 .part L_0x5fd2929bc1a0, 0, 1;
L_0x5fd2929bc4b0 .functor MUXZ 1, L_0x5fd2929bc410, L_0x5fd2929bc320, L_0x5fd2929bd270, C4<>;
S_0x5fd292746d30 .scope module, "lut4_0" "LUT4" 4 91, 4 4 0, S_0x5fd2927574c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292744790 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbbb3e0 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f0ef0 .functor BUFT 8, L_0x70c79cbbb3e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f0fb0 .functor BUFT 4, L_0x5fd2929ba910, C4<0000>, C4<0000>, C4<0000>;
v0x5fd292746060_0 .net "A", 0 0, L_0x5fd2929bcca0;  alias, 1 drivers
v0x5fd292746100_0 .net "B", 0 0, L_0x5fd2929bcd40;  alias, 1 drivers
v0x5fd29273e9b0_0 .net "C", 0 0, L_0x70c79cbbb590;  alias, 1 drivers
v0x5fd29273ea50_0 .net "D", 0 0, L_0x70c79cbbb5d8;  alias, 1 drivers
v0x5fd2927410a0_0 .net "Z", 0 0, L_0x5fd2929bae60;  alias, 1 drivers
v0x5fd292741140_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbb3e0;  1 drivers
v0x5fd292740350_0 .net *"_ivl_13", 1 0, L_0x5fd2929baa00;  1 drivers
v0x5fd292740410_0 .net *"_ivl_15", 1 0, L_0x5fd2929baaa0;  1 drivers
v0x5fd29273f680_0 .net *"_ivl_19", 0 0, L_0x5fd2929bacd0;  1 drivers
v0x5fd29273f760_0 .net *"_ivl_21", 0 0, L_0x5fd2929badc0;  1 drivers
v0x5fd2927487f0_0 .net *"_ivl_7", 3 0, L_0x5fd2929ba870;  1 drivers
v0x5fd2927488d0_0 .net *"_ivl_9", 3 0, L_0x5fd2929ba910;  1 drivers
v0x5fd292749540_0 .net "s1", 1 0, L_0x5fd2929bab90;  1 drivers
v0x5fd292749600_0 .net "s2", 3 0, L_0x5fd2929f0fb0;  1 drivers
v0x5fd292741e10_0 .net "s3", 7 0, L_0x5fd2929f0ef0;  1 drivers
L_0x5fd2929ba870 .part L_0x5fd2929f0ef0, 4, 4;
L_0x5fd2929ba910 .part L_0x5fd2929f0ef0, 0, 4;
L_0x5fd2929baa00 .part L_0x5fd2929f0fb0, 2, 2;
L_0x5fd2929baaa0 .part L_0x5fd2929f0fb0, 0, 2;
L_0x5fd2929bab90 .functor MUXZ 2, L_0x5fd2929baaa0, L_0x5fd2929baa00, L_0x5fd2929bcd40, C4<>;
L_0x5fd2929bacd0 .part L_0x5fd2929bab90, 1, 1;
L_0x5fd2929badc0 .part L_0x5fd2929bab90, 0, 1;
L_0x5fd2929bae60 .functor MUXZ 1, L_0x5fd2929badc0, L_0x5fd2929bacd0, L_0x5fd2929bcca0, C4<>;
S_0x5fd292742b60 .scope module, "lut4_1" "LUT4" 4 101, 4 4 0, S_0x5fd2927574c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29273eaf0 .param/l "INIT" 0 4 5, C4<1001011010101010>;
L_0x70c79cbbb4b8 .functor BUFT 1, C4<10010110>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f1070 .functor BUFT 8, L_0x70c79cbbb4b8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f1130 .functor BUFT 4, L_0x5fd2929bba70, C4<0000>, C4<0000>, C4<0000>;
v0x5fd29273b940_0 .net "A", 0 0, L_0x5fd2929bd270;  alias, 1 drivers
v0x5fd29273ba00_0 .net "B", 0 0, L_0x5fd2929bd720;  alias, 1 drivers
v0x5fd292734f90_0 .net "C", 0 0, L_0x70c79cbbb620;  alias, 1 drivers
v0x5fd292735060_0 .net "D", 0 0, L_0x70c79cbbb668;  alias, 1 drivers
v0x5fd292735cc0_0 .net "Z", 0 0, L_0x5fd2929bbfc0;  alias, 1 drivers
v0x5fd292735d60_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbb4b8;  1 drivers
v0x5fd2927383b0_0 .net *"_ivl_13", 1 0, L_0x5fd2929bbb60;  1 drivers
v0x5fd292738490_0 .net *"_ivl_15", 1 0, L_0x5fd2929bbc00;  1 drivers
v0x5fd292737660_0 .net *"_ivl_19", 0 0, L_0x5fd2929bbe30;  1 drivers
v0x5fd292737720_0 .net *"_ivl_21", 0 0, L_0x5fd2929bbf20;  1 drivers
v0x5fd292736990_0 .net *"_ivl_7", 3 0, L_0x5fd2929bb9d0;  1 drivers
v0x5fd292736a70_0 .net *"_ivl_9", 3 0, L_0x5fd2929bba70;  1 drivers
v0x5fd29272f2e0_0 .net "s1", 1 0, L_0x5fd2929bbcf0;  1 drivers
v0x5fd29272f3a0_0 .net "s2", 3 0, L_0x5fd2929f1130;  1 drivers
v0x5fd2927319d0_0 .net "s3", 7 0, L_0x5fd2929f1070;  1 drivers
L_0x5fd2929bb9d0 .part L_0x5fd2929f1070, 4, 4;
L_0x5fd2929bba70 .part L_0x5fd2929f1070, 0, 4;
L_0x5fd2929bbb60 .part L_0x5fd2929f1130, 2, 2;
L_0x5fd2929bbc00 .part L_0x5fd2929f1130, 0, 2;
L_0x5fd2929bbcf0 .functor MUXZ 2, L_0x5fd2929bbc00, L_0x5fd2929bbb60, L_0x5fd2929bd720, C4<>;
L_0x5fd2929bbe30 .part L_0x5fd2929bbcf0, 1, 1;
L_0x5fd2929bbf20 .part L_0x5fd2929bbcf0, 0, 1;
L_0x5fd2929bbfc0 .functor MUXZ 1, L_0x5fd2929bbf20, L_0x5fd2929bbe30, L_0x5fd2929bd270, C4<>;
S_0x5fd2927208b0 .scope module, "acc0.pp_TRELLIS_FF_Q" "TRELLIS_FF" 3 905, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292904d70 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292904db0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292904df0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292904e30 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292904e70 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292904eb0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292904ef0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929be4d0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929be540 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292729ac0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd29271cb40_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29271cc00_0 .net "DI", 0 0, L_0x5fd2929be5b0;  1 drivers
v0x5fd292716190_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebdd88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292716230_0 .net "M", 0 0, o0x70c79cebdd88;  0 drivers
v0x5fd292716ec0_0 .var "Q", 0 0;
v0x5fd292716f80_0 .net "muxce", 0 0, L_0x5fd2929bca30;  1 drivers
v0x5fd2927195b0_0 .net "muxclk", 0 0, L_0x5fd2929be540;  1 drivers
v0x5fd292719650_0 .net "muxlsr", 0 0, L_0x5fd2929be4d0;  1 drivers
L_0x70c79cbbb6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292718860_0 .net "srval", 0 0, L_0x70c79cbbb6b0;  1 drivers
S_0x5fd29272a770 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2927208b0;
 .timescale -9 -12;
L_0x5fd2929bca30 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292723040 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2927208b0;
 .timescale -9 -12;
S_0x5fd292723d90 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2927208b0;
 .timescale -9 -12;
E_0x5fd292442e80 .event posedge, v0x5fd2927195b0_0;
S_0x5fd292717b90 .scope module, "acc0.pp_TRELLIS_FF_Q_1" "TRELLIS_FF" 3 921, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29285de80 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29285dec0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29285df00 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29285df40 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29285df80 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29285dfc0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29285e000 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929beb20 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929beb90 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292710580_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd29271a320_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29271a3e0_0 .net "DI", 0 0, L_0x5fd2929bec00;  1 drivers
v0x5fd29271b070_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebdff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29271b110_0 .net "M", 0 0, o0x70c79cebdff8;  0 drivers
v0x5fd292713940_0 .var "Q", 0 0;
v0x5fd2927139e0_0 .net "muxce", 0 0, L_0x5fd2929beab0;  1 drivers
v0x5fd292714690_0 .net "muxclk", 0 0, L_0x5fd2929beb90;  1 drivers
v0x5fd292714750_0 .net "muxlsr", 0 0, L_0x5fd2929beb20;  1 drivers
L_0x70c79cbbb6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29270d440_0 .net "srval", 0 0, L_0x70c79cbbb6f8;  1 drivers
S_0x5fd292712bd0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292717b90;
 .timescale -9 -12;
L_0x5fd2929beab0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292711e80 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292717b90;
 .timescale -9 -12;
S_0x5fd2927111b0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292717b90;
 .timescale -9 -12;
E_0x5fd292717020 .event posedge, v0x5fd292714690_0;
S_0x5fd292706a90 .scope module, "acc0.pp_TRELLIS_FF_Q_10" "TRELLIS_FF" 3 937, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2926961a0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2926961e0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292696220 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292696260 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2926962a0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2926962e0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292696320 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929bed10 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bed80 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292707860_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd292700de0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2927034d0_0 .net "DI", 0 0, L_0x5fd2929bedf0;  1 drivers
v0x5fd292703570_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebe268 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292702780_0 .net "M", 0 0, o0x70c79cebe268;  0 drivers
v0x5fd292702870_0 .var "Q", 0 0;
v0x5fd292701ab0_0 .net "muxce", 0 0, L_0x5fd2929beca0;  1 drivers
v0x5fd292701b70_0 .net "muxclk", 0 0, L_0x5fd2929bed80;  1 drivers
v0x5fd29270ac20_0 .net "muxlsr", 0 0, L_0x5fd2929bed10;  1 drivers
L_0x70c79cbbb740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29270ace0_0 .net "srval", 0 0, L_0x70c79cbbb740;  1 drivers
S_0x5fd292709eb0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292706a90;
 .timescale -9 -12;
L_0x5fd2929beca0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292709160 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292706a90;
 .timescale -9 -12;
S_0x5fd292708490 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292706a90;
 .timescale -9 -12;
E_0x5fd29270d5a0 .event posedge, v0x5fd292701b70_0;
S_0x5fd29270b970 .scope module, "acc0.pp_TRELLIS_FF_Q_11" "TRELLIS_FF" 3 953, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2926d38b0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2926d38f0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2926d3930 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2926d3970 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2926d39b0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2926d39f0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2926d3a30 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929bf3b0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bf420 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2927042e0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2926f8090_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926f8150_0 .net "DI", 0 0, L_0x5fd2929bf490;  1 drivers
v0x5fd2926fa780_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebe4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926fa820_0 .net "M", 0 0, o0x70c79cebe4d8;  0 drivers
v0x5fd2926f9a30_0 .var "Q", 0 0;
v0x5fd2926f9af0_0 .net "muxce", 0 0, L_0x5fd2929bf340;  1 drivers
v0x5fd2926f8d60_0 .net "muxclk", 0 0, L_0x5fd2929bf420;  1 drivers
v0x5fd2926f8e20_0 .net "muxlsr", 0 0, L_0x5fd2929bf3b0;  1 drivers
L_0x70c79cbbb788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926f16b0_0 .net "srval", 0 0, L_0x70c79cbbb788;  1 drivers
S_0x5fd292704f90 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29270b970;
 .timescale -9 -12;
L_0x5fd2929bf340 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926fdd10 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29270b970;
 .timescale -9 -12;
S_0x5fd2926f7360 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29270b970;
 .timescale -9 -12;
E_0x5fd29271a480 .event posedge, v0x5fd2926f8d60_0;
S_0x5fd2926f3da0 .scope module, "acc0.pp_TRELLIS_FF_Q_12" "TRELLIS_FF" 3 969, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292804b00 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292804b40 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292804b80 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292804bc0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292804c00 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292804c40 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292804c80 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929bf5a0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bf610 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2926f30f0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2926f4b10_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926f4bd0_0 .net "DI", 0 0, L_0x5fd2929bf680;  1 drivers
v0x5fd2926f5860_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebe748 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926f5900_0 .net "M", 0 0, o0x70c79cebe748;  0 drivers
v0x5fd2926ee610_0 .var "Q", 0 0;
v0x5fd2926ee6d0_0 .net "muxce", 0 0, L_0x5fd2929bf530;  1 drivers
v0x5fd2926e7c60_0 .net "muxclk", 0 0, L_0x5fd2929bf610;  1 drivers
v0x5fd2926e7d20_0 .net "muxlsr", 0 0, L_0x5fd2929bf5a0;  1 drivers
L_0x70c79cbbb7d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926e8990_0 .net "srval", 0 0, L_0x70c79cbbb7d0;  1 drivers
S_0x5fd2926f2380 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926f3da0;
 .timescale -9 -12;
L_0x5fd2929bf530 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926fb4f0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926f3da0;
 .timescale -9 -12;
S_0x5fd2926fc240 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926f3da0;
 .timescale -9 -12;
E_0x5fd2926f9b90 .event posedge, v0x5fd2926e7c60_0;
S_0x5fd2926eb080 .scope module, "acc0.pp_TRELLIS_FF_Q_13" "TRELLIS_FF" 3 985, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292810510 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292810550 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292810590 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2928105d0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292810610 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292810650 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292810690 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929bef90 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bf000 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2926ea3d0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2926e3950_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926e3a10_0 .net "DI", 0 0, L_0x5fd2929bf070;  1 drivers
v0x5fd2926e2c80_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebe9b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926e2d20_0 .net "M", 0 0, o0x70c79cebe9b8;  0 drivers
v0x5fd2926ebdf0_0 .var "Q", 0 0;
v0x5fd2926ebeb0_0 .net "muxce", 0 0, L_0x5fd2929bef20;  1 drivers
v0x5fd2926ecb40_0 .net "muxclk", 0 0, L_0x5fd2929bf000;  1 drivers
v0x5fd2926ecc00_0 .net "muxlsr", 0 0, L_0x5fd2929bef90;  1 drivers
L_0x70c79cbbb818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926e5410_0 .net "srval", 0 0, L_0x70c79cbbb818;  1 drivers
S_0x5fd2926e9660 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926eb080;
 .timescale -9 -12;
L_0x5fd2929bef20 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926e1fb0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926eb080;
 .timescale -9 -12;
S_0x5fd2926e46a0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926eb080;
 .timescale -9 -12;
E_0x5fd2926f31b0 .event posedge, v0x5fd2926ecb40_0;
S_0x5fd2926e6160 .scope module, "acc0.pp_TRELLIS_FF_Q_14" "TRELLIS_FF" 3 1001, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292843810 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292843850 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292843890 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2928438d0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292843910 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292843950 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292843990 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929bf180 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bf1f0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2926def20_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2926daba0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926dac60_0 .net "DI", 0 0, L_0x5fd2929bf260;  1 drivers
v0x5fd2926d9ed0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebec28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926d9f70_0 .net "M", 0 0, o0x70c79cebec28;  0 drivers
v0x5fd2926d5000_0 .var "Q", 0 0;
v0x5fd2926d50c0_0 .net "muxce", 0 0, L_0x5fd2929bf110;  1 drivers
v0x5fd2926d42b0_0 .net "muxclk", 0 0, L_0x5fd2929bf1f0;  1 drivers
v0x5fd2926d4370_0 .net "muxlsr", 0 0, L_0x5fd2929bf180;  1 drivers
L_0x70c79cbbb860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926dc660_0 .net "srval", 0 0, L_0x70c79cbbb860;  1 drivers
S_0x5fd2926d84d0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926e6160;
 .timescale -9 -12;
L_0x5fd2929bf110 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926d9200 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926e6160;
 .timescale -9 -12;
S_0x5fd2926db8f0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926e6160;
 .timescale -9 -12;
E_0x5fd2926ee770 .event posedge, v0x5fd2926d42b0_0;
S_0x5fd2926dd3b0 .scope module, "acc0.pp_TRELLIS_FF_Q_15" "TRELLIS_FF" 3 1017, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292842eb0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292842ef0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292842f30 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292842f70 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292842fb0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292842ff0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292843030 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd29299a840 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd29299a8b0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2926d5d90_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2926d0d70_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926d0e30_0 .net "DI", 0 0, L_0x5fd29299a920;  1 drivers
v0x5fd2926d00a0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebee98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926d0140_0 .net "M", 0 0, o0x70c79cebee98;  0 drivers
v0x5fd2926cb170_0 .var "Q", 0 0;
v0x5fd2926cb230_0 .net "muxce", 0 0, L_0x5fd29299a7d0;  1 drivers
v0x5fd2926cd860_0 .net "muxclk", 0 0, L_0x5fd29299a8b0;  1 drivers
v0x5fd2926cd920_0 .net "muxlsr", 0 0, L_0x5fd29299a840;  1 drivers
L_0x70c79cbbb8a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926ccb10_0 .net "srval", 0 0, L_0x70c79cbbb8a8;  1 drivers
S_0x5fd2926d6a40 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926dd3b0;
 .timescale -9 -12;
L_0x5fd29299a7d0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926cf3d0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926dd3b0;
 .timescale -9 -12;
S_0x5fd2926d1ac0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926dd3b0;
 .timescale -9 -12;
E_0x5fd2926dad00 .event posedge, v0x5fd2926cd860_0;
S_0x5fd2926cbe40 .scope module, "acc0.pp_TRELLIS_FF_Q_16" "TRELLIS_FF" 3 1033, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29288b350 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29288b390 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29288b3d0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29288b410 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29288b450 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29288b490 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29288b4d0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd29299aa30 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd29299aaa0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2926c6fb0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2926c53a0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926c5460_0 .net "DI", 0 0, L_0x5fd2929bf720;  1 drivers
v0x5fd2926c3980_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebf108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926c3a20_0 .net "M", 0 0, o0x70c79cebf108;  0 drivers
v0x5fd2926bea50_0 .var "Q", 0 0;
v0x5fd2926beb10_0 .net "muxce", 0 0, L_0x5fd29299a9c0;  1 drivers
v0x5fd2926c1140_0 .net "muxclk", 0 0, L_0x5fd29299aaa0;  1 drivers
v0x5fd2926c1200_0 .net "muxlsr", 0 0, L_0x5fd29299aa30;  1 drivers
L_0x70c79cbbb8f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926c03f0_0 .net "srval", 0 0, L_0x70c79cbbb8f0;  1 drivers
S_0x5fd2926c9600 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926cbe40;
 .timescale -9 -12;
L_0x5fd29299a9c0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926c88b0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926cbe40;
 .timescale -9 -12;
S_0x5fd2926c7be0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926cbe40;
 .timescale -9 -12;
E_0x5fd2926ecca0 .event posedge, v0x5fd2926c1140_0;
S_0x5fd2926bf720 .scope module, "acc0.pp_TRELLIS_FF_Q_17" "TRELLIS_FF" 3 1049, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292821120 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292821160 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2928211a0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2928211e0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292821220 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292821260 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2928212a0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929bf7c0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bf830 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2926ba890_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2926b6590_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926b6650_0 .net "DI", 0 0, L_0x5fd2929bf8a0;  1 drivers
v0x5fd2926b8c80_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebf378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926b8d20_0 .net "M", 0 0, o0x70c79cebf378;  0 drivers
v0x5fd2926b7f30_0 .var "Q", 0 0;
v0x5fd2926b7ff0_0 .net "muxce", 0 0, L_0x5fd29299ab10;  1 drivers
v0x5fd2926b7260_0 .net "muxclk", 0 0, L_0x5fd2929bf830;  1 drivers
v0x5fd2926b7320_0 .net "muxlsr", 0 0, L_0x5fd2929bf7c0;  1 drivers
L_0x70c79cbbb938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926b2330_0 .net "srval", 0 0, L_0x70c79cbbb938;  1 drivers
S_0x5fd2926bcee0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926bf720;
 .timescale -9 -12;
L_0x5fd29299ab10 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926bc190 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926bf720;
 .timescale -9 -12;
S_0x5fd2926bb4c0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926bf720;
 .timescale -9 -12;
E_0x5fd2926e7dc0 .event posedge, v0x5fd2926b7260_0;
S_0x5fd2926b4a20 .scope module, "acc0.pp_TRELLIS_FF_Q_18" "TRELLIS_FF" 3 1065, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2926c2200 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2926c2240 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2926c2280 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2926c22c0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2926c2300 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2926c2340 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2926c2380 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929bf9b0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929bfa20 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2926b3d70_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2926afa70_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926afb30_0 .net "DI", 0 0, L_0x5fd2929bfa90;  1 drivers
v0x5fd2926aeda0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebf5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926aee40_0 .net "M", 0 0, o0x70c79cebf5e8;  0 drivers
v0x5fd2926a9e70_0 .var "Q", 0 0;
v0x5fd2926a9f30_0 .net "muxce", 0 0, L_0x5fd2929bf940;  1 drivers
v0x5fd2926ac560_0 .net "muxclk", 0 0, L_0x5fd2929bfa20;  1 drivers
v0x5fd2926ac620_0 .net "muxlsr", 0 0, L_0x5fd2929bf9b0;  1 drivers
L_0x70c79cbbb980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926ab810_0 .net "srval", 0 0, L_0x70c79cbbb980;  1 drivers
S_0x5fd2926b3000 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926b4a20;
 .timescale -9 -12;
L_0x5fd2929bf940 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926ae0d0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926b4a20;
 .timescale -9 -12;
S_0x5fd2926b07c0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926b4a20;
 .timescale -9 -12;
E_0x5fd2926ccc70 .event posedge, v0x5fd2926ac560_0;
S_0x5fd2926aab40 .scope module, "acc0.pp_TRELLIS_FF_Q_19" "TRELLIS_FF" 3 1081, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2928dd970 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2928dd9b0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2928dd9f0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2928dda30 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2928dda70 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2928ddab0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2928ddaf0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd29299a400 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd29299a470 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2926a5cb0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2926a19b0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926a1a70_0 .net "DI", 0 0, L_0x5fd29299a4e0;  1 drivers
v0x5fd2926a40a0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebf858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926a4140_0 .net "M", 0 0, o0x70c79cebf858;  0 drivers
v0x5fd2926a3350_0 .var "Q", 0 0;
v0x5fd2926a3410_0 .net "muxce", 0 0, L_0x5fd29299a390;  1 drivers
v0x5fd2926a2680_0 .net "muxclk", 0 0, L_0x5fd29299a470;  1 drivers
v0x5fd2926a2740_0 .net "muxlsr", 0 0, L_0x5fd29299a400;  1 drivers
L_0x70c79cbbb9c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29269d750_0 .net "srval", 0 0, L_0x70c79cbbb9c8;  1 drivers
S_0x5fd2926a8300 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926aab40;
 .timescale -9 -12;
L_0x5fd29299a390 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926a75b0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926aab40;
 .timescale -9 -12;
S_0x5fd2926a68e0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926aab40;
 .timescale -9 -12;
E_0x5fd2926d0ed0 .event posedge, v0x5fd2926a2680_0;
S_0x5fd29269fe40 .scope module, "acc0.pp_TRELLIS_FF_Q_2" "TRELLIS_FF" 3 1097, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2928db880 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2928db8c0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2928db900 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2928db940 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2928db980 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2928db9c0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2928dba00 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd29299a5f0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd29299a660 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29269f190_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd29269ae90_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29269af50_0 .net "DI", 0 0, L_0x5fd29299a6d0;  1 drivers
v0x5fd29269a1c0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebfac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29269a260_0 .net "M", 0 0, o0x70c79cebfac8;  0 drivers
v0x5fd2926978f0_0 .var "Q", 0 0;
v0x5fd2926979b0_0 .net "muxce", 0 0, L_0x5fd29299a580;  1 drivers
v0x5fd292696ba0_0 .net "muxclk", 0 0, L_0x5fd29299a660;  1 drivers
v0x5fd292696c60_0 .net "muxlsr", 0 0, L_0x5fd29299a5f0;  1 drivers
L_0x70c79cbbba10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292691ce0_0 .net "srval", 0 0, L_0x70c79cbbba10;  1 drivers
S_0x5fd29269e420 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29269fe40;
 .timescale -9 -12;
L_0x5fd29299a580 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926994f0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29269fe40;
 .timescale -9 -12;
S_0x5fd29269bbe0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29269fe40;
 .timescale -9 -12;
E_0x5fd2926bebb0 .event posedge, v0x5fd292696ba0_0;
S_0x5fd2926943d0 .scope module, "acc0.pp_TRELLIS_FF_Q_20" "TRELLIS_FF" 3 1113, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2928d76a0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2928d76e0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2928d7720 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2928d7760 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2928d77a0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2928d77e0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2928d7820 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c1040 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c10b0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292693720_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd29268f420_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29268f4e0_0 .net "DI", 0 0, L_0x5fd2929c1120;  1 drivers
v0x5fd29268e750_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebfd38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29268e7f0_0 .net "M", 0 0, o0x70c79cebfd38;  0 drivers
v0x5fd292689820_0 .var "Q", 0 0;
v0x5fd2926898e0_0 .net "muxce", 0 0, L_0x5fd2929c0fd0;  1 drivers
v0x5fd29268bf10_0 .net "muxclk", 0 0, L_0x5fd2929c10b0;  1 drivers
v0x5fd29268bfd0_0 .net "muxlsr", 0 0, L_0x5fd2929c1040;  1 drivers
L_0x70c79cbbba58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29268b1c0_0 .net "srval", 0 0, L_0x70c79cbbba58;  1 drivers
S_0x5fd2926929b0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926943d0;
 .timescale -9 -12;
L_0x5fd2929c0fd0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29268da80 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926943d0;
 .timescale -9 -12;
S_0x5fd292690170 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926943d0;
 .timescale -9 -12;
E_0x5fd2926b8090 .event posedge, v0x5fd29268bf10_0;
S_0x5fd29268a4f0 .scope module, "acc0.pp_TRELLIS_FF_Q_21" "TRELLIS_FF" 3 1129, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2928ab3d0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2928ab410 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2928ab450 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2928ab490 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2928ab4d0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2928ab510 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2928ab550 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c1230 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c12a0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292685660_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd292681360_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292681420_0 .net "DI", 0 0, L_0x5fd2929c1310;  1 drivers
v0x5fd292683a50_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cebffa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292683af0_0 .net "M", 0 0, o0x70c79cebffa8;  0 drivers
v0x5fd292682d00_0 .var "Q", 0 0;
v0x5fd292682dc0_0 .net "muxce", 0 0, L_0x5fd2929c11c0;  1 drivers
v0x5fd292682030_0 .net "muxclk", 0 0, L_0x5fd2929c12a0;  1 drivers
v0x5fd2926820f0_0 .net "muxlsr", 0 0, L_0x5fd2929c1230;  1 drivers
L_0x70c79cbbbaa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29267d100_0 .net "srval", 0 0, L_0x70c79cbbbaa0;  1 drivers
S_0x5fd292687cb0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29268a4f0;
 .timescale -9 -12;
L_0x5fd2929c11c0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292686f60 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29268a4f0;
 .timescale -9 -12;
S_0x5fd292686290 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29268a4f0;
 .timescale -9 -12;
E_0x5fd2926c0550 .event posedge, v0x5fd292682030_0;
S_0x5fd29267f7f0 .scope module, "acc0.pp_TRELLIS_FF_Q_22" "TRELLIS_FF" 3 1145, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29266ff30 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29266ff70 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29266ffb0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29266fff0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292670030 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292670070 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2926700b0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c0bd0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c0c70 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29267eb40_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd29267a840_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29267a900_0 .net "DI", 0 0, L_0x5fd2929c0ce0;  1 drivers
v0x5fd292679b70_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec0218 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292679c10_0 .net "M", 0 0, o0x70c79cec0218;  0 drivers
v0x5fd292674c40_0 .var "Q", 0 0;
v0x5fd292674d00_0 .net "muxce", 0 0, L_0x5fd2929c0b60;  1 drivers
v0x5fd292677330_0 .net "muxclk", 0 0, L_0x5fd2929c0c70;  1 drivers
v0x5fd2926773f0_0 .net "muxlsr", 0 0, L_0x5fd2929c0bd0;  1 drivers
L_0x70c79cbbbae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926765e0_0 .net "srval", 0 0, L_0x70c79cbbbae8;  1 drivers
S_0x5fd29267ddd0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29267f7f0;
 .timescale -9 -12;
L_0x5fd2929c0b60 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292678ea0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29267f7f0;
 .timescale -9 -12;
S_0x5fd29267b590 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29267f7f0;
 .timescale -9 -12;
E_0x5fd2926a5d70 .event posedge, v0x5fd292677330_0;
S_0x5fd292675910 .scope module, "acc0.pp_TRELLIS_FF_Q_23" "TRELLIS_FF" 3 1161, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2926d8ef0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2926d8f30 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2926d8f70 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2926d8fb0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2926d8ff0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2926d9030 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2926d9070 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c0e50 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c0ef0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292670a80_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd29266c780_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29266c840_0 .net "DI", 0 0, L_0x5fd29292b9b0;  1 drivers
v0x5fd29266ee70_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec0488 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29266ef10_0 .net "M", 0 0, o0x70c79cec0488;  0 drivers
v0x5fd29266e120_0 .var "Q", 0 0;
v0x5fd29266e1e0_0 .net "muxce", 0 0, L_0x5fd2929c0db0;  1 drivers
v0x5fd29266d450_0 .net "muxclk", 0 0, L_0x5fd2929c0ef0;  1 drivers
v0x5fd29266d510_0 .net "muxlsr", 0 0, L_0x5fd2929c0e50;  1 drivers
L_0x70c79cbbbb30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292668520_0 .net "srval", 0 0, L_0x70c79cbbbb30;  1 drivers
S_0x5fd2926730d0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292675910;
 .timescale -9 -12;
L_0x5fd2929c0db0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292672380 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292675910;
 .timescale -9 -12;
S_0x5fd2926716b0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292675910;
 .timescale -9 -12;
E_0x5fd2926a9fd0 .event posedge, v0x5fd29266d450_0;
S_0x5fd29266ac10 .scope module, "acc0.pp_TRELLIS_FF_Q_24" "TRELLIS_FF" 3 1177, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2927aa3b0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2927aa3f0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2927aa430 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2927aa470 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2927aa4b0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2927aa4f0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2927aa530 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd29292bf10 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd29292bfb0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292669f60_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd292665c60_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292665d20_0 .net "DI", 0 0, L_0x5fd29292c020;  1 drivers
v0x5fd292664f90_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec06f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292665030_0 .net "M", 0 0, o0x70c79cec06f8;  0 drivers
v0x5fd292660060_0 .var "Q", 0 0;
v0x5fd292660120_0 .net "muxce", 0 0, L_0x5fd2929c0f60;  1 drivers
v0x5fd292662750_0 .net "muxclk", 0 0, L_0x5fd29292bfb0;  1 drivers
v0x5fd292662810_0 .net "muxlsr", 0 0, L_0x5fd29292bf10;  1 drivers
L_0x70c79cbbbb78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292661a00_0 .net "srval", 0 0, L_0x70c79cbbbb78;  1 drivers
S_0x5fd2926691f0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29266ac10;
 .timescale -9 -12;
L_0x5fd2929c0f60 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2926642c0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29266ac10;
 .timescale -9 -12;
S_0x5fd2926669b0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29266ac10;
 .timescale -9 -12;
E_0x5fd2926ba950 .event posedge, v0x5fd292662750_0;
S_0x5fd292660d30 .scope module, "acc0.pp_TRELLIS_FF_Q_25" "TRELLIS_FF" 3 1193, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292867d60 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292867da0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292867de0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292867e20 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292867e60 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292867ea0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292867ee0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c13b0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c1450 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29265bea0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2928732b0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292873370_0 .net "DI", 0 0, L_0x5fd2929c14f0;  1 drivers
v0x5fd29286b760_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec0968 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29286b800_0 .net "M", 0 0, o0x70c79cec0968;  0 drivers
v0x5fd292866d00_0 .var "Q", 0 0;
v0x5fd292866dc0_0 .net "muxce", 0 0, L_0x5fd29292c0f0;  1 drivers
v0x5fd29285d1c0_0 .net "muxclk", 0 0, L_0x5fd2929c1450;  1 drivers
v0x5fd29285d280_0 .net "muxlsr", 0 0, L_0x5fd2929c13b0;  1 drivers
L_0x70c79cbbbbc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292854360_0 .net "srval", 0 0, L_0x70c79cbbbbc0;  1 drivers
S_0x5fd2928e3c40 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292660d30;
 .timescale -9 -12;
L_0x5fd29292c0f0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29289bc60 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292660d30;
 .timescale -9 -12;
S_0x5fd2927d0f30 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292660d30;
 .timescale -9 -12;
E_0x5fd292696d00 .event posedge, v0x5fd29285d1c0_0;
S_0x5fd2928502a0 .scope module, "acc0.pp_TRELLIS_FF_Q_26" "TRELLIS_FF" 3 1209, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292863300 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292863340 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292863380 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2928633c0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292863400 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292863440 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292863480 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c1690 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c1730 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29284a3b0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2926ad620_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926ad6e0_0 .net "DI", 0 0, L_0x5fd29292ba80;  1 drivers
v0x5fd2928597c0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec0bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292859860_0 .net "M", 0 0, o0x70c79cec0bd8;  0 drivers
v0x5fd292859950_0 .var "Q", 0 0;
v0x5fd292850940_0 .net "muxce", 0 0, L_0x5fd2929c15c0;  1 drivers
v0x5fd292850a00_0 .net "muxclk", 0 0, L_0x5fd2929c1730;  1 drivers
v0x5fd292850ac0_0 .net "muxlsr", 0 0, L_0x5fd2929c1690;  1 drivers
L_0x70c79cbbbc08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29284c8a0_0 .net "srval", 0 0, L_0x70c79cbbbc08;  1 drivers
S_0x5fd2928203f0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2928502a0;
 .timescale -9 -12;
L_0x5fd2929c15c0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292813170 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2928502a0;
 .timescale -9 -12;
S_0x5fd29276c7b0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2928502a0;
 .timescale -9 -12;
E_0x5fd29269f250 .event posedge, v0x5fd292850a00_0;
S_0x5fd292846910 .scope module, "acc0.pp_TRELLIS_FF_Q_27" "TRELLIS_FF" 3 1225, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2928f8bc0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2928f8c00 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2928f8c40 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2928f8c80 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2928f8cc0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2928f8d00 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2928f8d40 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd29292bbf0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd29292bc90 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29284ca20_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd292883f20_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292883fe0_0 .net "DI", 0 0, L_0x5fd29292bd30;  1 drivers
v0x5fd292884080_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec0e48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29287eb30_0 .net "M", 0 0, o0x70c79cec0e48;  0 drivers
v0x5fd29287ec40_0 .var "Q", 0 0;
v0x5fd29287ed00_0 .net "muxce", 0 0, L_0x5fd29292bb50;  1 drivers
v0x5fd29287dde0_0 .net "muxclk", 0 0, L_0x5fd29292bc90;  1 drivers
v0x5fd29287dea0_0 .net "muxlsr", 0 0, L_0x5fd29292bbf0;  1 drivers
L_0x70c79cbbbc50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29287df60_0 .net "srval", 0 0, L_0x70c79cbbbc50;  1 drivers
S_0x5fd2928f4ca0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292846910;
 .timescale -9 -12;
L_0x5fd29292bb50 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2928f1260 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292846910;
 .timescale -9 -12;
S_0x5fd2928f0510 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292846910;
 .timescale -9 -12;
E_0x5fd2926814c0 .event posedge, v0x5fd29287dde0_0;
S_0x5fd29287a800 .scope module, "acc0.pp_TRELLIS_FF_Q_28" "TRELLIS_FF" 3 1241, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292872b60 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292872ba0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292872be0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292872c20 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292872c60 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292872ca0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292872ce0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c17a0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c2cf0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29286dd50_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd29286de10_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29286ded0_0 .net "DI", 0 0, L_0x5fd2929c2d60;  1 drivers
v0x5fd29286d080_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec10b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29286d120_0 .net "M", 0 0, o0x70c79cec10b8;  0 drivers
v0x5fd29286d1c0_0 .var "Q", 0 0;
v0x5fd2928682f0_0 .net "muxce", 0 0, L_0x5fd29292be00;  1 drivers
v0x5fd2928683b0_0 .net "muxclk", 0 0, L_0x5fd2929c2cf0;  1 drivers
v0x5fd292868470_0 .net "muxlsr", 0 0, L_0x5fd2929c17a0;  1 drivers
L_0x70c79cbbbc98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29286a9e0_0 .net "srval", 0 0, L_0x70c79cbbbc98;  1 drivers
S_0x5fd292871e10 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29287a800;
 .timescale -9 -12;
L_0x5fd29292be00 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29286c3b0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29287a800;
 .timescale -9 -12;
S_0x5fd29286eaa0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29287a800;
 .timescale -9 -12;
E_0x5fd29268c070 .event posedge, v0x5fd2928683b0_0;
S_0x5fd292869c90 .scope module, "acc0.pp_TRELLIS_FF_Q_29" "TRELLIS_FF" 3 1257, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292868fc0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292869000 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292869040 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292869080 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2928690c0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292869100 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292869140 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c2e70 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c2ee0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29286ab60_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd292864560_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292864620_0 .net "DI", 0 0, L_0x5fd2929c2f50;  1 drivers
v0x5fd2928646c0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec1328 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292859d50_0 .net "M", 0 0, o0x70c79cec1328;  0 drivers
v0x5fd292859e40_0 .var "Q", 0 0;
v0x5fd292859f00_0 .net "muxce", 0 0, L_0x5fd2929c2e00;  1 drivers
v0x5fd29285c440_0 .net "muxclk", 0 0, L_0x5fd2929c2ee0;  1 drivers
v0x5fd29285c500_0 .net "muxlsr", 0 0, L_0x5fd2929c2e70;  1 drivers
L_0x70c79cbbbce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29285c5c0_0 .net "srval", 0 0, L_0x70c79cbbbce0;  1 drivers
S_0x5fd292863890 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292869c90;
 .timescale -9 -12;
L_0x5fd2929c2e00 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292865f80 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292869c90;
 .timescale -9 -12;
S_0x5fd292865230 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292869c90;
 .timescale -9 -12;
E_0x5fd29269aff0 .event posedge, v0x5fd29285c440_0;
S_0x5fd29285b6f0 .scope module, "acc0.pp_TRELLIS_FF_Q_3" "TRELLIS_FF" 3 1273, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29285aa20 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29285aa60 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29285aaa0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29285aae0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29285ab20 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29285ab60 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29285aba0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c2910 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c29b0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292851bc0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd292851c80_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292851d40_0 .net "DI", 0 0, L_0x5fd2929c2a50;  1 drivers
v0x5fd29284ce30_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec1598 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29284ced0_0 .net "M", 0 0, o0x70c79cec1598;  0 drivers
v0x5fd29284cf70_0 .var "Q", 0 0;
v0x5fd29284f520_0 .net "muxce", 0 0, L_0x5fd2929c2840;  1 drivers
v0x5fd29284f5e0_0 .net "muxclk", 0 0, L_0x5fd2929c29b0;  1 drivers
v0x5fd29284f6a0_0 .net "muxlsr", 0 0, L_0x5fd2929c2910;  1 drivers
L_0x70c79cbbbd28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29284e7d0_0 .net "srval", 0 0, L_0x70c79cbbbd28;  1 drivers
S_0x5fd292850ef0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29285b6f0;
 .timescale -9 -12;
L_0x5fd2929c2840 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2928535e0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29285b6f0;
 .timescale -9 -12;
S_0x5fd292852890 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29285b6f0;
 .timescale -9 -12;
E_0x5fd29266d5b0 .event posedge, v0x5fd29284f5e0_0;
S_0x5fd29284db00 .scope module, "acc0.pp_TRELLIS_FF_Q_30" "TRELLIS_FF" 3 1289, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292846ea0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292846ee0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292846f20 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292846f60 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292846fa0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292846fe0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292847020 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c2bf0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c34b0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29284e950_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd292832d10_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292832dd0_0 .net "DI", 0 0, L_0x5fd2929c3520;  1 drivers
v0x5fd292832e70_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec1808 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29282a310_0 .net "M", 0 0, o0x70c79cec1808;  0 drivers
v0x5fd29282a400_0 .var "Q", 0 0;
v0x5fd29282a4c0_0 .net "muxce", 0 0, L_0x5fd2929c2b20;  1 drivers
v0x5fd292824240_0 .net "muxclk", 0 0, L_0x5fd2929c34b0;  1 drivers
v0x5fd292824300_0 .net "muxlsr", 0 0, L_0x5fd2929c2bf0;  1 drivers
L_0x70c79cbbbd70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2928243c0_0 .net "srval", 0 0, L_0x70c79cbbbd70;  1 drivers
S_0x5fd292849590 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29284db00;
 .timescale -9 -12;
L_0x5fd2929c2b20 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292848840 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29284db00;
 .timescale -9 -12;
S_0x5fd292847b70 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29284db00;
 .timescale -9 -12;
E_0x5fd29286c010 .event posedge, v0x5fd292824240_0;
S_0x5fd2928234f0 .scope module, "acc0.pp_TRELLIS_FF_Q_31" "TRELLIS_FF" 3 1305, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29281fca0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29281fce0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29281fd20 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29281fd60 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29281fda0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29281fde0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29281fe20 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c30c0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c3160 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292811cd0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd292811d90_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292811e50_0 .net "DI", 0 0, L_0x5fd2929c3200;  1 drivers
v0x5fd292811000_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec1a78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2928110a0_0 .net "M", 0 0, o0x70c79cec1a78;  0 drivers
v0x5fd292811140_0 .var "Q", 0 0;
v0x5fd292806340_0 .net "muxce", 0 0, L_0x5fd2929c2ff0;  1 drivers
v0x5fd292806400_0 .net "muxclk", 0 0, L_0x5fd2929c3160;  1 drivers
v0x5fd2928064c0_0 .net "muxlsr", 0 0, L_0x5fd2929c30c0;  1 drivers
L_0x70c79cbbbdb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927c0ed0_0 .net "srval", 0 0, L_0x70c79cbbbdb8;  1 drivers
S_0x5fd29281ef50 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2928234f0;
 .timescale -9 -12;
L_0x5fd2929c2ff0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29281b630 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2928234f0;
 .timescale -9 -12;
S_0x5fd292812a20 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2928234f0;
 .timescale -9 -12;
E_0x5fd292823720 .event posedge, v0x5fd292806400_0;
S_0x5fd2927c1ba0 .scope module, "acc0.pp_TRELLIS_FF_Q_4" "TRELLIS_FF" 3 1321, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2927ba4f0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2927ba530 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2927ba570 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2927ba5b0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2927ba5f0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2927ba630 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2927ba670 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c33a0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c3440 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2927c1d30_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2927aadf0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2927aaeb0_0 .net "DI", 0 0, L_0x5fd2929c3a90;  1 drivers
v0x5fd2927aaf50_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec1ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2927abac0_0 .net "M", 0 0, o0x70c79cec1ce8;  0 drivers
v0x5fd2927abb80_0 .var "Q", 0 0;
v0x5fd2927abc40_0 .net "muxce", 0 0, L_0x5fd2929c32d0;  1 drivers
v0x5fd2927a20d0_0 .net "muxclk", 0 0, L_0x5fd2929c3440;  1 drivers
v0x5fd2927a2190_0 .net "muxlsr", 0 0, L_0x5fd2929c33a0;  1 drivers
L_0x70c79cbbbe00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927a2250_0 .net "srval", 0 0, L_0x70c79cbbbe00;  1 drivers
S_0x5fd2927bb1c0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2927c1ba0;
 .timescale -9 -12;
L_0x5fd2929c32d0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2927b17d0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2927c1ba0;
 .timescale -9 -12;
S_0x5fd2927b24a0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2927c1ba0;
 .timescale -9 -12;
E_0x5fd2927b2680 .event posedge, v0x5fd2927a20d0_0;
S_0x5fd2927a2da0 .scope module, "acc0.pp_TRELLIS_FF_Q_5" "TRELLIS_FF" 3 1337, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29279b6f0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29279b730 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29279b770 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29279b7b0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29279b7f0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29279b830 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29279b870 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c3690 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c3730 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29278bff0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd29278c0b0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29278c170_0 .net "DI", 0 0, L_0x5fd2929c37d0;  1 drivers
v0x5fd29278ccc0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec1f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29278cd60_0 .net "M", 0 0, o0x70c79cec1f58;  0 drivers
v0x5fd29278ce00_0 .var "Q", 0 0;
v0x5fd2927832d0_0 .net "muxce", 0 0, L_0x5fd2929c35c0;  1 drivers
v0x5fd292783390_0 .net "muxclk", 0 0, L_0x5fd2929c3730;  1 drivers
v0x5fd292783450_0 .net "muxlsr", 0 0, L_0x5fd2929c3690;  1 drivers
L_0x70c79cbbbe48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292783fa0_0 .net "srval", 0 0, L_0x70c79cbbbe48;  1 drivers
S_0x5fd29279c3c0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2927a2da0;
 .timescale -9 -12;
L_0x5fd2929c35c0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2927929d0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2927a2da0;
 .timescale -9 -12;
S_0x5fd2927936a0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2927a2da0;
 .timescale -9 -12;
E_0x5fd2927a2fd0 .event posedge, v0x5fd292783390_0;
S_0x5fd29277d5c0 .scope module, "acc0.pp_TRELLIS_FF_Q_6" "TRELLIS_FF" 3 1353, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2927c0bc0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2927c0c00 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2927c0c40 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2927c0c80 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2927c0cc0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2927c0d00 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2927c0d40 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c3970 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c3a10 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2927aad00_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2927ba3e0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2927b16c0_0 .net "DI", 0 0, L_0x5fd2929c4010;  1 drivers
v0x5fd29277d750_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec21c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2927a1dc0_0 .net "M", 0 0, o0x70c79cec21c8;  0 drivers
v0x5fd2927a1eb0_0 .var "Q", 0 0;
v0x5fd2927a1f70_0 .net "muxce", 0 0, L_0x5fd2929c38a0;  1 drivers
v0x5fd29279b3e0_0 .net "muxclk", 0 0, L_0x5fd2929c3a10;  1 drivers
v0x5fd29279b4a0_0 .net "muxlsr", 0 0, L_0x5fd2929c3970;  1 drivers
L_0x70c79cbbbe90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29279b560_0 .net "srval", 0 0, L_0x70c79cbbbe90;  1 drivers
S_0x5fd2927ba1e0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29277d5c0;
 .timescale -9 -12;
L_0x5fd2929c38a0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2927b14c0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29277d5c0;
 .timescale -9 -12;
S_0x5fd2927aaae0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29277d5c0;
 .timescale -9 -12;
E_0x5fd2927aacc0 .event posedge, v0x5fd29279b3e0_0;
S_0x5fd2927926c0 .scope module, "acc0.pp_TRELLIS_FF_Q_7" "TRELLIS_FF" 3 1369, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29278bce0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29278bd20 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29278bd60 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29278bda0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29278bde0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29278be20 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29278be60 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c3c00 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c3ca0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292773b10_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2927831c0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29277c7e0_0 .net "DI", 0 0, L_0x5fd2929c3d40;  1 drivers
v0x5fd29276cf10_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec2438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29276cfb0_0 .net "M", 0 0, o0x70c79cec2438;  0 drivers
v0x5fd29276d0a0_0 .var "Q", 0 0;
v0x5fd2927641c0_0 .net "muxce", 0 0, L_0x5fd2929c3b30;  1 drivers
v0x5fd292764280_0 .net "muxclk", 0 0, L_0x5fd2929c3ca0;  1 drivers
v0x5fd292764340_0 .net "muxlsr", 0 0, L_0x5fd2929c3c00;  1 drivers
L_0x70c79cbbbed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29275d7e0_0 .net "srval", 0 0, L_0x70c79cbbbed8;  1 drivers
S_0x5fd292782fc0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2927926c0;
 .timescale -9 -12;
L_0x5fd2929c3b30 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29277c5e0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2927926c0;
 .timescale -9 -12;
S_0x5fd2927738f0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2927926c0;
 .timescale -9 -12;
E_0x5fd292773ad0 .event posedge, v0x5fd292764280_0;
S_0x5fd292754ac0 .scope module, "acc0.pp_TRELLIS_FF_Q_8" "TRELLIS_FF" 3 1385, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29274e0e0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29274e120 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29274e160 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29274e1a0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29274e1e0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29274e220 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29274e260 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c3eb0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c3f50 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292735bd0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd292745280_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29273e8a0_0 .net "DI", 0 0, L_0x5fd2929c4db0;  1 drivers
v0x5fd292754c50_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec26a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29272efd0_0 .net "M", 0 0, o0x70c79cec26a8;  0 drivers
v0x5fd29272f0c0_0 .var "Q", 0 0;
v0x5fd29272f180_0 .net "muxce", 0 0, L_0x5fd2929c3e10;  1 drivers
v0x5fd2927262b0_0 .net "muxclk", 0 0, L_0x5fd2929c3f50;  1 drivers
v0x5fd292726370_0 .net "muxlsr", 0 0, L_0x5fd2929c3eb0;  1 drivers
L_0x70c79cbbbf20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292726430_0 .net "srval", 0 0, L_0x70c79cbbbf20;  1 drivers
S_0x5fd292745080 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292754ac0;
 .timescale -9 -12;
L_0x5fd2929c3e10 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29273e6a0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292754ac0;
 .timescale -9 -12;
S_0x5fd2927359b0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292754ac0;
 .timescale -9 -12;
E_0x5fd292735b90 .event posedge, v0x5fd2927262b0_0;
S_0x5fd29271f8d0 .scope module, "acc0.pp_TRELLIS_FF_Q_9" "TRELLIS_FF" 3 1401, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292716bb0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292716bf0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292716c30 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292716c70 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292716cb0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292716cf0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292716d30 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c4180 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c4220 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292700cf0_0 .net "CE", 0 0, v0x5fd2927a98e0_0;  alias, 1 drivers
v0x5fd2927103d0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2927076b0_0 .net "DI", 0 0, L_0x5fd2929c42c0;  1 drivers
v0x5fd2926f7d80_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cec2918 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926f7e20_0 .net "M", 0 0, o0x70c79cec2918;  0 drivers
v0x5fd2926f7f10_0 .var "Q", 0 0;
v0x5fd2926f13a0_0 .net "muxce", 0 0, L_0x5fd2929c40b0;  1 drivers
v0x5fd2926f1460_0 .net "muxclk", 0 0, L_0x5fd2929c4220;  1 drivers
v0x5fd2926f1520_0 .net "muxlsr", 0 0, L_0x5fd2929c4180;  1 drivers
L_0x70c79cbbbf68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2926e8680_0 .net "srval", 0 0, L_0x70c79cbbbf68;  1 drivers
S_0x5fd2927101d0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29271f8d0;
 .timescale -9 -12;
L_0x5fd2929c40b0 .functor BUFZ 1, v0x5fd2927a98e0_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2927074b0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29271f8d0;
 .timescale -9 -12;
S_0x5fd292700ad0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29271f8d0;
 .timescale -9 -12;
E_0x5fd292700cb0 .event posedge, v0x5fd2926f1460_0;
S_0x5fd2926e1ca0 .scope module, "control0.add_TRELLIS_FF_Q" "TRELLIS_FF" 3 1416, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2927c85a0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2927c85e0 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd2927c8620 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2927c8660 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2927c86a0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2927c86e0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2927c8720 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbbff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c4f20 .functor BUFZ 1, L_0x70c79cbbbff8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c4ff0 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2927b82f0_0 .net "CE", 0 0, L_0x5fd2929f37b0;  alias, 1 drivers
v0x5fd2927c79a0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2927b90d0_0 .net "DI", 0 0, L_0x5fd2929f11f0;  alias, 1 drivers
v0x5fd2926e1e30_0 .net "LSR", 0 0, L_0x70c79cbbbff8;  1 drivers
o0x70c79cec2be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2927a97d0_0 .net "M", 0 0, o0x70c79cec2be8;  0 drivers
v0x5fd2927a98e0_0 .var "Q", 0 0;
v0x5fd2927a9980_0 .net "muxce", 0 0, L_0x5fd2929c4e50;  1 drivers
v0x5fd2927a89d0_0 .net "muxclk", 0 0, L_0x5fd2929c4ff0;  1 drivers
v0x5fd2927a8a90_0 .net "muxlsr", 0 0, L_0x5fd2929c4f20;  1 drivers
L_0x70c79cbbbfb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927a8b50_0 .net "srval", 0 0, L_0x70c79cbbbfb0;  1 drivers
S_0x5fd2927c77a0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926e1ca0;
 .timescale -9 -12;
L_0x5fd2929c4e50 .functor BUFZ 1, L_0x5fd2929f37b0, C4<0>, C4<0>, C4<0>;
S_0x5fd2927b8ed0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926e1ca0;
 .timescale -9 -12;
S_0x5fd2927b80d0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926e1ca0;
 .timescale -9 -12;
E_0x5fd2927b82b0 .event posedge, v0x5fd2927a89d0_0;
S_0x5fd29279a0d0 .scope module, "control0.add_TRELLIS_FF_Q_DI_LUT4_Z" "LUT4" 3 1427, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29279a260 .param/l "INIT" 0 4 5, C4<1111110011000000>;
L_0x5fd2929f11f0 .functor BUFT 1, L_0x5fd2929c61f0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbc0d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2927992d0_0 .net "A", 0 0, L_0x70c79cbbc0d0;  1 drivers
v0x5fd292799390_0 .net "B", 0 0, L_0x5fd2929c6290;  1 drivers
v0x5fd292799450_0 .net "C", 0 0, L_0x5fd2929c6380;  1 drivers
v0x5fd2927994f0_0 .net "D", 0 0, L_0x5fd2929c5650;  1 drivers
v0x5fd29278a9d0_0 .net "Z", 0 0, L_0x5fd2929f11f0;  alias, 1 drivers
L_0x70c79cbbc040 .functor BUFT 1, C4<11111100>, C4<0>, C4<0>, C4<0>;
v0x5fd29278aa70_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbc040;  1 drivers
v0x5fd29278ab10_0 .net *"_ivl_13", 1 0, L_0x5fd2929c5da0;  1 drivers
v0x5fd29278abf0_0 .net *"_ivl_15", 1 0, L_0x5fd2929c5e90;  1 drivers
v0x5fd292789bd0_0 .net *"_ivl_19", 0 0, L_0x5fd2929c60b0;  1 drivers
L_0x70c79cbbc088 .functor BUFT 1, C4<11000000>, C4<0>, C4<0>, C4<0>;
v0x5fd292789cb0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbc088;  1 drivers
v0x5fd292789d90_0 .net *"_ivl_21", 0 0, L_0x5fd2929c61f0;  1 drivers
v0x5fd29277b2d0_0 .net *"_ivl_7", 3 0, L_0x5fd2929c5260;  1 drivers
v0x5fd29277b3b0_0 .net *"_ivl_9", 3 0, L_0x5fd2929c5b60;  1 drivers
v0x5fd29277b490_0 .net "s1", 1 0, L_0x5fd2929c5f70;  1 drivers
v0x5fd29277a4d0_0 .net "s2", 3 0, L_0x5fd2929c5c00;  1 drivers
v0x5fd29277a5b0_0 .net "s3", 7 0, L_0x5fd2929c50c0;  1 drivers
L_0x5fd2929c50c0 .functor MUXZ 8, L_0x70c79cbbc088, L_0x70c79cbbc040, L_0x5fd2929c5650, C4<>;
L_0x5fd2929c5260 .part L_0x5fd2929c50c0, 4, 4;
L_0x5fd2929c5b60 .part L_0x5fd2929c50c0, 0, 4;
L_0x5fd2929c5c00 .functor MUXZ 4, L_0x5fd2929c5b60, L_0x5fd2929c5260, L_0x5fd2929c6380, C4<>;
L_0x5fd2929c5da0 .part L_0x5fd2929c5c00, 2, 2;
L_0x5fd2929c5e90 .part L_0x5fd2929c5c00, 0, 2;
L_0x5fd2929c5f70 .functor MUXZ 2, L_0x5fd2929c5e90, L_0x5fd2929c5da0, L_0x5fd2929c6290, C4<>;
L_0x5fd2929c60b0 .part L_0x5fd2929c5f70, 1, 1;
L_0x5fd2929c61f0 .part L_0x5fd2929c5f70, 0, 1;
S_0x5fd29276bbd0 .scope module, "control0.count_TRELLIS_FF_Q" "TRELLIS_FF" 3 1443, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29276add0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29276ae10 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd29276ae50 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29276ae90 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29276aed0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29276af10 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29276af50 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c57b0 .functor BUFZ 1, L_0x5fd2929f18e0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c5850 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29274cfc0_0 .net "CE", 0 0, L_0x5fd2929c58f0;  1 drivers
v0x5fd29276be00_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29275b8d0_0 .net "DI", 0 0, L_0x5fd2929c59e0;  1 drivers
v0x5fd29275c6b0_0 .net "LSR", 0 0, L_0x5fd2929f18e0;  alias, 1 drivers
o0x70c79cec3248 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29274bfa0_0 .net "M", 0 0, o0x70c79cec3248;  0 drivers
v0x5fd29274c0b0_0 .var "Q", 0 0;
v0x5fd29274c170_0 .net "muxce", 0 0, L_0x5fd2929c5740;  1 drivers
v0x5fd29273d390_0 .net "muxclk", 0 0, L_0x5fd2929c5850;  1 drivers
v0x5fd29273d450_0 .net "muxlsr", 0 0, L_0x5fd2929c57b0;  1 drivers
L_0x70c79cbbc118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29273d510_0 .net "srval", 0 0, L_0x70c79cbbc118;  1 drivers
S_0x5fd29275c4d0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29276bbd0;
 .timescale -9 -12;
L_0x5fd2929c5740 .functor BUFZ 1, L_0x5fd2929c58f0, C4<0>, C4<0>, C4<0>;
S_0x5fd29275b6d0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29276bbd0;
 .timescale -9 -12;
S_0x5fd29274cda0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29276bbd0;
 .timescale -9 -12;
E_0x5fd29274cf80 .event posedge, v0x5fd29273d390_0;
S_0x5fd29273c590 .scope module, "control0.count_TRELLIS_FF_Q_1" "TRELLIS_FF" 3 1459, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29272dcc0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29272dd00 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd29272dd40 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29272dd80 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29272ddc0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29272de00 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29272de40 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c69f0 .functor BUFZ 1, L_0x5fd2929f18e0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c6a90 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29271d9a0_0 .net "CE", 0 0, L_0x5fd2929c6b30;  1 drivers
v0x5fd29273c7c0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29272d0c0_0 .net "DI", 0 0, L_0x5fd2929c64c0;  1 drivers
v0x5fd29271e7c0_0 .net "LSR", 0 0, L_0x5fd2929f18e0;  alias, 1 drivers
o0x70c79cec34e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29270eec0_0 .net "M", 0 0, o0x70c79cec34e8;  0 drivers
v0x5fd29270efb0_0 .var "Q", 0 0;
v0x5fd29270f070_0 .net "muxce", 0 0, L_0x5fd2929c5ae0;  1 drivers
v0x5fd29270e0c0_0 .net "muxclk", 0 0, L_0x5fd2929c6a90;  1 drivers
v0x5fd29270e180_0 .net "muxlsr", 0 0, L_0x5fd2929c69f0;  1 drivers
L_0x70c79cbbc160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29270e240_0 .net "srval", 0 0, L_0x70c79cbbc160;  1 drivers
S_0x5fd29272cec0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29273c590;
 .timescale -9 -12;
L_0x5fd2929c5ae0 .functor BUFZ 1, L_0x5fd2929c6b30, C4<0>, C4<0>, C4<0>;
S_0x5fd29271e5c0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29273c590;
 .timescale -9 -12;
S_0x5fd29271d7c0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29273c590;
 .timescale -9 -12;
E_0x5fd2926f59c0 .event posedge, v0x5fd29270e0c0_0;
S_0x5fd2926ff790 .scope module, "control0.count_TRELLIS_FF_Q_2" "TRELLIS_FF" 3 1475, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2926fe990 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2926fe9d0 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd2926fea10 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2926fea50 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2926fea90 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2926fead0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2926feb10 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929c6650 .functor BUFZ 1, L_0x5fd2929f18e0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929c66f0 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2926e0b10_0 .net "CE", 0 0, L_0x5fd2929c6790;  1 drivers
v0x5fd2926ff9c0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2926f0290_0 .net "DI", 0 0, L_0x5fd2929c6880;  1 drivers
v0x5fd2926ef490_0 .net "LSR", 0 0, L_0x5fd2929f18e0;  alias, 1 drivers
o0x70c79cec3788 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2926dfb30_0 .net "M", 0 0, o0x70c79cec3788;  0 drivers
v0x5fd2926dfc40_0 .var "Q", 0 0;
v0x5fd2926dfd00_0 .net "muxce", 0 0, L_0x5fd2929c65b0;  1 drivers
v0x5fd292434c40_0 .net "muxclk", 0 0, L_0x5fd2929c66f0;  1 drivers
v0x5fd292434d00_0 .net "muxlsr", 0 0, L_0x5fd2929c6650;  1 drivers
L_0x70c79cbbc1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292434dc0_0 .net "srval", 0 0, L_0x70c79cbbc1a8;  1 drivers
S_0x5fd2926f0090 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2926ff790;
 .timescale -9 -12;
L_0x5fd2929c65b0 .functor BUFZ 1, L_0x5fd2929c6790, C4<0>, C4<0>, C4<0>;
S_0x5fd2926ef290 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2926ff790;
 .timescale -9 -12;
S_0x5fd2926e0930 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2926ff790;
 .timescale -9 -12;
E_0x5fd29271e880 .event posedge, v0x5fd292434c40_0;
S_0x5fd292410ea0 .scope module, "control0.count_TRELLIS_FF_Q_3" "TRELLIS_FF" 3 1491, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292411030 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292411070 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd2924110b0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2924110f0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292411130 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292411170 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2924111b0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd292949400 .functor BUFZ 1, L_0x5fd2929f18e0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929494a0 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292429af0_0 .net "CE", 0 0, L_0x5fd292949540;  1 drivers
v0x5fd2923f87f0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2923f88b0_0 .net "DI", 0 0, L_0x5fd2929c6c70;  1 drivers
v0x5fd2923f8950_0 .net "LSR", 0 0, L_0x5fd2929f18e0;  alias, 1 drivers
o0x70c79cec3a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292434fe0_0 .net "M", 0 0, o0x70c79cec3a28;  0 drivers
v0x5fd292419e70_0 .var "Q", 0 0;
v0x5fd292419f30_0 .net "muxce", 0 0, L_0x5fd2929c6920;  1 drivers
v0x5fd292419ff0_0 .net "muxclk", 0 0, L_0x5fd2929494a0;  1 drivers
v0x5fd29241a0b0_0 .net "muxlsr", 0 0, L_0x5fd292949400;  1 drivers
L_0x70c79cbbc1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29241a170_0 .net "srval", 0 0, L_0x70c79cbbc1f0;  1 drivers
S_0x5fd292429710 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292410ea0;
 .timescale -9 -12;
L_0x5fd2929c6920 .functor BUFZ 1, L_0x5fd292949540, C4<0>, C4<0>, C4<0>;
S_0x5fd2924298f0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292410ea0;
 .timescale -9 -12;
S_0x5fd2923f85d0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292410ea0;
 .timescale -9 -12;
E_0x5fd2924112e0 .event posedge, v0x5fd292419ff0_0;
S_0x5fd2923ee9d0 .scope module, "control0.count_TRELLIS_FF_Q_3_DI_LUT4_Z" "LUT4" 3 1502, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2923eebb0 .param/l "INIT" 0 4 5, C4<0000000011111111>;
L_0x5fd2929f12b0 .functor BUFT 4, L_0x5fd292948eb0, C4<0000>, C4<0000>, C4<0000>;
L_0x5fd2929f1370 .functor BUFT 2, L_0x5fd292949050, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f1430 .functor BUFT 1, L_0x5fd292949280, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbc2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2923eece0_0 .net "A", 0 0, L_0x70c79cbbc2c8;  1 drivers
L_0x70c79cbbc310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2923eeda0_0 .net "B", 0 0, L_0x70c79cbbc310;  1 drivers
L_0x70c79cbbc358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29240a050_0 .net "C", 0 0, L_0x70c79cbbc358;  1 drivers
v0x5fd29240a0f0_0 .net "D", 0 0, L_0x5fd2929c8730;  1 drivers
v0x5fd29240a1b0_0 .net "Z", 0 0, L_0x5fd2929f1430;  1 drivers
L_0x70c79cbbc238 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd29240a270_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbc238;  1 drivers
v0x5fd29240a350_0 .net *"_ivl_13", 1 0, L_0x5fd292948f50;  1 drivers
v0x5fd29240a430_0 .net *"_ivl_15", 1 0, L_0x5fd292949050;  1 drivers
v0x5fd29242a2b0_0 .net *"_ivl_19", 0 0, L_0x5fd292949170;  1 drivers
L_0x70c79cbbc280 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5fd29242a370_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbc280;  1 drivers
v0x5fd29242a450_0 .net *"_ivl_21", 0 0, L_0x5fd292949280;  1 drivers
v0x5fd29242a530_0 .net *"_ivl_7", 3 0, L_0x5fd2929c70b0;  1 drivers
v0x5fd29242a610_0 .net *"_ivl_9", 3 0, L_0x5fd292948eb0;  1 drivers
v0x5fd29240b790_0 .net "s1", 1 0, L_0x5fd2929f1370;  1 drivers
v0x5fd29240b870_0 .net "s2", 3 0, L_0x5fd2929f12b0;  1 drivers
v0x5fd29240b950_0 .net "s3", 7 0, L_0x5fd2929c6f60;  1 drivers
L_0x5fd2929c6f60 .functor MUXZ 8, L_0x70c79cbbc280, L_0x70c79cbbc238, L_0x5fd2929c8730, C4<>;
L_0x5fd2929c70b0 .part L_0x5fd2929c6f60, 4, 4;
L_0x5fd292948eb0 .part L_0x5fd2929c6f60, 0, 4;
L_0x5fd292948f50 .part L_0x5fd2929f12b0, 2, 2;
L_0x5fd292949050 .part L_0x5fd2929f12b0, 0, 2;
L_0x5fd292949170 .part L_0x5fd2929f1370, 1, 1;
L_0x5fd292949280 .part L_0x5fd2929f1370, 0, 1;
S_0x5fd29241bce0 .scope module, "control0.count_TRELLIS_FF_Q_DI_LUT4_Z" "LUT4" 3 1513, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29241be70 .param/l "INIT" 0 4 5, C4<0110101010101010>;
v0x5fd29241bfa0_0 .net "A", 0 0, L_0x5fd2929c9300;  1 drivers
v0x5fd29241c060_0 .net "B", 0 0, L_0x5fd2929c81c0;  1 drivers
v0x5fd29240bad0_0 .net "C", 0 0, L_0x5fd2929c82b0;  1 drivers
v0x5fd2924252c0_0 .net "D", 0 0, L_0x5fd2929c8350;  1 drivers
v0x5fd292425380_0 .net "Z", 0 0, L_0x5fd2929c9180;  1 drivers
L_0x70c79cbbc3a0 .functor BUFT 1, C4<01101010>, C4<0>, C4<0>, C4<0>;
v0x5fd292425440_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbc3a0;  1 drivers
v0x5fd292425520_0 .net *"_ivl_13", 1 0, L_0x5fd2929c8c90;  1 drivers
v0x5fd292425600_0 .net *"_ivl_15", 1 0, L_0x5fd2929c8d80;  1 drivers
v0x5fd292403a60_0 .net *"_ivl_19", 0 0, L_0x5fd2929c8fa0;  1 drivers
L_0x70c79cbbc3e8 .functor BUFT 1, C4<10101010>, C4<0>, C4<0>, C4<0>;
v0x5fd292403b40_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbc3e8;  1 drivers
v0x5fd292403c20_0 .net *"_ivl_21", 0 0, L_0x5fd2929c90e0;  1 drivers
v0x5fd292403d00_0 .net *"_ivl_7", 3 0, L_0x5fd2929c8960;  1 drivers
v0x5fd292403de0_0 .net *"_ivl_9", 3 0, L_0x5fd2929c8a50;  1 drivers
v0x5fd2923646d0_0 .net "s1", 1 0, L_0x5fd2929c8e60;  1 drivers
v0x5fd292364790_0 .net "s2", 3 0, L_0x5fd2929c8af0;  1 drivers
v0x5fd292364870_0 .net "s3", 7 0, L_0x5fd2929c8820;  1 drivers
L_0x5fd2929c8820 .functor MUXZ 8, L_0x70c79cbbc3e8, L_0x70c79cbbc3a0, L_0x5fd2929c8350, C4<>;
L_0x5fd2929c8960 .part L_0x5fd2929c8820, 4, 4;
L_0x5fd2929c8a50 .part L_0x5fd2929c8820, 0, 4;
L_0x5fd2929c8af0 .functor MUXZ 4, L_0x5fd2929c8a50, L_0x5fd2929c8960, L_0x5fd2929c82b0, C4<>;
L_0x5fd2929c8c90 .part L_0x5fd2929c8af0, 2, 2;
L_0x5fd2929c8d80 .part L_0x5fd2929c8af0, 0, 2;
L_0x5fd2929c8e60 .functor MUXZ 2, L_0x5fd2929c8d80, L_0x5fd2929c8c90, L_0x5fd2929c81c0, C4<>;
L_0x5fd2929c8fa0 .part L_0x5fd2929c8e60, 1, 1;
L_0x5fd2929c90e0 .part L_0x5fd2929c8e60, 0, 1;
L_0x5fd2929c9180 .functor MUXZ 1, L_0x5fd2929c90e0, L_0x5fd2929c8fa0, L_0x5fd2929c9300, C4<>;
S_0x5fd292324120 .scope module, "control0.count_TRELLIS_FF_Q_DI_LUT4_Z_1" "LUT4" 3 1524, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2923242b0 .param/l "INIT" 0 4 5, C4<0011110011001100>;
L_0x5fd2929f1540 .functor BUFT 1, L_0x5fd2929c9ed0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbc4c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2923243e0_0 .net "A", 0 0, L_0x70c79cbbc4c0;  1 drivers
v0x5fd2923244a0_0 .net "B", 0 0, L_0x5fd2929c9f70;  1 drivers
v0x5fd2923649f0_0 .net "C", 0 0, L_0x5fd2929c93f0;  1 drivers
v0x5fd2927c9a60_0 .net "D", 0 0, L_0x5fd2929c95f0;  1 drivers
v0x5fd2927c9b20_0 .net "Z", 0 0, L_0x5fd2929f1540;  1 drivers
L_0x70c79cbbc430 .functor BUFT 1, C4<00111100>, C4<0>, C4<0>, C4<0>;
v0x5fd2927c9be0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbc430;  1 drivers
v0x5fd2927c9cc0_0 .net *"_ivl_13", 1 0, L_0x5fd2929c9ac0;  1 drivers
v0x5fd2927c9da0_0 .net *"_ivl_15", 1 0, L_0x5fd2929c9bb0;  1 drivers
v0x5fd2923f2680_0 .net *"_ivl_19", 0 0, L_0x5fd2929c9d90;  1 drivers
L_0x70c79cbbc478 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2923f2760_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbc478;  1 drivers
v0x5fd2923f2840_0 .net *"_ivl_21", 0 0, L_0x5fd2929c9ed0;  1 drivers
v0x5fd2923f2920_0 .net *"_ivl_7", 3 0, L_0x5fd2929c8580;  1 drivers
v0x5fd2923f2a00_0 .net *"_ivl_9", 3 0, L_0x5fd2929c8670;  1 drivers
v0x5fd2928d1520_0 .net "s1", 1 0, L_0x5fd2929c9c50;  1 drivers
v0x5fd2928d15e0_0 .net "s2", 3 0, L_0x5fd2929c9980;  1 drivers
v0x5fd2928d16c0_0 .net "s3", 7 0, L_0x5fd2929c8440;  1 drivers
L_0x5fd2929c8440 .functor MUXZ 8, L_0x70c79cbbc478, L_0x70c79cbbc430, L_0x5fd2929c95f0, C4<>;
L_0x5fd2929c8580 .part L_0x5fd2929c8440, 4, 4;
L_0x5fd2929c8670 .part L_0x5fd2929c8440, 0, 4;
L_0x5fd2929c9980 .functor MUXZ 4, L_0x5fd2929c8670, L_0x5fd2929c8580, L_0x5fd2929c93f0, C4<>;
L_0x5fd2929c9ac0 .part L_0x5fd2929c9980, 2, 2;
L_0x5fd2929c9bb0 .part L_0x5fd2929c9980, 0, 2;
L_0x5fd2929c9c50 .functor MUXZ 2, L_0x5fd2929c9bb0, L_0x5fd2929c9ac0, L_0x5fd2929c9f70, C4<>;
L_0x5fd2929c9d90 .part L_0x5fd2929c9c50, 1, 1;
L_0x5fd2929c9ed0 .part L_0x5fd2929c9c50, 0, 1;
S_0x5fd2928d1840 .scope module, "control0.count_TRELLIS_FF_Q_DI_LUT4_Z_2" "LUT4" 3 1535, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928d19d0 .param/l "INIT" 0 4 5, C4<0000111111110000>;
L_0x5fd2929f1650 .functor BUFT 2, L_0x5fd2929ca8e0, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f1710 .functor BUFT 1, L_0x5fd2929caa20, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbc598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292905940_0 .net "A", 0 0, L_0x70c79cbbc598;  1 drivers
L_0x70c79cbbc5e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929059e0_0 .net "B", 0 0, L_0x70c79cbbc5e0;  1 drivers
v0x5fd292905a80_0 .net "C", 0 0, L_0x5fd2929cabc0;  1 drivers
v0x5fd292905b20_0 .net "D", 0 0, L_0x5fd2929cacb0;  1 drivers
v0x5fd292905bc0_0 .net "Z", 0 0, L_0x5fd2929f1710;  1 drivers
L_0x70c79cbbc508 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v0x5fd292905c60_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbc508;  1 drivers
v0x5fd292905d00_0 .net *"_ivl_13", 1 0, L_0x5fd2929ca7f0;  1 drivers
v0x5fd292905da0_0 .net *"_ivl_15", 1 0, L_0x5fd2929ca8e0;  1 drivers
v0x5fd292905e40_0 .net *"_ivl_19", 0 0, L_0x5fd2929ca980;  1 drivers
L_0x70c79cbbc550 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd292905ee0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbc550;  1 drivers
v0x5fd292905f80_0 .net *"_ivl_21", 0 0, L_0x5fd2929caa20;  1 drivers
v0x5fd292906020_0 .net *"_ivl_7", 3 0, L_0x5fd2929c9880;  1 drivers
v0x5fd2929060c0_0 .net *"_ivl_9", 3 0, L_0x5fd2929ca610;  1 drivers
v0x5fd292906160_0 .net "s1", 1 0, L_0x5fd2929f1650;  1 drivers
v0x5fd292906200_0 .net "s2", 3 0, L_0x5fd2929ca6b0;  1 drivers
v0x5fd2929062a0_0 .net "s3", 7 0, L_0x5fd2929c96e0;  1 drivers
L_0x5fd2929c96e0 .functor MUXZ 8, L_0x70c79cbbc550, L_0x70c79cbbc508, L_0x5fd2929cacb0, C4<>;
L_0x5fd2929c9880 .part L_0x5fd2929c96e0, 4, 4;
L_0x5fd2929ca610 .part L_0x5fd2929c96e0, 0, 4;
L_0x5fd2929ca6b0 .functor MUXZ 4, L_0x5fd2929ca610, L_0x5fd2929c9880, L_0x5fd2929cabc0, C4<>;
L_0x5fd2929ca7f0 .part L_0x5fd2929ca6b0, 2, 2;
L_0x5fd2929ca8e0 .part L_0x5fd2929ca6b0, 0, 2;
L_0x5fd2929ca980 .part L_0x5fd2929f1650, 1, 1;
L_0x5fd2929caa20 .part L_0x5fd2929f1650, 0, 1;
S_0x5fd292906340 .scope module, "control0.count_TRELLIS_FF_Q_LSR_LUT4_Z" "LUT4" 3 1546, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928991f0 .param/l "INIT" 0 4 5, C4<0000111100000000>;
L_0x5fd2929f1820 .functor BUFT 2, L_0x5fd2929cb360, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f18e0 .functor BUFT 1, L_0x5fd2929cb4a0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbc6b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929064d0_0 .net "A", 0 0, L_0x70c79cbbc6b8;  1 drivers
L_0x70c79cbbc700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292906570_0 .net "B", 0 0, L_0x70c79cbbc700;  1 drivers
v0x5fd292906610_0 .net "C", 0 0, L_0x5fd2929cb5e0;  1 drivers
v0x5fd2929066b0_0 .net "D", 0 0, L_0x5fd2929cb6d0;  1 drivers
v0x5fd292906750_0 .net "Z", 0 0, L_0x5fd2929f18e0;  alias, 1 drivers
L_0x70c79cbbc628 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v0x5fd2929067f0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbc628;  1 drivers
v0x5fd292906890_0 .net *"_ivl_13", 1 0, L_0x5fd2929ca500;  1 drivers
v0x5fd292906930_0 .net *"_ivl_15", 1 0, L_0x5fd2929cb360;  1 drivers
v0x5fd2929069d0_0 .net *"_ivl_19", 0 0, L_0x5fd2929cb400;  1 drivers
L_0x70c79cbbc670 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd292906a70_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbc670;  1 drivers
v0x5fd292906b10_0 .net *"_ivl_21", 0 0, L_0x5fd2929cb4a0;  1 drivers
v0x5fd292906bb0_0 .net *"_ivl_7", 3 0, L_0x5fd2929ca200;  1 drivers
v0x5fd292906c50_0 .net *"_ivl_9", 3 0, L_0x5fd2929ca2f0;  1 drivers
v0x5fd292906cf0_0 .net "s1", 1 0, L_0x5fd2929f1820;  1 drivers
v0x5fd292906d90_0 .net "s2", 3 0, L_0x5fd2929ca390;  1 drivers
v0x5fd292906e30_0 .net "s3", 7 0, L_0x5fd2929ca060;  1 drivers
L_0x5fd2929ca060 .functor MUXZ 8, L_0x70c79cbbc670, L_0x70c79cbbc628, L_0x5fd2929cb6d0, C4<>;
L_0x5fd2929ca200 .part L_0x5fd2929ca060, 4, 4;
L_0x5fd2929ca2f0 .part L_0x5fd2929ca060, 0, 4;
L_0x5fd2929ca390 .functor MUXZ 4, L_0x5fd2929ca2f0, L_0x5fd2929ca200, L_0x5fd2929cb5e0, C4<>;
L_0x5fd2929ca500 .part L_0x5fd2929ca390, 2, 2;
L_0x5fd2929cb360 .part L_0x5fd2929ca390, 0, 2;
L_0x5fd2929cb400 .part L_0x5fd2929f1820, 1, 1;
L_0x5fd2929cb4a0 .part L_0x5fd2929f1820, 0, 1;
S_0x5fd292906ed0 .scope module, "control0.done_TRELLIS_FF_Q" "TRELLIS_FF" 3 1561, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292907060 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2929070a0 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd2929070e0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292907120 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292907160 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2929071a0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2929071e0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbc790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929cada0 .functor BUFZ 1, L_0x70c79cbbc790, C4<0>, C4<0>, C4<0>;
L_0x5fd2929cae40 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292907780_0 .net "CE", 0 0, L_0x5fd2929f37b0;  alias, 1 drivers
v0x5fd292907820_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2929078c0_0 .net "DI", 0 0, L_0x5fd2929caf30;  1 drivers
v0x5fd292907960_0 .net "LSR", 0 0, L_0x70c79cbbc790;  1 drivers
o0x70c79cec5048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292907a00_0 .net "M", 0 0, o0x70c79cec5048;  0 drivers
v0x5fd292907aa0_0 .var "Q", 0 0;
v0x5fd292907b40_0 .net "muxce", 0 0, L_0x5fd2927e77b0;  1 drivers
v0x5fd292907be0_0 .net "muxclk", 0 0, L_0x5fd2929cae40;  1 drivers
v0x5fd292907c80_0 .net "muxlsr", 0 0, L_0x5fd2929cada0;  1 drivers
L_0x70c79cbbc748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292907d20_0 .net "srval", 0 0, L_0x70c79cbbc748;  1 drivers
S_0x5fd2929072d0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292906ed0;
 .timescale -9 -12;
L_0x5fd2927e77b0 .functor BUFZ 1, L_0x5fd2929f37b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292907460 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292906ed0;
 .timescale -9 -12;
S_0x5fd2929075f0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292906ed0;
 .timescale -9 -12;
E_0x5fd2927eddb0 .event posedge, v0x5fd292907be0_0;
S_0x5fd292907dc0 .scope module, "control0.done_TRELLIS_FF_Q_DI_LUT4_Z" "LUT4" 3 1572, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927ce4f0 .param/l "INIT" 0 4 5, C4<0000000000001100>;
L_0x5fd2929f19a0 .functor BUFT 1, L_0x5fd2929cc2e0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbc868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292907f50_0 .net "A", 0 0, L_0x70c79cbbc868;  1 drivers
v0x5fd292907ff0_0 .net "B", 0 0, L_0x5fd2929cc380;  1 drivers
v0x5fd292908090_0 .net "C", 0 0, L_0x5fd2929cb770;  1 drivers
v0x5fd292908130_0 .net "D", 0 0, L_0x5fd2929cb860;  1 drivers
v0x5fd2929081d0_0 .net "Z", 0 0, L_0x5fd2929f19a0;  1 drivers
L_0x70c79cbbc7d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd292908270_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbc7d8;  1 drivers
v0x5fd292908310_0 .net *"_ivl_13", 1 0, L_0x5fd2929cbed0;  1 drivers
v0x5fd2929083b0_0 .net *"_ivl_15", 1 0, L_0x5fd2929cbfc0;  1 drivers
v0x5fd292908450_0 .net *"_ivl_19", 0 0, L_0x5fd2929cc1a0;  1 drivers
L_0x70c79cbbc820 .functor BUFT 1, C4<00001100>, C4<0>, C4<0>, C4<0>;
v0x5fd2929084f0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbc820;  1 drivers
v0x5fd292908590_0 .net *"_ivl_21", 0 0, L_0x5fd2929cc2e0;  1 drivers
v0x5fd292908630_0 .net *"_ivl_7", 3 0, L_0x5fd2929cb200;  1 drivers
v0x5fd2929086d0_0 .net *"_ivl_9", 3 0, L_0x5fd2929cbd40;  1 drivers
v0x5fd292908770_0 .net "s1", 1 0, L_0x5fd2929cc060;  1 drivers
v0x5fd292908810_0 .net "s2", 3 0, L_0x5fd2929cbde0;  1 drivers
v0x5fd2929088b0_0 .net "s3", 7 0, L_0x5fd2929cb060;  1 drivers
L_0x5fd2929cb060 .functor MUXZ 8, L_0x70c79cbbc820, L_0x70c79cbbc7d8, L_0x5fd2929cb860, C4<>;
L_0x5fd2929cb200 .part L_0x5fd2929cb060, 4, 4;
L_0x5fd2929cbd40 .part L_0x5fd2929cb060, 0, 4;
L_0x5fd2929cbde0 .functor MUXZ 4, L_0x5fd2929cbd40, L_0x5fd2929cb200, L_0x5fd2929cb770, C4<>;
L_0x5fd2929cbed0 .part L_0x5fd2929cbde0, 2, 2;
L_0x5fd2929cbfc0 .part L_0x5fd2929cbde0, 0, 2;
L_0x5fd2929cc060 .functor MUXZ 2, L_0x5fd2929cbfc0, L_0x5fd2929cbed0, L_0x5fd2929cc380, C4<>;
L_0x5fd2929cc1a0 .part L_0x5fd2929cc060, 1, 1;
L_0x5fd2929cc2e0 .part L_0x5fd2929cc060, 0, 1;
S_0x5fd292908950 .scope module, "control0.lsb_B_LUT4_D" "LUT4" 3 1583, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2928f4ec0 .param/l "INIT" 0 4 5, C4<0000000000000001>;
v0x5fd292908ae0_0 .net "A", 0 0, L_0x5fd2929cd150;  1 drivers
v0x5fd292908b80_0 .net "B", 0 0, L_0x5fd2929cd240;  1 drivers
v0x5fd292908c20_0 .net "C", 0 0, L_0x5fd2929cc470;  1 drivers
v0x5fd292908cc0_0 .net "D", 0 0, v0x5fd29291d7f0_0;  alias, 1 drivers
v0x5fd292908d60_0 .net "Z", 0 0, L_0x5fd2929cd000;  1 drivers
L_0x70c79cbbc8b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd292908e00_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbc8b0;  1 drivers
v0x5fd292908ea0_0 .net *"_ivl_13", 1 0, L_0x5fd2929ccb50;  1 drivers
v0x5fd292908f40_0 .net *"_ivl_15", 1 0, L_0x5fd2929ccc40;  1 drivers
v0x5fd292908fe0_0 .net *"_ivl_19", 0 0, L_0x5fd2929cce20;  1 drivers
L_0x70c79cbbc8f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5fd292909080_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbc8f8;  1 drivers
v0x5fd292909120_0 .net *"_ivl_21", 0 0, L_0x5fd2929ccf60;  1 drivers
v0x5fd2929091c0_0 .net *"_ivl_7", 3 0, L_0x5fd2929cbb30;  1 drivers
v0x5fd292909260_0 .net *"_ivl_9", 3 0, L_0x5fd2929cbc20;  1 drivers
v0x5fd292909300_0 .net "s1", 1 0, L_0x5fd2929ccce0;  1 drivers
v0x5fd2929093a0_0 .net "s2", 3 0, L_0x5fd2929cca60;  1 drivers
v0x5fd292909440_0 .net "s3", 7 0, L_0x5fd2929cb980;  1 drivers
L_0x5fd2929cb980 .functor MUXZ 8, L_0x70c79cbbc8f8, L_0x70c79cbbc8b0, v0x5fd29291d7f0_0, C4<>;
L_0x5fd2929cbb30 .part L_0x5fd2929cb980, 4, 4;
L_0x5fd2929cbc20 .part L_0x5fd2929cb980, 0, 4;
L_0x5fd2929cca60 .functor MUXZ 4, L_0x5fd2929cbc20, L_0x5fd2929cbb30, L_0x5fd2929cc470, C4<>;
L_0x5fd2929ccb50 .part L_0x5fd2929cca60, 2, 2;
L_0x5fd2929ccc40 .part L_0x5fd2929cca60, 0, 2;
L_0x5fd2929ccce0 .functor MUXZ 2, L_0x5fd2929ccc40, L_0x5fd2929ccb50, L_0x5fd2929cd240, C4<>;
L_0x5fd2929cce20 .part L_0x5fd2929ccce0, 1, 1;
L_0x5fd2929ccf60 .part L_0x5fd2929ccce0, 0, 1;
L_0x5fd2929cd000 .functor MUXZ 1, L_0x5fd2929ccf60, L_0x5fd2929cce20, L_0x5fd2929cd150, C4<>;
S_0x5fd2929094e0 .scope module, "control0.lsb_B_LUT4_D_Z_LUT4_Z" "LUT4" 3 1594, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2927bb3e0 .param/l "INIT" 0 4 5, C4<0000000000110000>;
L_0x5fd2929f1ab0 .functor BUFT 1, L_0x5fd2929cdcf0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbc9d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292909670_0 .net "A", 0 0, L_0x70c79cbbc9d0;  1 drivers
v0x5fd292909710_0 .net "B", 0 0, L_0x5fd2929cdd90;  1 drivers
v0x5fd2929097b0_0 .net "C", 0 0, L_0x5fd2929cd330;  1 drivers
v0x5fd292909850_0 .net "D", 0 0, L_0x5fd2929cd420;  1 drivers
v0x5fd2929098f0_0 .net "Z", 0 0, L_0x5fd2929f1ab0;  1 drivers
L_0x70c79cbbc940 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd292909990_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbc940;  1 drivers
v0x5fd292909a30_0 .net *"_ivl_13", 1 0, L_0x5fd2929cd930;  1 drivers
v0x5fd292909ad0_0 .net *"_ivl_15", 1 0, L_0x5fd2929cd9d0;  1 drivers
v0x5fd292909b70_0 .net *"_ivl_19", 0 0, L_0x5fd2929cdbb0;  1 drivers
L_0x70c79cbbc988 .functor BUFT 1, C4<00110000>, C4<0>, C4<0>, C4<0>;
v0x5fd292909c10_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbc988;  1 drivers
v0x5fd292909cb0_0 .net *"_ivl_21", 0 0, L_0x5fd2929cdcf0;  1 drivers
v0x5fd292909d50_0 .net *"_ivl_7", 3 0, L_0x5fd2929cc6d0;  1 drivers
v0x5fd292909df0_0 .net *"_ivl_9", 3 0, L_0x5fd2929cc7c0;  1 drivers
v0x5fd292909e90_0 .net "s1", 1 0, L_0x5fd2929cda70;  1 drivers
v0x5fd292909f30_0 .net "s2", 3 0, L_0x5fd2929cc860;  1 drivers
v0x5fd292909fd0_0 .net "s3", 7 0, L_0x5fd2929cc560;  1 drivers
L_0x5fd2929cc560 .functor MUXZ 8, L_0x70c79cbbc988, L_0x70c79cbbc940, L_0x5fd2929cd420, C4<>;
L_0x5fd2929cc6d0 .part L_0x5fd2929cc560, 4, 4;
L_0x5fd2929cc7c0 .part L_0x5fd2929cc560, 0, 4;
L_0x5fd2929cc860 .functor MUXZ 4, L_0x5fd2929cc7c0, L_0x5fd2929cc6d0, L_0x5fd2929cd330, C4<>;
L_0x5fd2929cd930 .part L_0x5fd2929cc860, 2, 2;
L_0x5fd2929cd9d0 .part L_0x5fd2929cc860, 0, 2;
L_0x5fd2929cda70 .functor MUXZ 2, L_0x5fd2929cd9d0, L_0x5fd2929cd930, L_0x5fd2929cdd90, C4<>;
L_0x5fd2929cdbb0 .part L_0x5fd2929cda70, 1, 1;
L_0x5fd2929cdcf0 .part L_0x5fd2929cda70, 0, 1;
S_0x5fd29290a070 .scope module, "control0.lsb_B_LUT4_D_Z_LUT4_Z_1" "LUT4" 3 1605, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292364b00 .param/l "INIT" 0 4 5, C4<0000000000000001>;
v0x5fd29290a250_0 .net "A", 0 0, L_0x5fd2929ceaf0;  1 drivers
v0x5fd29290a310_0 .net "B", 0 0, L_0x5fd2929cebe0;  1 drivers
v0x5fd29290a3d0_0 .net "C", 0 0, L_0x5fd2929cde80;  1 drivers
v0x5fd29290a4a0_0 .net "D", 0 0, L_0x5fd2929cdf70;  1 drivers
v0x5fd29290a560_0 .net "Z", 0 0, L_0x5fd2929ce9a0;  1 drivers
L_0x70c79cbbca18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd29290a620_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbca18;  1 drivers
v0x5fd29290a700_0 .net *"_ivl_13", 1 0, L_0x5fd2929ce4f0;  1 drivers
v0x5fd29290a7e0_0 .net *"_ivl_15", 1 0, L_0x5fd2929ce5e0;  1 drivers
v0x5fd29290a8c0_0 .net *"_ivl_19", 0 0, L_0x5fd2929ce7c0;  1 drivers
L_0x70c79cbbca60 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5fd29290a9a0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbca60;  1 drivers
v0x5fd29290aa80_0 .net *"_ivl_21", 0 0, L_0x5fd2929ce900;  1 drivers
v0x5fd29290ab60_0 .net *"_ivl_7", 3 0, L_0x5fd2929cd680;  1 drivers
v0x5fd29290ac40_0 .net *"_ivl_9", 3 0, L_0x5fd2929cd770;  1 drivers
v0x5fd29290ad20_0 .net "s1", 1 0, L_0x5fd2929ce680;  1 drivers
v0x5fd29290ae00_0 .net "s2", 3 0, L_0x5fd2929cd810;  1 drivers
v0x5fd29290aee0_0 .net "s3", 7 0, L_0x5fd2929cd510;  1 drivers
L_0x5fd2929cd510 .functor MUXZ 8, L_0x70c79cbbca60, L_0x70c79cbbca18, L_0x5fd2929cdf70, C4<>;
L_0x5fd2929cd680 .part L_0x5fd2929cd510, 4, 4;
L_0x5fd2929cd770 .part L_0x5fd2929cd510, 0, 4;
L_0x5fd2929cd810 .functor MUXZ 4, L_0x5fd2929cd770, L_0x5fd2929cd680, L_0x5fd2929cde80, C4<>;
L_0x5fd2929ce4f0 .part L_0x5fd2929cd810, 2, 2;
L_0x5fd2929ce5e0 .part L_0x5fd2929cd810, 0, 2;
L_0x5fd2929ce680 .functor MUXZ 2, L_0x5fd2929ce5e0, L_0x5fd2929ce4f0, L_0x5fd2929cebe0, C4<>;
L_0x5fd2929ce7c0 .part L_0x5fd2929ce680, 1, 1;
L_0x5fd2929ce900 .part L_0x5fd2929ce680, 0, 1;
L_0x5fd2929ce9a0 .functor MUXZ 1, L_0x5fd2929ce900, L_0x5fd2929ce7c0, L_0x5fd2929ceaf0, C4<>;
S_0x5fd29290b060 .scope module, "control0.lsb_B_LUT4_D_Z_LUT4_Z_2" "LUT4" 3 1616, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29290b1f0 .param/l "INIT" 0 4 5, C4<0000000000000001>;
v0x5fd29290b3a0_0 .net "A", 0 0, L_0x5fd2929cf960;  1 drivers
v0x5fd29290b460_0 .net "B", 0 0, L_0x5fd2929cfa50;  1 drivers
v0x5fd29290b520_0 .net "C", 0 0, L_0x5fd2929cecd0;  1 drivers
v0x5fd29290b5f0_0 .net "D", 0 0, L_0x5fd2929cedc0;  1 drivers
v0x5fd29290b6b0_0 .net "Z", 0 0, L_0x5fd2929cf810;  1 drivers
L_0x70c79cbbcaa8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd29290b770_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbcaa8;  1 drivers
v0x5fd29290b850_0 .net *"_ivl_13", 1 0, L_0x5fd2929cf360;  1 drivers
v0x5fd29290b930_0 .net *"_ivl_15", 1 0, L_0x5fd2929cf450;  1 drivers
v0x5fd29290ba10_0 .net *"_ivl_19", 0 0, L_0x5fd2929cf630;  1 drivers
L_0x70c79cbbcaf0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5fd29290baf0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbcaf0;  1 drivers
v0x5fd29290bbd0_0 .net *"_ivl_21", 0 0, L_0x5fd2929cf770;  1 drivers
v0x5fd29290bcb0_0 .net *"_ivl_7", 3 0, L_0x5fd2929ce1a0;  1 drivers
v0x5fd29290bd90_0 .net *"_ivl_9", 3 0, L_0x5fd2929ce290;  1 drivers
v0x5fd29290be70_0 .net "s1", 1 0, L_0x5fd2929cf4f0;  1 drivers
v0x5fd29290bf50_0 .net "s2", 3 0, L_0x5fd2929ce330;  1 drivers
v0x5fd29290c030_0 .net "s3", 7 0, L_0x5fd2929ce060;  1 drivers
L_0x5fd2929ce060 .functor MUXZ 8, L_0x70c79cbbcaf0, L_0x70c79cbbcaa8, L_0x5fd2929cedc0, C4<>;
L_0x5fd2929ce1a0 .part L_0x5fd2929ce060, 4, 4;
L_0x5fd2929ce290 .part L_0x5fd2929ce060, 0, 4;
L_0x5fd2929ce330 .functor MUXZ 4, L_0x5fd2929ce290, L_0x5fd2929ce1a0, L_0x5fd2929cecd0, C4<>;
L_0x5fd2929cf360 .part L_0x5fd2929ce330, 2, 2;
L_0x5fd2929cf450 .part L_0x5fd2929ce330, 0, 2;
L_0x5fd2929cf4f0 .functor MUXZ 2, L_0x5fd2929cf450, L_0x5fd2929cf360, L_0x5fd2929cfa50, C4<>;
L_0x5fd2929cf630 .part L_0x5fd2929cf4f0, 1, 1;
L_0x5fd2929cf770 .part L_0x5fd2929cf4f0, 0, 1;
L_0x5fd2929cf810 .functor MUXZ 1, L_0x5fd2929cf770, L_0x5fd2929cf630, L_0x5fd2929cf960, C4<>;
S_0x5fd29290c1b0 .scope module, "control0.lsb_B_LUT4_D_Z_LUT4_Z_3" "LUT4" 3 1627, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29290c340 .param/l "INIT" 0 4 5, C4<0000000000000001>;
v0x5fd29290c530_0 .net "A", 0 0, L_0x5fd2929d07a0;  1 drivers
v0x5fd29290c5f0_0 .net "B", 0 0, L_0x5fd2929d0890;  1 drivers
v0x5fd29290c6b0_0 .net "C", 0 0, L_0x5fd2929cfb40;  1 drivers
v0x5fd29290c780_0 .net "D", 0 0, L_0x5fd2929cfc30;  1 drivers
v0x5fd29290c840_0 .net "Z", 0 0, L_0x5fd2929d0650;  1 drivers
L_0x70c79cbbcb38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd29290c900_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbcb38;  1 drivers
v0x5fd29290c9e0_0 .net *"_ivl_13", 1 0, L_0x5fd2929d01a0;  1 drivers
v0x5fd29290cac0_0 .net *"_ivl_15", 1 0, L_0x5fd2929d0290;  1 drivers
v0x5fd29290cba0_0 .net *"_ivl_19", 0 0, L_0x5fd2929d0470;  1 drivers
L_0x70c79cbbcb80 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5fd29290cc80_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbcb80;  1 drivers
v0x5fd29290cd60_0 .net *"_ivl_21", 0 0, L_0x5fd2929d05b0;  1 drivers
v0x5fd29290ce40_0 .net *"_ivl_7", 3 0, L_0x5fd2929ceff0;  1 drivers
v0x5fd29290cf20_0 .net *"_ivl_9", 3 0, L_0x5fd2929cf0e0;  1 drivers
v0x5fd29290d000_0 .net "s1", 1 0, L_0x5fd2929d0330;  1 drivers
v0x5fd29290d0e0_0 .net "s2", 3 0, L_0x5fd2929cf180;  1 drivers
v0x5fd29290d1c0_0 .net "s3", 7 0, L_0x5fd2929ceeb0;  1 drivers
L_0x5fd2929ceeb0 .functor MUXZ 8, L_0x70c79cbbcb80, L_0x70c79cbbcb38, L_0x5fd2929cfc30, C4<>;
L_0x5fd2929ceff0 .part L_0x5fd2929ceeb0, 4, 4;
L_0x5fd2929cf0e0 .part L_0x5fd2929ceeb0, 0, 4;
L_0x5fd2929cf180 .functor MUXZ 4, L_0x5fd2929cf0e0, L_0x5fd2929ceff0, L_0x5fd2929cfb40, C4<>;
L_0x5fd2929d01a0 .part L_0x5fd2929cf180, 2, 2;
L_0x5fd2929d0290 .part L_0x5fd2929cf180, 0, 2;
L_0x5fd2929d0330 .functor MUXZ 2, L_0x5fd2929d0290, L_0x5fd2929d01a0, L_0x5fd2929d0890, C4<>;
L_0x5fd2929d0470 .part L_0x5fd2929d0330, 1, 1;
L_0x5fd2929d05b0 .part L_0x5fd2929d0330, 0, 1;
L_0x5fd2929d0650 .functor MUXZ 1, L_0x5fd2929d05b0, L_0x5fd2929d0470, L_0x5fd2929d07a0, C4<>;
S_0x5fd29290d340 .scope module, "control0.lsb_B_LUT4_D_Z_PFUMX_Z" "PFUMX" 3 1636, 4 179 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ALUT";
    .port_info 1 /INPUT 1 "BLUT";
    .port_info 2 /INPUT 1 "C0";
    .port_info 3 /OUTPUT 1 "Z";
v0x5fd29290d530_0 .net "ALUT", 0 0, L_0x5fd2929d1880;  alias, 1 drivers
v0x5fd29290d5f0_0 .net "BLUT", 0 0, L_0x5fd2929f1e00;  alias, 1 drivers
v0x5fd29290d6b0_0 .net "C0", 0 0, L_0x5fd2929cfdc0;  1 drivers
v0x5fd29290d780_0 .net "Z", 0 0, L_0x5fd2929cfd20;  1 drivers
L_0x5fd2929cfd20 .functor MUXZ 1, L_0x5fd2929f1e00, L_0x5fd2929d1880, L_0x5fd2929cfdc0, C4<>;
S_0x5fd29290d8f0 .scope module, "control0.lsb_B_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z" "LUT4" 3 1646, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29290dad0 .param/l "INIT" 0 4 5, C4<1101010101010111>;
v0x5fd29290dcc0_0 .net "A", 0 0, L_0x5fd2929d1980;  1 drivers
v0x5fd29290dd80_0 .net "B", 0 0, L_0x5fd2929d1a70;  1 drivers
v0x5fd29290de40_0 .net "C", 0 0, L_0x5fd2929d0980;  1 drivers
v0x5fd29290df10_0 .net "D", 0 0, L_0x5fd2929d0a70;  1 drivers
v0x5fd29290dfd0_0 .net "Z", 0 0, L_0x5fd2929d1880;  alias, 1 drivers
L_0x70c79cbbcbc8 .functor BUFT 1, C4<11010101>, C4<0>, C4<0>, C4<0>;
v0x5fd29290e070_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbcbc8;  1 drivers
v0x5fd29290e130_0 .net *"_ivl_13", 1 0, L_0x5fd2929d13d0;  1 drivers
v0x5fd29290e210_0 .net *"_ivl_15", 1 0, L_0x5fd2929d14c0;  1 drivers
v0x5fd29290e2f0_0 .net *"_ivl_19", 0 0, L_0x5fd2929d16a0;  1 drivers
L_0x70c79cbbcc10 .functor BUFT 1, C4<01010111>, C4<0>, C4<0>, C4<0>;
v0x5fd29290e3d0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbcc10;  1 drivers
v0x5fd29290e4b0_0 .net *"_ivl_21", 0 0, L_0x5fd2929d17e0;  1 drivers
v0x5fd29290e590_0 .net *"_ivl_7", 3 0, L_0x5fd2929d1100;  1 drivers
v0x5fd29290e670_0 .net *"_ivl_9", 3 0, L_0x5fd2929d11f0;  1 drivers
v0x5fd29290e750_0 .net "s1", 1 0, L_0x5fd2929d1560;  1 drivers
v0x5fd29290e830_0 .net "s2", 3 0, L_0x5fd2929d1290;  1 drivers
v0x5fd29290e910_0 .net "s3", 7 0, L_0x5fd2929d1010;  1 drivers
L_0x5fd2929d1010 .functor MUXZ 8, L_0x70c79cbbcc10, L_0x70c79cbbcbc8, L_0x5fd2929d0a70, C4<>;
L_0x5fd2929d1100 .part L_0x5fd2929d1010, 4, 4;
L_0x5fd2929d11f0 .part L_0x5fd2929d1010, 0, 4;
L_0x5fd2929d1290 .functor MUXZ 4, L_0x5fd2929d11f0, L_0x5fd2929d1100, L_0x5fd2929d0980, C4<>;
L_0x5fd2929d13d0 .part L_0x5fd2929d1290, 2, 2;
L_0x5fd2929d14c0 .part L_0x5fd2929d1290, 0, 2;
L_0x5fd2929d1560 .functor MUXZ 2, L_0x5fd2929d14c0, L_0x5fd2929d13d0, L_0x5fd2929d1a70, C4<>;
L_0x5fd2929d16a0 .part L_0x5fd2929d1560, 1, 1;
L_0x5fd2929d17e0 .part L_0x5fd2929d1560, 0, 1;
L_0x5fd2929d1880 .functor MUXZ 1, L_0x5fd2929d17e0, L_0x5fd2929d16a0, L_0x5fd2929d1980, C4<>;
S_0x5fd29290eac0 .scope module, "control0.lsb_B_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z" "LUT4" 3 1657, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29290ec50 .param/l "INIT" 0 4 5, C4<0000000000000000>;
L_0x70c79cbbcc58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f1bc0 .functor BUFT 8, L_0x70c79cbbcc58, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f1c80 .functor BUFT 4, L_0x5fd2929d0c00, C4<0000>, C4<0000>, C4<0000>;
L_0x5fd2929f1d40 .functor BUFT 2, L_0x5fd2929d0d90, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f1e00 .functor BUFT 1, L_0x5fd2929d0f20, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbcca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29290eed0_0 .net "A", 0 0, L_0x70c79cbbcca0;  1 drivers
L_0x70c79cbbcce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29290ef90_0 .net "B", 0 0, L_0x70c79cbbcce8;  1 drivers
L_0x70c79cbbcd30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29290f050_0 .net "C", 0 0, L_0x70c79cbbcd30;  1 drivers
L_0x70c79cbbcd78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29290f120_0 .net "D", 0 0, L_0x70c79cbbcd78;  1 drivers
v0x5fd29290f1e0_0 .net "Z", 0 0, L_0x5fd2929f1e00;  alias, 1 drivers
v0x5fd29290f280_0 .net *"_ivl_13", 1 0, L_0x5fd2929d0cf0;  1 drivers
v0x5fd29290f340_0 .net *"_ivl_15", 1 0, L_0x5fd2929d0d90;  1 drivers
v0x5fd29290f420_0 .net *"_ivl_19", 0 0, L_0x5fd2929d0e80;  1 drivers
v0x5fd29290f500_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbcc58;  1 drivers
v0x5fd29290f5e0_0 .net *"_ivl_21", 0 0, L_0x5fd2929d0f20;  1 drivers
v0x5fd29290f6c0_0 .net *"_ivl_7", 3 0, L_0x5fd2929d0b60;  1 drivers
v0x5fd29290f7a0_0 .net *"_ivl_9", 3 0, L_0x5fd2929d0c00;  1 drivers
v0x5fd29290f880_0 .net "s1", 1 0, L_0x5fd2929f1d40;  1 drivers
v0x5fd29290f960_0 .net "s2", 3 0, L_0x5fd2929f1c80;  1 drivers
v0x5fd29290fa40_0 .net "s3", 7 0, L_0x5fd2929f1bc0;  1 drivers
L_0x5fd2929d0b60 .part L_0x5fd2929f1bc0, 4, 4;
L_0x5fd2929d0c00 .part L_0x5fd2929f1bc0, 0, 4;
L_0x5fd2929d0cf0 .part L_0x5fd2929f1c80, 2, 2;
L_0x5fd2929d0d90 .part L_0x5fd2929f1c80, 0, 2;
L_0x5fd2929d0e80 .part L_0x5fd2929f1d40, 1, 1;
L_0x5fd2929d0f20 .part L_0x5fd2929f1d40, 0, 1;
S_0x5fd29290fbf0 .scope module, "control0.lsb_B_PFUMX_C0" "PFUMX" 3 1666, 4 179 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ALUT";
    .port_info 1 /INPUT 1 "BLUT";
    .port_info 2 /INPUT 1 "C0";
    .port_info 3 /OUTPUT 1 "Z";
v0x5fd29290fe50_0 .net "ALUT", 0 0, L_0x5fd2929dbe00;  alias, 1 drivers
v0x5fd29290ff10_0 .net "BLUT", 0 0, L_0x5fd2929dcb40;  alias, 1 drivers
v0x5fd29290ffd0_0 .net "C0", 0 0, v0x5fd29291d7f0_0;  alias, 1 drivers
v0x5fd2929100d0_0 .net "Z", 0 0, L_0x5fd2929d2210;  1 drivers
L_0x5fd2929d2210 .functor MUXZ 1, L_0x5fd2929dcb40, L_0x5fd2929dbe00, v0x5fd29291d7f0_0, C4<>;
S_0x5fd292910200 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD" "L6MUX21" 3 1674, 4 65 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "SD";
    .port_info 3 /OUTPUT 1 "Z";
v0x5fd2929104b0_0 .net "D0", 0 0, L_0x5fd2929d2470;  alias, 1 drivers
v0x5fd292910570_0 .net "D1", 0 0, L_0x5fd2929d3450;  alias, 1 drivers
v0x5fd292910630_0 .net "SD", 0 0, L_0x5fd2929d2350;  1 drivers
v0x5fd292910700_0 .net "Z", 0 0, L_0x5fd2929d22b0;  1 drivers
L_0x5fd2929d22b0 .functor MUXZ 1, L_0x5fd2929d2470, L_0x5fd2929d3450, L_0x5fd2929d2350, C4<>;
S_0x5fd292910870 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D0_PFUMX_Z" "PFUMX" 3 1682, 4 179 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ALUT";
    .port_info 1 /INPUT 1 "BLUT";
    .port_info 2 /INPUT 1 "C0";
    .port_info 3 /OUTPUT 1 "Z";
v0x5fd292910b20_0 .net "ALUT", 0 0, L_0x5fd2929f20b0;  alias, 1 drivers
v0x5fd292910be0_0 .net "BLUT", 0 0, L_0x5fd2929f2360;  alias, 1 drivers
v0x5fd292910ca0_0 .net "C0", 0 0, L_0x5fd2929d25d0;  1 drivers
v0x5fd292910d70_0 .net "Z", 0 0, L_0x5fd2929d2470;  alias, 1 drivers
L_0x5fd2929d2470 .functor MUXZ 1, L_0x5fd2929f2360, L_0x5fd2929f20b0, L_0x5fd2929d25d0, C4<>;
S_0x5fd292910ed0 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z" "LUT4" 3 1692, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2929110b0 .param/l "INIT" 0 4 5, C4<1111111111111111>;
L_0x70c79cbbcdc0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f1e70 .functor BUFT 8, L_0x70c79cbbcdc0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f1f30 .functor BUFT 4, L_0x5fd2929d1c30, C4<0000>, C4<0000>, C4<0000>;
L_0x5fd2929f1ff0 .functor BUFT 2, L_0x5fd2929d1e20, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f20b0 .functor BUFT 1, L_0x5fd2929d2040, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbce08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292911330_0 .net "A", 0 0, L_0x70c79cbbce08;  1 drivers
L_0x70c79cbbce50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929113f0_0 .net "B", 0 0, L_0x70c79cbbce50;  1 drivers
L_0x70c79cbbce98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929114b0_0 .net "C", 0 0, L_0x70c79cbbce98;  1 drivers
L_0x70c79cbbcee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292911580_0 .net "D", 0 0, L_0x70c79cbbcee0;  1 drivers
v0x5fd292911640_0 .net "Z", 0 0, L_0x5fd2929f20b0;  alias, 1 drivers
v0x5fd2929116e0_0 .net *"_ivl_13", 1 0, L_0x5fd2929d1d50;  1 drivers
v0x5fd2929117a0_0 .net *"_ivl_15", 1 0, L_0x5fd2929d1e20;  1 drivers
v0x5fd292911880_0 .net *"_ivl_19", 0 0, L_0x5fd2929d1f70;  1 drivers
v0x5fd292911960_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbcdc0;  1 drivers
v0x5fd292911a40_0 .net *"_ivl_21", 0 0, L_0x5fd2929d2040;  1 drivers
v0x5fd292911b20_0 .net *"_ivl_7", 3 0, L_0x5fd2929d1b60;  1 drivers
v0x5fd292911c00_0 .net *"_ivl_9", 3 0, L_0x5fd2929d1c30;  1 drivers
v0x5fd292911ce0_0 .net "s1", 1 0, L_0x5fd2929f1ff0;  1 drivers
v0x5fd292911dc0_0 .net "s2", 3 0, L_0x5fd2929f1f30;  1 drivers
v0x5fd292911ea0_0 .net "s3", 7 0, L_0x5fd2929f1e70;  1 drivers
L_0x5fd2929d1b60 .part L_0x5fd2929f1e70, 4, 4;
L_0x5fd2929d1c30 .part L_0x5fd2929f1e70, 0, 4;
L_0x5fd2929d1d50 .part L_0x5fd2929f1f30, 2, 2;
L_0x5fd2929d1e20 .part L_0x5fd2929f1f30, 0, 2;
L_0x5fd2929d1f70 .part L_0x5fd2929f1ff0, 1, 1;
L_0x5fd2929d2040 .part L_0x5fd2929f1ff0, 0, 1;
S_0x5fd292912050 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z" "LUT4" 3 1703, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2929121e0 .param/l "INIT" 0 4 5, C4<1111111111111111>;
L_0x70c79cbbcf28 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f2120 .functor BUFT 8, L_0x70c79cbbcf28, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f21e0 .functor BUFT 4, L_0x5fd2929d2e80, C4<0000>, C4<0000>, C4<0000>;
L_0x5fd2929f22a0 .functor BUFT 2, L_0x5fd2929d3070, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f2360 .functor BUFT 1, L_0x5fd2929d3290, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbcf70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292912460_0 .net "A", 0 0, L_0x70c79cbbcf70;  1 drivers
L_0x70c79cbbcfb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292912520_0 .net "B", 0 0, L_0x70c79cbbcfb8;  1 drivers
L_0x70c79cbbd000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929125e0_0 .net "C", 0 0, L_0x70c79cbbd000;  1 drivers
L_0x70c79cbbd048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929126b0_0 .net "D", 0 0, L_0x70c79cbbd048;  1 drivers
v0x5fd292912770_0 .net "Z", 0 0, L_0x5fd2929f2360;  alias, 1 drivers
v0x5fd292912810_0 .net *"_ivl_13", 1 0, L_0x5fd2929d2fa0;  1 drivers
v0x5fd2929128d0_0 .net *"_ivl_15", 1 0, L_0x5fd2929d3070;  1 drivers
v0x5fd2929129b0_0 .net *"_ivl_19", 0 0, L_0x5fd2929d31c0;  1 drivers
v0x5fd292912a90_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbcf28;  1 drivers
v0x5fd292912b70_0 .net *"_ivl_21", 0 0, L_0x5fd2929d3290;  1 drivers
v0x5fd292912c50_0 .net *"_ivl_7", 3 0, L_0x5fd2929d2d80;  1 drivers
v0x5fd292912d30_0 .net *"_ivl_9", 3 0, L_0x5fd2929d2e80;  1 drivers
v0x5fd292912e10_0 .net "s1", 1 0, L_0x5fd2929f22a0;  1 drivers
v0x5fd292912ef0_0 .net "s2", 3 0, L_0x5fd2929f21e0;  1 drivers
v0x5fd292912fd0_0 .net "s3", 7 0, L_0x5fd2929f2120;  1 drivers
L_0x5fd2929d2d80 .part L_0x5fd2929f2120, 4, 4;
L_0x5fd2929d2e80 .part L_0x5fd2929f2120, 0, 4;
L_0x5fd2929d2fa0 .part L_0x5fd2929f21e0, 2, 2;
L_0x5fd2929d3070 .part L_0x5fd2929f21e0, 0, 2;
L_0x5fd2929d31c0 .part L_0x5fd2929f22a0, 1, 1;
L_0x5fd2929d3290 .part L_0x5fd2929f22a0, 0, 1;
S_0x5fd292913180 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D1_PFUMX_Z" "PFUMX" 3 1712, 4 179 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ALUT";
    .port_info 1 /INPUT 1 "BLUT";
    .port_info 2 /INPUT 1 "C0";
    .port_info 3 /OUTPUT 1 "Z";
v0x5fd2929133e0_0 .net "ALUT", 0 0, L_0x5fd2929d4040;  alias, 1 drivers
v0x5fd2929134a0_0 .net "BLUT", 0 0, L_0x5fd2929f26a0;  alias, 1 drivers
v0x5fd292913560_0 .net "C0", 0 0, L_0x5fd2929d35b0;  1 drivers
v0x5fd292913630_0 .net "Z", 0 0, L_0x5fd2929d3450;  alias, 1 drivers
L_0x5fd2929d3450 .functor MUXZ 1, L_0x5fd2929f26a0, L_0x5fd2929d4040, L_0x5fd2929d35b0, C4<>;
S_0x5fd292913790 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z" "LUT4" 3 1722, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292913970 .param/l "INIT" 0 4 5, C4<0111111111111111>;
v0x5fd292913bf0_0 .net "A", 0 0, L_0x5fd2929d41d0;  1 drivers
v0x5fd292913cb0_0 .net "B", 0 0, L_0x5fd2929d26c0;  1 drivers
v0x5fd292913d70_0 .net "C", 0 0, L_0x5fd2929d2760;  1 drivers
v0x5fd292913e40_0 .net "D", 0 0, L_0x5fd2929d2850;  1 drivers
v0x5fd292913f00_0 .net "Z", 0 0, L_0x5fd2929d4040;  alias, 1 drivers
L_0x70c79cbbd090 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x5fd292913fa0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbd090;  1 drivers
v0x5fd292914060_0 .net *"_ivl_13", 1 0, L_0x5fd2929d3b50;  1 drivers
v0x5fd292914140_0 .net *"_ivl_15", 1 0, L_0x5fd2929d3c40;  1 drivers
v0x5fd292914220_0 .net *"_ivl_19", 0 0, L_0x5fd2929d3e60;  1 drivers
L_0x70c79cbbd0d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5fd292914300_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbd0d8;  1 drivers
v0x5fd2929143e0_0 .net *"_ivl_21", 0 0, L_0x5fd2929d3fa0;  1 drivers
v0x5fd2929144c0_0 .net *"_ivl_7", 3 0, L_0x5fd2929d3820;  1 drivers
v0x5fd2929145a0_0 .net *"_ivl_9", 3 0, L_0x5fd2929d3910;  1 drivers
v0x5fd292914680_0 .net "s1", 1 0, L_0x5fd2929d3d20;  1 drivers
v0x5fd292914760_0 .net "s2", 3 0, L_0x5fd2929d39b0;  1 drivers
v0x5fd292914840_0 .net "s3", 7 0, L_0x5fd2929d3680;  1 drivers
L_0x5fd2929d3680 .functor MUXZ 8, L_0x70c79cbbd0d8, L_0x70c79cbbd090, L_0x5fd2929d2850, C4<>;
L_0x5fd2929d3820 .part L_0x5fd2929d3680, 4, 4;
L_0x5fd2929d3910 .part L_0x5fd2929d3680, 0, 4;
L_0x5fd2929d39b0 .functor MUXZ 4, L_0x5fd2929d3910, L_0x5fd2929d3820, L_0x5fd2929d2760, C4<>;
L_0x5fd2929d3b50 .part L_0x5fd2929d39b0, 2, 2;
L_0x5fd2929d3c40 .part L_0x5fd2929d39b0, 0, 2;
L_0x5fd2929d3d20 .functor MUXZ 2, L_0x5fd2929d3c40, L_0x5fd2929d3b50, L_0x5fd2929d26c0, C4<>;
L_0x5fd2929d3e60 .part L_0x5fd2929d3d20, 1, 1;
L_0x5fd2929d3fa0 .part L_0x5fd2929d3d20, 0, 1;
L_0x5fd2929d4040 .functor MUXZ 1, L_0x5fd2929d3fa0, L_0x5fd2929d3e60, L_0x5fd2929d41d0, C4<>;
S_0x5fd2929149f0 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z" "LUT4" 3 1733, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292914b80 .param/l "INIT" 0 4 5, C4<0000000000000000>;
L_0x70c79cbbd120 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f2460 .functor BUFT 8, L_0x70c79cbbd120, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f2520 .functor BUFT 4, L_0x5fd2929d29e0, C4<0000>, C4<0000>, C4<0000>;
L_0x5fd2929f25e0 .functor BUFT 2, L_0x5fd2929d2b70, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f26a0 .functor BUFT 1, L_0x5fd2929d4a30, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbd168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292914e00_0 .net "A", 0 0, L_0x70c79cbbd168;  1 drivers
L_0x70c79cbbd1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292914ec0_0 .net "B", 0 0, L_0x70c79cbbd1b0;  1 drivers
L_0x70c79cbbd1f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292914f80_0 .net "C", 0 0, L_0x70c79cbbd1f8;  1 drivers
L_0x70c79cbbd240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292915050_0 .net "D", 0 0, L_0x70c79cbbd240;  1 drivers
v0x5fd292915110_0 .net "Z", 0 0, L_0x5fd2929f26a0;  alias, 1 drivers
v0x5fd2929151b0_0 .net *"_ivl_13", 1 0, L_0x5fd2929d2ad0;  1 drivers
v0x5fd292915270_0 .net *"_ivl_15", 1 0, L_0x5fd2929d2b70;  1 drivers
v0x5fd292915350_0 .net *"_ivl_19", 0 0, L_0x5fd2929d2c90;  1 drivers
v0x5fd292915430_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbd120;  1 drivers
v0x5fd292915510_0 .net *"_ivl_21", 0 0, L_0x5fd2929d4a30;  1 drivers
v0x5fd2929155f0_0 .net *"_ivl_7", 3 0, L_0x5fd2929d2940;  1 drivers
v0x5fd2929156d0_0 .net *"_ivl_9", 3 0, L_0x5fd2929d29e0;  1 drivers
v0x5fd2929157b0_0 .net "s1", 1 0, L_0x5fd2929f25e0;  1 drivers
v0x5fd292915890_0 .net "s2", 3 0, L_0x5fd2929f2520;  1 drivers
v0x5fd292915970_0 .net "s3", 7 0, L_0x5fd2929f2460;  1 drivers
L_0x5fd2929d2940 .part L_0x5fd2929f2460, 4, 4;
L_0x5fd2929d29e0 .part L_0x5fd2929f2460, 0, 4;
L_0x5fd2929d2ad0 .part L_0x5fd2929f2520, 2, 2;
L_0x5fd2929d2b70 .part L_0x5fd2929f2520, 0, 2;
L_0x5fd2929d2c90 .part L_0x5fd2929f25e0, 1, 1;
L_0x5fd2929d4a30 .part L_0x5fd2929f25e0, 0, 1;
S_0x5fd292915b20 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z" "L6MUX21" 3 1742, 4 65 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "SD";
    .port_info 3 /OUTPUT 1 "Z";
v0x5fd292915d80_0 .net "D0", 0 0, L_0x5fd2929d4350;  alias, 1 drivers
v0x5fd292915e40_0 .net "D1", 0 0, L_0x5fd2929d6510;  alias, 1 drivers
v0x5fd292915f00_0 .net "SD", 0 0, L_0x5fd2929d4cb0;  1 drivers
v0x5fd292915fd0_0 .net "Z", 0 0, L_0x5fd2929d4bb0;  1 drivers
L_0x5fd2929d4bb0 .functor MUXZ 1, L_0x5fd2929d4350, L_0x5fd2929d6510, L_0x5fd2929d4cb0, C4<>;
S_0x5fd292916140 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z" "PFUMX" 3 1750, 4 179 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ALUT";
    .port_info 1 /INPUT 1 "BLUT";
    .port_info 2 /INPUT 1 "C0";
    .port_info 3 /OUTPUT 1 "Z";
v0x5fd2929163f0_0 .net "ALUT", 0 0, L_0x5fd2929d59f0;  alias, 1 drivers
v0x5fd2929164b0_0 .net "BLUT", 0 0, L_0x5fd2929f29e0;  alias, 1 drivers
v0x5fd292916570_0 .net "C0", 0 0, L_0x5fd2929d43f0;  1 drivers
v0x5fd292916640_0 .net "Z", 0 0, L_0x5fd2929d4350;  alias, 1 drivers
L_0x5fd2929d4350 .functor MUXZ 1, L_0x5fd2929f29e0, L_0x5fd2929d59f0, L_0x5fd2929d43f0, C4<>;
S_0x5fd2929167a0 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z" "LUT4" 3 1760, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292916980 .param/l "INIT" 0 4 5, C4<1000000000000000>;
v0x5fd292916c00_0 .net "A", 0 0, L_0x5fd2929d5b80;  1 drivers
v0x5fd292916cc0_0 .net "B", 0 0, L_0x5fd2929d4eb0;  1 drivers
v0x5fd292916d80_0 .net "C", 0 0, L_0x5fd2929d4fa0;  1 drivers
v0x5fd292916e50_0 .net "D", 0 0, L_0x5fd2929d5090;  1 drivers
v0x5fd292916f10_0 .net "Z", 0 0, L_0x5fd2929d59f0;  alias, 1 drivers
L_0x70c79cbbd288 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v0x5fd292916fb0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbd288;  1 drivers
v0x5fd292917070_0 .net *"_ivl_13", 1 0, L_0x5fd2929d4990;  1 drivers
v0x5fd292917150_0 .net *"_ivl_15", 1 0, L_0x5fd2929d55f0;  1 drivers
v0x5fd292917230_0 .net *"_ivl_19", 0 0, L_0x5fd2929d5810;  1 drivers
L_0x70c79cbbd2d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd292917310_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbd2d0;  1 drivers
v0x5fd2929173f0_0 .net *"_ivl_21", 0 0, L_0x5fd2929d5950;  1 drivers
v0x5fd2929174d0_0 .net *"_ivl_7", 3 0, L_0x5fd2929d4660;  1 drivers
v0x5fd2929175b0_0 .net *"_ivl_9", 3 0, L_0x5fd2929d4750;  1 drivers
v0x5fd292917690_0 .net "s1", 1 0, L_0x5fd2929d56d0;  1 drivers
v0x5fd292917770_0 .net "s2", 3 0, L_0x5fd2929d47f0;  1 drivers
v0x5fd292917850_0 .net "s3", 7 0, L_0x5fd2929d44c0;  1 drivers
L_0x5fd2929d44c0 .functor MUXZ 8, L_0x70c79cbbd2d0, L_0x70c79cbbd288, L_0x5fd2929d5090, C4<>;
L_0x5fd2929d4660 .part L_0x5fd2929d44c0, 4, 4;
L_0x5fd2929d4750 .part L_0x5fd2929d44c0, 0, 4;
L_0x5fd2929d47f0 .functor MUXZ 4, L_0x5fd2929d4750, L_0x5fd2929d4660, L_0x5fd2929d4fa0, C4<>;
L_0x5fd2929d4990 .part L_0x5fd2929d47f0, 2, 2;
L_0x5fd2929d55f0 .part L_0x5fd2929d47f0, 0, 2;
L_0x5fd2929d56d0 .functor MUXZ 2, L_0x5fd2929d55f0, L_0x5fd2929d4990, L_0x5fd2929d4eb0, C4<>;
L_0x5fd2929d5810 .part L_0x5fd2929d56d0, 1, 1;
L_0x5fd2929d5950 .part L_0x5fd2929d56d0, 0, 1;
L_0x5fd2929d59f0 .functor MUXZ 1, L_0x5fd2929d5950, L_0x5fd2929d5810, L_0x5fd2929d5b80, C4<>;
S_0x5fd292917a00 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z" "LUT4" 3 1771, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292917b90 .param/l "INIT" 0 4 5, C4<0000000000000000>;
L_0x70c79cbbd318 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f27a0 .functor BUFT 8, L_0x70c79cbbd318, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f2860 .functor BUFT 4, L_0x5fd2929d5220, C4<0000>, C4<0000>, C4<0000>;
L_0x5fd2929f2920 .functor BUFT 2, L_0x5fd2929d53b0, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f29e0 .functor BUFT 1, L_0x5fd2929d6380, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbd360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292917e10_0 .net "A", 0 0, L_0x70c79cbbd360;  1 drivers
L_0x70c79cbbd3a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292917ed0_0 .net "B", 0 0, L_0x70c79cbbd3a8;  1 drivers
L_0x70c79cbbd3f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292917f90_0 .net "C", 0 0, L_0x70c79cbbd3f0;  1 drivers
L_0x70c79cbbd438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292918060_0 .net "D", 0 0, L_0x70c79cbbd438;  1 drivers
v0x5fd292918120_0 .net "Z", 0 0, L_0x5fd2929f29e0;  alias, 1 drivers
v0x5fd2929181c0_0 .net *"_ivl_13", 1 0, L_0x5fd2929d5310;  1 drivers
v0x5fd292918280_0 .net *"_ivl_15", 1 0, L_0x5fd2929d53b0;  1 drivers
v0x5fd292918360_0 .net *"_ivl_19", 0 0, L_0x5fd2929d54d0;  1 drivers
v0x5fd292918440_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbd318;  1 drivers
v0x5fd292918520_0 .net *"_ivl_21", 0 0, L_0x5fd2929d6380;  1 drivers
v0x5fd292918600_0 .net *"_ivl_7", 3 0, L_0x5fd2929d5180;  1 drivers
v0x5fd2929186e0_0 .net *"_ivl_9", 3 0, L_0x5fd2929d5220;  1 drivers
v0x5fd2929187c0_0 .net "s1", 1 0, L_0x5fd2929f2920;  1 drivers
v0x5fd2929188a0_0 .net "s2", 3 0, L_0x5fd2929f2860;  1 drivers
v0x5fd292918980_0 .net "s3", 7 0, L_0x5fd2929f27a0;  1 drivers
L_0x5fd2929d5180 .part L_0x5fd2929f27a0, 4, 4;
L_0x5fd2929d5220 .part L_0x5fd2929f27a0, 0, 4;
L_0x5fd2929d5310 .part L_0x5fd2929f2860, 2, 2;
L_0x5fd2929d53b0 .part L_0x5fd2929f2860, 0, 2;
L_0x5fd2929d54d0 .part L_0x5fd2929f2920, 1, 1;
L_0x5fd2929d6380 .part L_0x5fd2929f2920, 0, 1;
S_0x5fd292918b30 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z" "PFUMX" 3 1780, 4 179 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ALUT";
    .port_info 1 /INPUT 1 "BLUT";
    .port_info 2 /INPUT 1 "C0";
    .port_info 3 /OUTPUT 1 "Z";
v0x5fd292918d90_0 .net "ALUT", 0 0, L_0x5fd2929f2d20;  alias, 1 drivers
v0x5fd292918e50_0 .net "BLUT", 0 0, L_0x5fd2929f3060;  alias, 1 drivers
v0x5fd292918f10_0 .net "C0", 0 0, L_0x5fd2929d6670;  1 drivers
v0x5fd292918fe0_0 .net "Z", 0 0, L_0x5fd2929d6510;  alias, 1 drivers
L_0x5fd2929d6510 .functor MUXZ 1, L_0x5fd2929f3060, L_0x5fd2929f2d20, L_0x5fd2929d6670, C4<>;
S_0x5fd292919140 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z" "LUT4" 3 1790, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292919320 .param/l "INIT" 0 4 5, C4<1111111111111111>;
L_0x70c79cbbd480 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f2ae0 .functor BUFT 8, L_0x70c79cbbd480, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f2ba0 .functor BUFT 4, L_0x5fd2929d5d70, C4<0000>, C4<0000>, C4<0000>;
L_0x5fd2929f2c60 .functor BUFT 2, L_0x5fd2929d5f60, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f2d20 .functor BUFT 1, L_0x5fd2929d6180, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbd4c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929195a0_0 .net "A", 0 0, L_0x70c79cbbd4c8;  1 drivers
L_0x70c79cbbd510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292919660_0 .net "B", 0 0, L_0x70c79cbbd510;  1 drivers
L_0x70c79cbbd558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292919720_0 .net "C", 0 0, L_0x70c79cbbd558;  1 drivers
L_0x70c79cbbd5a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929197f0_0 .net "D", 0 0, L_0x70c79cbbd5a0;  1 drivers
v0x5fd2929198b0_0 .net "Z", 0 0, L_0x5fd2929f2d20;  alias, 1 drivers
v0x5fd292919950_0 .net *"_ivl_13", 1 0, L_0x5fd2929d5e90;  1 drivers
v0x5fd292919a10_0 .net *"_ivl_15", 1 0, L_0x5fd2929d5f60;  1 drivers
v0x5fd292919af0_0 .net *"_ivl_19", 0 0, L_0x5fd2929d60b0;  1 drivers
v0x5fd292919bd0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbd480;  1 drivers
v0x5fd292919cb0_0 .net *"_ivl_21", 0 0, L_0x5fd2929d6180;  1 drivers
v0x5fd292919d90_0 .net *"_ivl_7", 3 0, L_0x5fd2929d5c70;  1 drivers
v0x5fd292919e70_0 .net *"_ivl_9", 3 0, L_0x5fd2929d5d70;  1 drivers
v0x5fd292919f50_0 .net "s1", 1 0, L_0x5fd2929f2c60;  1 drivers
v0x5fd29291a030_0 .net "s2", 3 0, L_0x5fd2929f2ba0;  1 drivers
v0x5fd29291a110_0 .net "s3", 7 0, L_0x5fd2929f2ae0;  1 drivers
L_0x5fd2929d5c70 .part L_0x5fd2929f2ae0, 4, 4;
L_0x5fd2929d5d70 .part L_0x5fd2929f2ae0, 0, 4;
L_0x5fd2929d5e90 .part L_0x5fd2929f2ba0, 2, 2;
L_0x5fd2929d5f60 .part L_0x5fd2929f2ba0, 0, 2;
L_0x5fd2929d60b0 .part L_0x5fd2929f2c60, 1, 1;
L_0x5fd2929d6180 .part L_0x5fd2929f2c60, 0, 1;
S_0x5fd29291a2c0 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z" "LUT4" 3 1801, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29291a450 .param/l "INIT" 0 4 5, C4<1111111111111111>;
L_0x70c79cbbd5e8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929f2e20 .functor BUFT 8, L_0x70c79cbbd5e8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fd2929f2ee0 .functor BUFT 4, L_0x5fd2929d6f30, C4<0000>, C4<0000>, C4<0000>;
L_0x5fd2929f2fa0 .functor BUFT 2, L_0x5fd2929d7120, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f3060 .functor BUFT 1, L_0x5fd2929d7340, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbd630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29291a6d0_0 .net "A", 0 0, L_0x70c79cbbd630;  1 drivers
L_0x70c79cbbd678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29291a790_0 .net "B", 0 0, L_0x70c79cbbd678;  1 drivers
L_0x70c79cbbd6c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29291a850_0 .net "C", 0 0, L_0x70c79cbbd6c0;  1 drivers
L_0x70c79cbbd708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29291a920_0 .net "D", 0 0, L_0x70c79cbbd708;  1 drivers
v0x5fd29291a9e0_0 .net "Z", 0 0, L_0x5fd2929f3060;  alias, 1 drivers
v0x5fd29291aa80_0 .net *"_ivl_13", 1 0, L_0x5fd2929d7050;  1 drivers
v0x5fd29291ab40_0 .net *"_ivl_15", 1 0, L_0x5fd2929d7120;  1 drivers
v0x5fd29291ac20_0 .net *"_ivl_19", 0 0, L_0x5fd2929d7270;  1 drivers
v0x5fd29291ad00_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbd5e8;  1 drivers
v0x5fd29291ade0_0 .net *"_ivl_21", 0 0, L_0x5fd2929d7340;  1 drivers
v0x5fd29291aec0_0 .net *"_ivl_7", 3 0, L_0x5fd2929d6e30;  1 drivers
v0x5fd29291afa0_0 .net *"_ivl_9", 3 0, L_0x5fd2929d6f30;  1 drivers
v0x5fd29291b080_0 .net "s1", 1 0, L_0x5fd2929f2fa0;  1 drivers
v0x5fd29291b160_0 .net "s2", 3 0, L_0x5fd2929f2ee0;  1 drivers
v0x5fd29291b240_0 .net "s3", 7 0, L_0x5fd2929f2e20;  1 drivers
L_0x5fd2929d6e30 .part L_0x5fd2929f2e20, 4, 4;
L_0x5fd2929d6f30 .part L_0x5fd2929f2e20, 0, 4;
L_0x5fd2929d7050 .part L_0x5fd2929f2ee0, 2, 2;
L_0x5fd2929d7120 .part L_0x5fd2929f2ee0, 0, 2;
L_0x5fd2929d7270 .part L_0x5fd2929f2fa0, 1, 1;
L_0x5fd2929d7340 .part L_0x5fd2929f2fa0, 0, 1;
S_0x5fd29291b3f0 .scope module, "control0.lsb_B_PFUMX_C0_Z_L6MUX21_SD_Z_LUT4_Z" "LUT4" 3 1812, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29291b580 .param/l "INIT" 0 4 5, C4<0000111100000000>;
L_0x5fd2929f3160 .functor BUFT 2, L_0x5fd2929d7b20, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f3220 .functor BUFT 1, L_0x5fd2929d7ca0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbd7e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29291b800_0 .net "A", 0 0, L_0x70c79cbbd7e0;  1 drivers
L_0x70c79cbbd828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29291b8c0_0 .net "B", 0 0, L_0x70c79cbbd828;  1 drivers
v0x5fd29291b980_0 .net "C", 0 0, L_0x5fd2929d7e40;  1 drivers
v0x5fd29291ba50_0 .net "D", 0 0, L_0x5fd2929d7f30;  1 drivers
v0x5fd29291bb10_0 .net "Z", 0 0, L_0x5fd2929f3220;  1 drivers
L_0x70c79cbbd750 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v0x5fd29291bbd0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbd750;  1 drivers
v0x5fd29291bcb0_0 .net *"_ivl_13", 1 0, L_0x5fd2929d7a30;  1 drivers
v0x5fd29291bd90_0 .net *"_ivl_15", 1 0, L_0x5fd2929d7b20;  1 drivers
v0x5fd29291be70_0 .net *"_ivl_19", 0 0, L_0x5fd2929d7c00;  1 drivers
L_0x70c79cbbd798 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd29291bf50_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbd798;  1 drivers
v0x5fd29291c030_0 .net *"_ivl_21", 0 0, L_0x5fd2929d7ca0;  1 drivers
v0x5fd29291c110_0 .net *"_ivl_7", 3 0, L_0x5fd2929d7700;  1 drivers
v0x5fd29291c1f0_0 .net *"_ivl_9", 3 0, L_0x5fd2929d77f0;  1 drivers
v0x5fd29291c2d0_0 .net "s1", 1 0, L_0x5fd2929f3160;  1 drivers
v0x5fd29291c3b0_0 .net "s2", 3 0, L_0x5fd2929d7890;  1 drivers
v0x5fd29291c490_0 .net "s3", 7 0, L_0x5fd2929d7560;  1 drivers
L_0x5fd2929d7560 .functor MUXZ 8, L_0x70c79cbbd798, L_0x70c79cbbd750, L_0x5fd2929d7f30, C4<>;
L_0x5fd2929d7700 .part L_0x5fd2929d7560, 4, 4;
L_0x5fd2929d77f0 .part L_0x5fd2929d7560, 0, 4;
L_0x5fd2929d7890 .functor MUXZ 4, L_0x5fd2929d77f0, L_0x5fd2929d7700, L_0x5fd2929d7e40, C4<>;
L_0x5fd2929d7a30 .part L_0x5fd2929d7890, 2, 2;
L_0x5fd2929d7b20 .part L_0x5fd2929d7890, 0, 2;
L_0x5fd2929d7c00 .part L_0x5fd2929f3160, 1, 1;
L_0x5fd2929d7ca0 .part L_0x5fd2929f3160, 0, 1;
S_0x5fd29291c610 .scope module, "control0.lsb_B_TRELLIS_FF_Q" "TRELLIS_FF" 3 1827, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29291c7a0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29291c7e0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29291c820 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29291c860 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29291c8a0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29291c8e0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29291c920 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbd8b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929d6920 .functor BUFZ 1, L_0x70c79cbbd8b8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929d69f0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29291d400_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29291d4e0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29291d5a0_0 .net "DI", 0 0, L_0x5fd2929d6ae0;  1 drivers
v0x5fd29291d640_0 .net "LSR", 0 0, L_0x70c79cbbd8b8;  1 drivers
o0x70c79cec9de8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29291d6e0_0 .net "M", 0 0, o0x70c79cec9de8;  0 drivers
v0x5fd29291d7f0_0 .var "Q", 0 0;
v0x5fd29291d8e0_0 .net "muxce", 0 0, L_0x5fd2929d6880;  1 drivers
v0x5fd29291d9a0_0 .net "muxclk", 0 0, L_0x5fd2929d69f0;  1 drivers
v0x5fd29291da60_0 .net "muxlsr", 0 0, L_0x5fd2929d6920;  1 drivers
L_0x70c79cbbd870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29291dbb0_0 .net "srval", 0 0, L_0x70c79cbbd870;  1 drivers
S_0x5fd29291cde0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29291c610;
 .timescale -9 -12;
L_0x5fd2929d6880 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29291cfe0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29291c610;
 .timescale -9 -12;
S_0x5fd29291d1e0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29291c610;
 .timescale -9 -12;
E_0x5fd29291d3c0 .event posedge, v0x5fd29291d9a0_0;
S_0x5fd29291dd70 .scope module, "control0.reset_TRELLIS_FF_Q" "TRELLIS_FF" 3 1842, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29291df00 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29291df40 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd29291df80 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29291dfc0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29291e000 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29291e040 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29291e080 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbd948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929d6d80 .functor BUFZ 1, L_0x70c79cbbd948, C4<0>, C4<0>, C4<0>;
L_0x5fd2929d8760 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29291eaf0_0 .net "CE", 0 0, L_0x5fd2929f37b0;  alias, 1 drivers
v0x5fd29291ec00_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29291ecc0_0 .net "DI", 0 0, L_0x5fd2929f3330;  alias, 1 drivers
v0x5fd29291ed60_0 .net "LSR", 0 0, L_0x70c79cbbd948;  1 drivers
o0x70c79ceca058 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29291ee00_0 .net "M", 0 0, o0x70c79ceca058;  0 drivers
v0x5fd29291ef10_0 .var "Q", 0 0;
v0x5fd29291efb0_0 .net "muxce", 0 0, L_0x5fd2929d6bd0;  1 drivers
v0x5fd29291f070_0 .net "muxclk", 0 0, L_0x5fd2929d8760;  1 drivers
v0x5fd29291f130_0 .net "muxlsr", 0 0, L_0x5fd2929d6d80;  1 drivers
L_0x70c79cbbd900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29291f280_0 .net "srval", 0 0, L_0x70c79cbbd900;  1 drivers
S_0x5fd29291e4d0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29291dd70;
 .timescale -9 -12;
L_0x5fd2929d6bd0 .functor BUFZ 1, L_0x5fd2929f37b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29291e6d0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29291dd70;
 .timescale -9 -12;
S_0x5fd29291e8d0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29291dd70;
 .timescale -9 -12;
E_0x5fd29291eab0 .event posedge, v0x5fd29291f070_0;
S_0x5fd29291f440 .scope module, "control0.reset_TRELLIS_FF_Q_DI_LUT4_Z" "LUT4" 3 1853, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29291f5d0 .param/l "INIT" 0 4 5, C4<1100110011000011>;
L_0x5fd2929f3330 .functor BUFT 1, L_0x5fd2929d9190, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbda20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29291f810_0 .net "A", 0 0, L_0x70c79cbbda20;  1 drivers
v0x5fd29291f8d0_0 .net "B", 0 0, L_0x5fd2929d9230;  1 drivers
v0x5fd29291f990_0 .net "C", 0 0, L_0x5fd2929d9320;  1 drivers
v0x5fd29291fa30_0 .net "D", 0 0, L_0x5fd2929d8020;  1 drivers
v0x5fd29291faf0_0 .net "Z", 0 0, L_0x5fd2929f3330;  alias, 1 drivers
L_0x70c79cbbd990 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd29291fb90_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbd990;  1 drivers
v0x5fd29291fc50_0 .net *"_ivl_13", 1 0, L_0x5fd2929d8d80;  1 drivers
v0x5fd29291fd30_0 .net *"_ivl_15", 1 0, L_0x5fd2929d8e70;  1 drivers
v0x5fd29291fe10_0 .net *"_ivl_19", 0 0, L_0x5fd2929d9050;  1 drivers
L_0x70c79cbbd9d8 .functor BUFT 1, C4<11000011>, C4<0>, C4<0>, C4<0>;
v0x5fd29291fef0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbd9d8;  1 drivers
v0x5fd29291ffd0_0 .net *"_ivl_21", 0 0, L_0x5fd2929d9190;  1 drivers
v0x5fd2929200b0_0 .net *"_ivl_7", 3 0, L_0x5fd2929d8a50;  1 drivers
v0x5fd292920190_0 .net *"_ivl_9", 3 0, L_0x5fd2929d8b40;  1 drivers
v0x5fd292920270_0 .net "s1", 1 0, L_0x5fd2929d8f10;  1 drivers
v0x5fd292920350_0 .net "s2", 3 0, L_0x5fd2929d8be0;  1 drivers
v0x5fd292920430_0 .net "s3", 7 0, L_0x5fd2929d88b0;  1 drivers
L_0x5fd2929d88b0 .functor MUXZ 8, L_0x70c79cbbd9d8, L_0x70c79cbbd990, L_0x5fd2929d8020, C4<>;
L_0x5fd2929d8a50 .part L_0x5fd2929d88b0, 4, 4;
L_0x5fd2929d8b40 .part L_0x5fd2929d88b0, 0, 4;
L_0x5fd2929d8be0 .functor MUXZ 4, L_0x5fd2929d8b40, L_0x5fd2929d8a50, L_0x5fd2929d9320, C4<>;
L_0x5fd2929d8d80 .part L_0x5fd2929d8be0, 2, 2;
L_0x5fd2929d8e70 .part L_0x5fd2929d8be0, 0, 2;
L_0x5fd2929d8f10 .functor MUXZ 2, L_0x5fd2929d8e70, L_0x5fd2929d8d80, L_0x5fd2929d9230, C4<>;
L_0x5fd2929d9050 .part L_0x5fd2929d8f10, 1, 1;
L_0x5fd2929d9190 .part L_0x5fd2929d8f10, 0, 1;
S_0x5fd2929205e0 .scope module, "control0.sh_LUT4_C" "LUT4" 3 1864, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292920770 .param/l "INIT" 0 4 5, C4<1111111111110000>;
L_0x5fd2929f33f0 .functor BUFT 2, L_0x5fd2929d8640, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f34b0 .functor BUFT 1, L_0x5fd2929d9c00, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbdaf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929209f0_0 .net "A", 0 0, L_0x70c79cbbdaf8;  1 drivers
L_0x70c79cbbdb40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292920ab0_0 .net "B", 0 0, L_0x70c79cbbdb40;  1 drivers
v0x5fd292920b70_0 .net "C", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd292920c40_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd292920ce0_0 .net "Z", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
L_0x70c79cbbda68 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5fd292920d80_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbda68;  1 drivers
v0x5fd292920e40_0 .net *"_ivl_13", 1 0, L_0x5fd2929d8550;  1 drivers
v0x5fd292920f20_0 .net *"_ivl_15", 1 0, L_0x5fd2929d8640;  1 drivers
v0x5fd292921000_0 .net *"_ivl_19", 0 0, L_0x5fd2929d9b60;  1 drivers
L_0x70c79cbbdab0 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2929210e0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbdab0;  1 drivers
v0x5fd2929211c0_0 .net *"_ivl_21", 0 0, L_0x5fd2929d9c00;  1 drivers
v0x5fd2929212a0_0 .net *"_ivl_7", 3 0, L_0x5fd2929d8250;  1 drivers
v0x5fd292921380_0 .net *"_ivl_9", 3 0, L_0x5fd2929d8340;  1 drivers
v0x5fd292921460_0 .net "s1", 1 0, L_0x5fd2929f33f0;  1 drivers
v0x5fd292921540_0 .net "s2", 3 0, L_0x5fd2929d83e0;  1 drivers
v0x5fd292921620_0 .net "s3", 7 0, L_0x5fd2929d8110;  1 drivers
L_0x5fd2929d8110 .functor MUXZ 8, L_0x70c79cbbdab0, L_0x70c79cbbda68, v0x5fd29291ef10_0, C4<>;
L_0x5fd2929d8250 .part L_0x5fd2929d8110, 4, 4;
L_0x5fd2929d8340 .part L_0x5fd2929d8110, 0, 4;
L_0x5fd2929d83e0 .functor MUXZ 4, L_0x5fd2929d8340, L_0x5fd2929d8250, v0x5fd292922990_0, C4<>;
L_0x5fd2929d8550 .part L_0x5fd2929d83e0, 2, 2;
L_0x5fd2929d8640 .part L_0x5fd2929d83e0, 0, 2;
L_0x5fd2929d9b60 .part L_0x5fd2929f33f0, 1, 1;
L_0x5fd2929d9c00 .part L_0x5fd2929f33f0, 0, 1;
S_0x5fd2929217d0 .scope module, "control0.sh_TRELLIS_FF_Q" "TRELLIS_FF" 3 1879, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292921960 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2929219a0 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd2929219e0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292921a20 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292921a60 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292921aa0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292921ae0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbdbd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929d9dc0 .functor BUFZ 1, L_0x70c79cbbdbd0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929d9e90 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2929225c0_0 .net "CE", 0 0, L_0x5fd2929f37b0;  alias, 1 drivers
v0x5fd292922680_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292922740_0 .net "DI", 0 0, L_0x5fd2929f3570;  alias, 1 drivers
v0x5fd2929227e0_0 .net "LSR", 0 0, L_0x70c79cbbdbd0;  1 drivers
o0x70c79cecaa18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292922880_0 .net "M", 0 0, o0x70c79cecaa18;  0 drivers
v0x5fd292922990_0 .var "Q", 0 0;
v0x5fd292922a30_0 .net "muxce", 0 0, L_0x5fd2929d9cf0;  1 drivers
v0x5fd292922ad0_0 .net "muxclk", 0 0, L_0x5fd2929d9e90;  1 drivers
v0x5fd292922b90_0 .net "muxlsr", 0 0, L_0x5fd2929d9dc0;  1 drivers
L_0x70c79cbbdb88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292922ce0_0 .net "srval", 0 0, L_0x70c79cbbdb88;  1 drivers
S_0x5fd292921fa0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2929217d0;
 .timescale -9 -12;
L_0x5fd2929d9cf0 .functor BUFZ 1, L_0x5fd2929f37b0, C4<0>, C4<0>, C4<0>;
S_0x5fd2929221a0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2929217d0;
 .timescale -9 -12;
S_0x5fd2929223a0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2929217d0;
 .timescale -9 -12;
E_0x5fd292922580 .event posedge, v0x5fd292922ad0_0;
S_0x5fd292922ea0 .scope module, "control0.sh_TRELLIS_FF_Q_DI_LUT4_Z" "LUT4" 3 1890, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292923030 .param/l "INIT" 0 4 5, C4<1100110011110000>;
L_0x5fd2929f3570 .functor BUFT 1, L_0x5fd2929da890, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbdca8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929232a0_0 .net "A", 0 0, L_0x70c79cbbdca8;  1 drivers
v0x5fd292923360_0 .net "B", 0 0, L_0x5fd2929da930;  1 drivers
v0x5fd292923420_0 .net "C", 0 0, L_0x5fd2929d9410;  1 drivers
v0x5fd2929234f0_0 .net "D", 0 0, L_0x5fd2929d9500;  1 drivers
v0x5fd2929235b0_0 .net "Z", 0 0, L_0x5fd2929f3570;  alias, 1 drivers
L_0x70c79cbbdc18 .functor BUFT 1, C4<11001100>, C4<0>, C4<0>, C4<0>;
v0x5fd292923650_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbdc18;  1 drivers
v0x5fd292923710_0 .net *"_ivl_13", 1 0, L_0x5fd2929da480;  1 drivers
v0x5fd2929237f0_0 .net *"_ivl_15", 1 0, L_0x5fd2929da570;  1 drivers
v0x5fd2929238d0_0 .net *"_ivl_19", 0 0, L_0x5fd2929da750;  1 drivers
L_0x70c79cbbdc60 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd2929239b0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbdc60;  1 drivers
v0x5fd292923a90_0 .net *"_ivl_21", 0 0, L_0x5fd2929da890;  1 drivers
v0x5fd292923b70_0 .net *"_ivl_7", 3 0, L_0x5fd2929da150;  1 drivers
v0x5fd292923c50_0 .net *"_ivl_9", 3 0, L_0x5fd2929da240;  1 drivers
v0x5fd292923d30_0 .net "s1", 1 0, L_0x5fd2929da610;  1 drivers
v0x5fd292923e10_0 .net "s2", 3 0, L_0x5fd2929da2e0;  1 drivers
v0x5fd292923ef0_0 .net "s3", 7 0, L_0x5fd2929d9fb0;  1 drivers
L_0x5fd2929d9fb0 .functor MUXZ 8, L_0x70c79cbbdc60, L_0x70c79cbbdc18, L_0x5fd2929d9500, C4<>;
L_0x5fd2929da150 .part L_0x5fd2929d9fb0, 4, 4;
L_0x5fd2929da240 .part L_0x5fd2929d9fb0, 0, 4;
L_0x5fd2929da2e0 .functor MUXZ 4, L_0x5fd2929da240, L_0x5fd2929da150, L_0x5fd2929d9410, C4<>;
L_0x5fd2929da480 .part L_0x5fd2929da2e0, 2, 2;
L_0x5fd2929da570 .part L_0x5fd2929da2e0, 0, 2;
L_0x5fd2929da610 .functor MUXZ 2, L_0x5fd2929da570, L_0x5fd2929da480, L_0x5fd2929da930, C4<>;
L_0x5fd2929da750 .part L_0x5fd2929da610, 1, 1;
L_0x5fd2929da890 .part L_0x5fd2929da610, 0, 1;
S_0x5fd2929240a0 .scope module, "control0.state_TRELLIS_FF_Q" "TRELLIS_FF" 3 1906, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292924230 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000\0001";
P_0x5fd292924270 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd2929242b0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2929242f0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292924330 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292924370 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2929243b0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929d95f0 .functor BUFZ 1, v0x5fd292977eb0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929d9660 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
o0x70c79cecafe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292924e90_0 .net "CE", 0 0, o0x70c79cecafe8;  0 drivers
v0x5fd292924f70_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292925030_0 .net "DI", 0 0, L_0x5fd2929d9700;  1 drivers
v0x5fd2929250d0_0 .net "LSR", 0 0, v0x5fd292977eb0_0;  alias, 1 drivers
o0x70c79cecb078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292925170_0 .net "M", 0 0, o0x70c79cecb078;  0 drivers
v0x5fd292925280_0 .var "Q", 0 0;
L_0x70c79cbbdcf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd292925340_0 .net "muxce", 0 0, L_0x70c79cbbdcf0;  1 drivers
v0x5fd292925400_0 .net "muxclk", 0 0, L_0x5fd2929d9660;  1 drivers
v0x5fd2929254c0_0 .net "muxlsr", 0 0, L_0x5fd2929d95f0;  1 drivers
L_0x70c79cbbdd38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292925610_0 .net "srval", 0 0, L_0x70c79cbbdd38;  1 drivers
S_0x5fd292924870 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2929240a0;
 .timescale -9 -12;
S_0x5fd292924a70 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2929240a0;
 .timescale -9 -12;
S_0x5fd292924c70 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2929240a0;
 .timescale -9 -12;
E_0x5fd292924e50 .event posedge, v0x5fd292925400_0;
S_0x5fd2929257d0 .scope module, "control0.state_TRELLIS_FF_Q_1" "TRELLIS_FF" 3 1921, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292925960 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000\0001";
P_0x5fd2929259a0 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd2929259e0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292925a20 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292925a60 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292925aa0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292925ae0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929d9850 .functor BUFZ 1, v0x5fd292977eb0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929d98f0 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
o0x70c79cecb2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292926580_0 .net "CE", 0 0, o0x70c79cecb2b8;  0 drivers
v0x5fd292926660_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292926720_0 .net "DI", 0 0, L_0x5fd2929d9990;  1 drivers
v0x5fd2929267c0_0 .net "LSR", 0 0, v0x5fd292977eb0_0;  alias, 1 drivers
o0x70c79cecb318 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292926890_0 .net "M", 0 0, o0x70c79cecb318;  0 drivers
v0x5fd292926980_0 .var "Q", 0 0;
L_0x70c79cbbdd80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd292926a20_0 .net "muxce", 0 0, L_0x70c79cbbdd80;  1 drivers
v0x5fd292926ae0_0 .net "muxclk", 0 0, L_0x5fd2929d98f0;  1 drivers
v0x5fd292926ba0_0 .net "muxlsr", 0 0, L_0x5fd2929d9850;  1 drivers
L_0x70c79cbbddc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292926cf0_0 .net "srval", 0 0, L_0x70c79cbbddc8;  1 drivers
S_0x5fd292925f60 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2929257d0;
 .timescale -9 -12;
S_0x5fd292926160 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2929257d0;
 .timescale -9 -12;
S_0x5fd292926360 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2929257d0;
 .timescale -9 -12;
E_0x5fd292926540 .event posedge, v0x5fd292926ae0_0;
S_0x5fd292926eb0 .scope module, "control0.state_TRELLIS_FF_Q_2" "TRELLIS_FF" 3 1936, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292927040 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000\0001";
P_0x5fd292927080 .param/str "CLKMUX" 0 4 314, "CLK";
P_0x5fd2929270c0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292927100 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292927140 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292927180 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2929271c0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929d9ac0 .functor BUFZ 1, v0x5fd292977eb0_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929db1a0 .functor BUFZ 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
o0x70c79cecb558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292927c60_0 .net "CE", 0 0, o0x70c79cecb558;  0 drivers
v0x5fd292927d40_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292927e00_0 .net "DI", 0 0, L_0x5fd2929db210;  1 drivers
v0x5fd292927ea0_0 .net "LSR", 0 0, v0x5fd292977eb0_0;  alias, 1 drivers
o0x70c79cecb5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292927f90_0 .net "M", 0 0, o0x70c79cecb5b8;  0 drivers
v0x5fd292928030_0 .var "Q", 0 0;
L_0x70c79cbbde10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fd2929280d0_0 .net "muxce", 0 0, L_0x70c79cbbde10;  1 drivers
v0x5fd292928170_0 .net "muxclk", 0 0, L_0x5fd2929db1a0;  1 drivers
v0x5fd292928210_0 .net "muxlsr", 0 0, L_0x5fd2929d9ac0;  1 drivers
L_0x70c79cbbde58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292928340_0 .net "srval", 0 0, L_0x70c79cbbde58;  1 drivers
S_0x5fd292927640 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292926eb0;
 .timescale -9 -12;
S_0x5fd292927840 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292926eb0;
 .timescale -9 -12;
S_0x5fd292927a40 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292926eb0;
 .timescale -9 -12;
E_0x5fd292927c20 .event posedge, v0x5fd292928170_0;
S_0x5fd2929284c0 .scope module, "init_LUT4_A" "LUT4" 3 1946, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2929286a0 .param/l "INIT" 0 4 5, C4<1111110011111101>;
v0x5fd2929288e0_0 .net "A", 0 0, v0x5fd292977f50_0;  alias, 1 drivers
v0x5fd2929289a0_0 .net "B", 0 0, L_0x5fd2929dbf90;  1 drivers
v0x5fd292928a60_0 .net "C", 0 0, L_0x5fd2929dc030;  1 drivers
v0x5fd292928b00_0 .net "D", 0 0, L_0x5fd2929db440;  1 drivers
v0x5fd292928bc0_0 .net "Z", 0 0, L_0x5fd2929dbe00;  alias, 1 drivers
L_0x70c79cbbdea0 .functor BUFT 1, C4<11111100>, C4<0>, C4<0>, C4<0>;
v0x5fd292928c60_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbdea0;  1 drivers
v0x5fd292928d20_0 .net *"_ivl_13", 1 0, L_0x5fd2929daf00;  1 drivers
v0x5fd292928e00_0 .net *"_ivl_15", 1 0, L_0x5fd2929daff0;  1 drivers
v0x5fd292928ee0_0 .net *"_ivl_19", 0 0, L_0x5fd2929dbc20;  1 drivers
L_0x70c79cbbdee8 .functor BUFT 1, C4<11111101>, C4<0>, C4<0>, C4<0>;
v0x5fd292928fc0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbdee8;  1 drivers
v0x5fd2929290a0_0 .net *"_ivl_21", 0 0, L_0x5fd2929dbd60;  1 drivers
v0x5fd292929180_0 .net *"_ivl_7", 3 0, L_0x5fd2929daba0;  1 drivers
v0x5fd292929260_0 .net *"_ivl_9", 3 0, L_0x5fd2929dac90;  1 drivers
v0x5fd292929340_0 .net "s1", 1 0, L_0x5fd2929db090;  1 drivers
v0x5fd292929420_0 .net "s2", 3 0, L_0x5fd2929dad30;  1 drivers
v0x5fd292929500_0 .net "s3", 7 0, L_0x5fd2929daa50;  1 drivers
L_0x5fd2929daa50 .functor MUXZ 8, L_0x70c79cbbdee8, L_0x70c79cbbdea0, L_0x5fd2929db440, C4<>;
L_0x5fd2929daba0 .part L_0x5fd2929daa50, 4, 4;
L_0x5fd2929dac90 .part L_0x5fd2929daa50, 0, 4;
L_0x5fd2929dad30 .functor MUXZ 4, L_0x5fd2929dac90, L_0x5fd2929daba0, L_0x5fd2929dc030, C4<>;
L_0x5fd2929daf00 .part L_0x5fd2929dad30, 2, 2;
L_0x5fd2929daff0 .part L_0x5fd2929dad30, 0, 2;
L_0x5fd2929db090 .functor MUXZ 2, L_0x5fd2929daff0, L_0x5fd2929daf00, L_0x5fd2929dbf90, C4<>;
L_0x5fd2929dbc20 .part L_0x5fd2929db090, 1, 1;
L_0x5fd2929dbd60 .part L_0x5fd2929db090, 0, 1;
L_0x5fd2929dbe00 .functor MUXZ 1, L_0x5fd2929dbd60, L_0x5fd2929dbc20, v0x5fd292977f50_0, C4<>;
S_0x5fd2929296b0 .scope module, "init_LUT4_A_1" "LUT4" 3 1957, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd292929840 .param/l "INIT" 0 4 5, C4<1111111111111101>;
v0x5fd292929ac0_0 .net "A", 0 0, v0x5fd292977f50_0;  alias, 1 drivers
v0x5fd292929b90_0 .net "B", 0 0, L_0x5fd2929dccd0;  1 drivers
v0x5fd292929c30_0 .net "C", 0 0, L_0x5fd2929dc120;  1 drivers
v0x5fd292929d00_0 .net "D", 0 0, L_0x5fd2929dc210;  1 drivers
v0x5fd292929dc0_0 .net "Z", 0 0, L_0x5fd2929dcb40;  alias, 1 drivers
L_0x70c79cbbdf30 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5fd292929e60_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbdf30;  1 drivers
v0x5fd292929f20_0 .net *"_ivl_13", 1 0, L_0x5fd2929db970;  1 drivers
v0x5fd29292a000_0 .net *"_ivl_15", 1 0, L_0x5fd2929dba60;  1 drivers
v0x5fd29292a0e0_0 .net *"_ivl_19", 0 0, L_0x5fd2929dc960;  1 drivers
L_0x70c79cbbdf78 .functor BUFT 1, C4<11111101>, C4<0>, C4<0>, C4<0>;
v0x5fd29292a1c0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbdf78;  1 drivers
v0x5fd29292a2a0_0 .net *"_ivl_21", 0 0, L_0x5fd2929dcaa0;  1 drivers
v0x5fd29292a380_0 .net *"_ivl_7", 3 0, L_0x5fd2929db670;  1 drivers
v0x5fd29292a460_0 .net *"_ivl_9", 3 0, L_0x5fd2929db760;  1 drivers
v0x5fd29292a540_0 .net "s1", 1 0, L_0x5fd2929dbb00;  1 drivers
v0x5fd29292a620_0 .net "s2", 3 0, L_0x5fd2929db800;  1 drivers
v0x5fd29292a700_0 .net "s3", 7 0, L_0x5fd2929db530;  1 drivers
L_0x5fd2929db530 .functor MUXZ 8, L_0x70c79cbbdf78, L_0x70c79cbbdf30, L_0x5fd2929dc210, C4<>;
L_0x5fd2929db670 .part L_0x5fd2929db530, 4, 4;
L_0x5fd2929db760 .part L_0x5fd2929db530, 0, 4;
L_0x5fd2929db800 .functor MUXZ 4, L_0x5fd2929db760, L_0x5fd2929db670, L_0x5fd2929dc120, C4<>;
L_0x5fd2929db970 .part L_0x5fd2929db800, 2, 2;
L_0x5fd2929dba60 .part L_0x5fd2929db800, 0, 2;
L_0x5fd2929dbb00 .functor MUXZ 2, L_0x5fd2929dba60, L_0x5fd2929db970, L_0x5fd2929dccd0, C4<>;
L_0x5fd2929dc960 .part L_0x5fd2929dbb00, 1, 1;
L_0x5fd2929dcaa0 .part L_0x5fd2929dbb00, 0, 1;
L_0x5fd2929dcb40 .functor MUXZ 1, L_0x5fd2929dcaa0, L_0x5fd2929dc960, v0x5fd292977f50_0, C4<>;
S_0x5fd29292a8b0 .scope module, "lsr0.s_A_TRELLIS_FF_Q" "TRELLIS_FF" 3 1973, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29292aa40 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29292aa80 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29292aac0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29292ab00 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29292ab40 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29292ab80 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29292abc0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929dc370 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929dc3e0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29292b6a0_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd29292b7b0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29292b870_0 .net "DI", 0 0, L_0x5fd2929dc450;  1 drivers
v0x5fd29292b910_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cecbf78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29292c1c0_0 .net "M", 0 0, o0x70c79cecbf78;  0 drivers
v0x5fd29292c260_0 .var "Q", 0 0;
v0x5fd29292c320_0 .net "muxce", 0 0, L_0x5fd2929dc300;  1 drivers
v0x5fd29292c3e0_0 .net "muxclk", 0 0, L_0x5fd2929dc3e0;  1 drivers
v0x5fd29292c4a0_0 .net "muxlsr", 0 0, L_0x5fd2929dc370;  1 drivers
L_0x70c79cbbdfc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29292c5f0_0 .net "srval", 0 0, L_0x70c79cbbdfc0;  1 drivers
S_0x5fd29292b080 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29292a8b0;
 .timescale -9 -12;
L_0x5fd2929dc300 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29292b280 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29292a8b0;
 .timescale -9 -12;
S_0x5fd29292b480 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29292a8b0;
 .timescale -9 -12;
E_0x5fd29292b660 .event posedge, v0x5fd29292c3e0_0;
S_0x5fd29292c7b0 .scope module, "lsr0.s_A_TRELLIS_FF_Q_1" "TRELLIS_FF" 3 1989, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29292c990 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29292c9d0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29292ca10 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29292ca50 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29292ca90 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29292cad0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29292cb10 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929dc560 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929dc5d0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29292d580_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd29292d640_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29292d700_0 .net "DI", 0 0, L_0x5fd2929dc670;  1 drivers
v0x5fd29292d7a0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cecc1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29292d840_0 .net "M", 0 0, o0x70c79cecc1e8;  0 drivers
v0x5fd29292d930_0 .var "Q", 0 0;
v0x5fd29292d9f0_0 .net "muxce", 0 0, L_0x5fd2929dc4f0;  1 drivers
v0x5fd29292dab0_0 .net "muxclk", 0 0, L_0x5fd2929dc5d0;  1 drivers
v0x5fd29292db70_0 .net "muxlsr", 0 0, L_0x5fd2929dc560;  1 drivers
L_0x70c79cbbe008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29292dcc0_0 .net "srval", 0 0, L_0x70c79cbbe008;  1 drivers
S_0x5fd29292cf60 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29292c7b0;
 .timescale -9 -12;
L_0x5fd2929dc4f0 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29292d160 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29292c7b0;
 .timescale -9 -12;
S_0x5fd29292d360 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29292c7b0;
 .timescale -9 -12;
E_0x5fd29292d540 .event posedge, v0x5fd29292dab0_0;
S_0x5fd29292de80 .scope module, "lsr0.s_A_TRELLIS_FF_Q_10" "TRELLIS_FF" 3 2005, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29292e820 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29292e860 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29292e8a0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29292e8e0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29292e920 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29292e960 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29292e9a0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929dc810 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929dd590 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29292f3f0_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd29292f540_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29292f600_0 .net "DI", 0 0, L_0x5fd2929dd600;  1 drivers
v0x5fd29292f6a0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cecc458 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29292f740_0 .net "M", 0 0, o0x70c79cecc458;  0 drivers
v0x5fd29292f7e0_0 .var "Q", 0 0;
v0x5fd29292f8a0_0 .net "muxce", 0 0, L_0x5fd2929dc740;  1 drivers
v0x5fd29292f960_0 .net "muxclk", 0 0, L_0x5fd2929dd590;  1 drivers
v0x5fd29292fa20_0 .net "muxlsr", 0 0, L_0x5fd2929dc810;  1 drivers
L_0x70c79cbbe050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29292fb70_0 .net "srval", 0 0, L_0x70c79cbbe050;  1 drivers
S_0x5fd29292edd0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29292de80;
 .timescale -9 -12;
L_0x5fd2929dc740 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29292efd0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29292de80;
 .timescale -9 -12;
S_0x5fd29292f1d0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29292de80;
 .timescale -9 -12;
E_0x5fd29292f3b0 .event posedge, v0x5fd29292f960_0;
S_0x5fd29292fd30 .scope module, "lsr0.s_A_TRELLIS_FF_Q_11" "TRELLIS_FF" 3 2021, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29292fec0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29292ff00 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29292ff40 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29292ff80 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29292ffc0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292930000 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292930040 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929dd7a0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929dd840 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292930ae0_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd292930ba0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292930c60_0 .net "DI", 0 0, L_0x5fd2929dd8e0;  1 drivers
v0x5fd292930d00_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cecc6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292930da0_0 .net "M", 0 0, o0x70c79cecc6c8;  0 drivers
v0x5fd292930e90_0 .var "Q", 0 0;
v0x5fd292930f50_0 .net "muxce", 0 0, L_0x5fd2929dd6d0;  1 drivers
v0x5fd292931010_0 .net "muxclk", 0 0, L_0x5fd2929dd840;  1 drivers
v0x5fd2929310d0_0 .net "muxlsr", 0 0, L_0x5fd2929dd7a0;  1 drivers
L_0x70c79cbbe098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292931220_0 .net "srval", 0 0, L_0x70c79cbbe098;  1 drivers
S_0x5fd2929304c0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29292fd30;
 .timescale -9 -12;
L_0x5fd2929dd6d0 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2929306c0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29292fd30;
 .timescale -9 -12;
S_0x5fd2929308c0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29292fd30;
 .timescale -9 -12;
E_0x5fd292930aa0 .event posedge, v0x5fd292931010_0;
S_0x5fd2929313e0 .scope module, "lsr0.s_A_TRELLIS_FF_Q_12" "TRELLIS_FF" 3 2037, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292931570 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2929315b0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2929315f0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292931630 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292931670 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2929316b0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2929316f0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929dce90 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929dcf30 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292932190_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd292932250_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292932310_0 .net "DI", 0 0, L_0x5fd2929dcfd0;  1 drivers
v0x5fd2929323b0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cecc938 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292932450_0 .net "M", 0 0, o0x70c79cecc938;  0 drivers
v0x5fd292932540_0 .var "Q", 0 0;
v0x5fd292932600_0 .net "muxce", 0 0, L_0x5fd2929dcdc0;  1 drivers
v0x5fd2929326c0_0 .net "muxclk", 0 0, L_0x5fd2929dcf30;  1 drivers
v0x5fd292932780_0 .net "muxlsr", 0 0, L_0x5fd2929dce90;  1 drivers
L_0x70c79cbbe0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929328d0_0 .net "srval", 0 0, L_0x70c79cbbe0e0;  1 drivers
S_0x5fd292931b70 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2929313e0;
 .timescale -9 -12;
L_0x5fd2929dcdc0 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292931d70 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2929313e0;
 .timescale -9 -12;
S_0x5fd292931f70 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2929313e0;
 .timescale -9 -12;
E_0x5fd292932150 .event posedge, v0x5fd2929326c0_0;
S_0x5fd292932a90 .scope module, "lsr0.s_A_TRELLIS_FF_Q_13" "TRELLIS_FF" 3 2053, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292932c20 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292932c60 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292932ca0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292932ce0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292932d20 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292932d60 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292932da0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929dd170 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929dd210 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292933840_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd292933900_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2929339c0_0 .net "DI", 0 0, L_0x5fd2929dd2b0;  1 drivers
v0x5fd292933a60_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79ceccba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292933b00_0 .net "M", 0 0, o0x70c79ceccba8;  0 drivers
v0x5fd292933bf0_0 .var "Q", 0 0;
v0x5fd292933cb0_0 .net "muxce", 0 0, L_0x5fd2929dd0a0;  1 drivers
v0x5fd292933d70_0 .net "muxclk", 0 0, L_0x5fd2929dd210;  1 drivers
v0x5fd292933e30_0 .net "muxlsr", 0 0, L_0x5fd2929dd170;  1 drivers
L_0x70c79cbbe128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292933f80_0 .net "srval", 0 0, L_0x70c79cbbe128;  1 drivers
S_0x5fd292933220 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292932a90;
 .timescale -9 -12;
L_0x5fd2929dd0a0 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292933420 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292932a90;
 .timescale -9 -12;
S_0x5fd292933620 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292932a90;
 .timescale -9 -12;
E_0x5fd292933800 .event posedge, v0x5fd292933d70_0;
S_0x5fd292934140 .scope module, "lsr0.s_A_TRELLIS_FF_Q_14" "TRELLIS_FF" 3 2069, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2929342d0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292934310 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292934350 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292934390 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2929343d0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292934410 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292934450 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929dd450 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929dd4f0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292934ef0_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd292934fb0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292935070_0 .net "DI", 0 0, L_0x5fd2929de1a0;  1 drivers
v0x5fd292935110_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cecce18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2929351b0_0 .net "M", 0 0, o0x70c79cecce18;  0 drivers
v0x5fd2929352a0_0 .var "Q", 0 0;
v0x5fd292935360_0 .net "muxce", 0 0, L_0x5fd2929dd380;  1 drivers
v0x5fd292935420_0 .net "muxclk", 0 0, L_0x5fd2929dd4f0;  1 drivers
v0x5fd2929354e0_0 .net "muxlsr", 0 0, L_0x5fd2929dd450;  1 drivers
L_0x70c79cbbe170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929355a0_0 .net "srval", 0 0, L_0x70c79cbbe170;  1 drivers
S_0x5fd2929348d0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292934140;
 .timescale -9 -12;
L_0x5fd2929dd380 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292934ad0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292934140;
 .timescale -9 -12;
S_0x5fd292934cd0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292934140;
 .timescale -9 -12;
E_0x5fd292934eb0 .event posedge, v0x5fd292935420_0;
S_0x5fd292935760 .scope module, "lsr0.s_A_TRELLIS_FF_Q_15" "TRELLIS_FF" 3 2085, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2929358f0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292935930 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292935970 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2929359b0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2929359f0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292935a30 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292935a70 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929de340 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929de3e0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292936510_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd2929365d0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292936690_0 .net "DI", 0 0, L_0x5fd2929de480;  1 drivers
v0x5fd292936730_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cecd088 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2929367d0_0 .net "M", 0 0, o0x70c79cecd088;  0 drivers
v0x5fd2929368c0_0 .var "Q", 0 0;
v0x5fd292936980_0 .net "muxce", 0 0, L_0x5fd2929de270;  1 drivers
v0x5fd292936a40_0 .net "muxclk", 0 0, L_0x5fd2929de3e0;  1 drivers
v0x5fd292936b00_0 .net "muxlsr", 0 0, L_0x5fd2929de340;  1 drivers
L_0x70c79cbbe1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292936c50_0 .net "srval", 0 0, L_0x70c79cbbe1b8;  1 drivers
S_0x5fd292935ef0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292935760;
 .timescale -9 -12;
L_0x5fd2929de270 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2929360f0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292935760;
 .timescale -9 -12;
S_0x5fd2929362f0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292935760;
 .timescale -9 -12;
E_0x5fd2929364d0 .event posedge, v0x5fd292936a40_0;
S_0x5fd292936e10 .scope module, "lsr0.s_A_TRELLIS_FF_Q_16" "TRELLIS_FF" 3 2101, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292936fa0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292936fe0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292937020 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292937060 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2929370a0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2929370e0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292937120 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929dda80 .functor BUFZ 1, L_0x5fd2929f36f0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ddbb0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292937bc0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292937cd0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292937d90_0 .net "DI", 0 0, L_0x5fd2929ddc50;  1 drivers
v0x5fd292937e30_0 .net "LSR", 0 0, L_0x5fd2929f36f0;  alias, 1 drivers
o0x70c79cecd328 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292937ed0_0 .net "M", 0 0, o0x70c79cecd328;  0 drivers
v0x5fd292937fe0_0 .var "Q", 0 0;
v0x5fd2929380a0_0 .net "muxce", 0 0, L_0x5fd2929dd9b0;  1 drivers
v0x5fd292938160_0 .net "muxclk", 0 0, L_0x5fd2929ddbb0;  1 drivers
v0x5fd292938220_0 .net "muxlsr", 0 0, L_0x5fd2929dda80;  1 drivers
L_0x70c79cbbe200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292938370_0 .net "srval", 0 0, L_0x70c79cbbe200;  1 drivers
S_0x5fd2929375a0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292936e10;
 .timescale -9 -12;
L_0x5fd2929dd9b0 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd2929377a0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292936e10;
 .timescale -9 -12;
S_0x5fd2929379a0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292936e10;
 .timescale -9 -12;
E_0x5fd292937b80 .event posedge, v0x5fd292938160_0;
S_0x5fd292938530 .scope module, "lsr0.s_A_TRELLIS_FF_Q_17" "TRELLIS_FF" 3 2116, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2929386c0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292938700 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292938740 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292938780 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2929387c0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292938800 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292938840 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929dddf0 .functor BUFZ 1, L_0x70c79cbbe290, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ddec0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2929392b0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292939370_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292939430_0 .net "DI", 0 0, L_0x5fd2929ddf60;  1 drivers
v0x5fd2929394d0_0 .net "LSR", 0 0, L_0x70c79cbbe290;  1 drivers
o0x70c79cecd5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292939570_0 .net "M", 0 0, o0x70c79cecd5c8;  0 drivers
v0x5fd292939680_0 .var "Q", 0 0;
v0x5fd292939740_0 .net "muxce", 0 0, L_0x5fd2929ddd20;  1 drivers
v0x5fd292939800_0 .net "muxclk", 0 0, L_0x5fd2929ddec0;  1 drivers
v0x5fd2929398c0_0 .net "muxlsr", 0 0, L_0x5fd2929dddf0;  1 drivers
L_0x70c79cbbe248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292939a10_0 .net "srval", 0 0, L_0x70c79cbbe248;  1 drivers
S_0x5fd292938c90 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292938530;
 .timescale -9 -12;
L_0x5fd2929ddd20 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292938e90 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292938530;
 .timescale -9 -12;
S_0x5fd292939090 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292938530;
 .timescale -9 -12;
E_0x5fd292939270 .event posedge, v0x5fd292939800_0;
S_0x5fd292939bd0 .scope module, "lsr0.s_A_TRELLIS_FF_Q_18" "TRELLIS_FF" 3 2131, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292939d60 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292939da0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292939de0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292939e20 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292939e60 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292939ea0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292939ee0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929de0f0 .functor BUFZ 1, L_0x70c79cbbe320, C4<0>, C4<0>, C4<0>;
L_0x5fd2929ded90 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29293a980_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29293aad0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29293ab90_0 .net "DI", 0 0, L_0x5fd2929dee80;  1 drivers
v0x5fd29293ac30_0 .net "LSR", 0 0, L_0x70c79cbbe320;  1 drivers
o0x70c79cecd868 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29293acd0_0 .net "M", 0 0, o0x70c79cecd868;  0 drivers
v0x5fd29293ad90_0 .var "Q", 0 0;
v0x5fd29293ae50_0 .net "muxce", 0 0, L_0x5fd2929de050;  1 drivers
v0x5fd29293af10_0 .net "muxclk", 0 0, L_0x5fd2929ded90;  1 drivers
v0x5fd29293afd0_0 .net "muxlsr", 0 0, L_0x5fd2929de0f0;  1 drivers
L_0x70c79cbbe2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29293b120_0 .net "srval", 0 0, L_0x70c79cbbe2d8;  1 drivers
S_0x5fd29293a360 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292939bd0;
 .timescale -9 -12;
L_0x5fd2929de050 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29293a560 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292939bd0;
 .timescale -9 -12;
S_0x5fd29293a760 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292939bd0;
 .timescale -9 -12;
E_0x5fd29293a940 .event posedge, v0x5fd29293af10_0;
S_0x5fd29293b2e0 .scope module, "lsr0.s_A_TRELLIS_FF_Q_19" "TRELLIS_FF" 3 2146, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29293b470 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29293b4b0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29293b4f0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29293b530 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29293b570 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29293b5b0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29293b5f0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe3b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929deff0 .functor BUFZ 1, L_0x70c79cbbe3b0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929df0c0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29293c090_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29293c150_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29293c210_0 .net "DI", 0 0, L_0x5fd2929df1b0;  1 drivers
v0x5fd29293c2b0_0 .net "LSR", 0 0, L_0x70c79cbbe3b0;  1 drivers
o0x70c79cecdb08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29293c350_0 .net "M", 0 0, o0x70c79cecdb08;  0 drivers
v0x5fd29293c460_0 .var "Q", 0 0;
v0x5fd29293c520_0 .net "muxce", 0 0, L_0x5fd2929def20;  1 drivers
v0x5fd29293c5e0_0 .net "muxclk", 0 0, L_0x5fd2929df0c0;  1 drivers
v0x5fd29293c6a0_0 .net "muxlsr", 0 0, L_0x5fd2929deff0;  1 drivers
L_0x70c79cbbe368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29293c7f0_0 .net "srval", 0 0, L_0x70c79cbbe368;  1 drivers
S_0x5fd29293ba70 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29293b2e0;
 .timescale -9 -12;
L_0x5fd2929def20 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29293bc70 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29293b2e0;
 .timescale -9 -12;
S_0x5fd29293be70 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29293b2e0;
 .timescale -9 -12;
E_0x5fd29293c050 .event posedge, v0x5fd29293c5e0_0;
S_0x5fd29293c9b0 .scope module, "lsr0.s_A_TRELLIS_FF_Q_2" "TRELLIS_FF" 3 2162, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29293cb40 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29293cb80 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29293cbc0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29293cc00 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29293cc40 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29293cc80 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29293ccc0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929de620 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929de6c0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29293d760_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd29293d820_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29293d8e0_0 .net "DI", 0 0, L_0x5fd2929de760;  1 drivers
v0x5fd29293d980_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cecdd78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29293da20_0 .net "M", 0 0, o0x70c79cecdd78;  0 drivers
v0x5fd29293db10_0 .var "Q", 0 0;
v0x5fd29293dbd0_0 .net "muxce", 0 0, L_0x5fd2929de550;  1 drivers
v0x5fd29293dc90_0 .net "muxclk", 0 0, L_0x5fd2929de6c0;  1 drivers
v0x5fd29293dd50_0 .net "muxlsr", 0 0, L_0x5fd2929de620;  1 drivers
L_0x70c79cbbe3f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29293dea0_0 .net "srval", 0 0, L_0x70c79cbbe3f8;  1 drivers
S_0x5fd29293d140 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29293c9b0;
 .timescale -9 -12;
L_0x5fd2929de550 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29293d340 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29293c9b0;
 .timescale -9 -12;
S_0x5fd29293d540 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29293c9b0;
 .timescale -9 -12;
E_0x5fd29293d720 .event posedge, v0x5fd29293dc90_0;
S_0x5fd29293e060 .scope module, "lsr0.s_A_TRELLIS_FF_Q_20" "TRELLIS_FF" 3 2177, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29293e1f0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29293e230 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29293e270 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29293e2b0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29293e2f0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29293e330 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29293e370 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929de900 .functor BUFZ 1, L_0x70c79cbbe488, C4<0>, C4<0>, C4<0>;
L_0x5fd2929de9d0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29293ee10_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29293eed0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29293ef90_0 .net "DI", 0 0, L_0x5fd2929dea70;  1 drivers
v0x5fd29293f030_0 .net "LSR", 0 0, L_0x70c79cbbe488;  1 drivers
o0x70c79cece018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29293f0d0_0 .net "M", 0 0, o0x70c79cece018;  0 drivers
v0x5fd29293f1e0_0 .var "Q", 0 0;
v0x5fd29293f2a0_0 .net "muxce", 0 0, L_0x5fd2929de830;  1 drivers
v0x5fd29293f360_0 .net "muxclk", 0 0, L_0x5fd2929de9d0;  1 drivers
v0x5fd29293f420_0 .net "muxlsr", 0 0, L_0x5fd2929de900;  1 drivers
L_0x70c79cbbe440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29293f570_0 .net "srval", 0 0, L_0x70c79cbbe440;  1 drivers
S_0x5fd29293e7f0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29293e060;
 .timescale -9 -12;
L_0x5fd2929de830 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29293e9f0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29293e060;
 .timescale -9 -12;
S_0x5fd29293ebf0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29293e060;
 .timescale -9 -12;
E_0x5fd29293edd0 .event posedge, v0x5fd29293f360_0;
S_0x5fd29293f730 .scope module, "lsr0.s_A_TRELLIS_FF_Q_21" "TRELLIS_FF" 3 2192, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29293f8c0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29293f900 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29293f940 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29293f980 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29293f9c0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29293fa00 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29293fa40 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929debe0 .functor BUFZ 1, L_0x70c79cbbe518, C4<0>, C4<0>, C4<0>;
L_0x5fd2929decb0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2929404e0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd2929405a0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292940660_0 .net "DI", 0 0, L_0x5fd2929dfb60;  1 drivers
v0x5fd292940700_0 .net "LSR", 0 0, L_0x70c79cbbe518;  1 drivers
o0x70c79cece2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2929407a0_0 .net "M", 0 0, o0x70c79cece2b8;  0 drivers
v0x5fd2929408b0_0 .var "Q", 0 0;
v0x5fd292940970_0 .net "muxce", 0 0, L_0x5fd2929deb10;  1 drivers
v0x5fd292940a30_0 .net "muxclk", 0 0, L_0x5fd2929decb0;  1 drivers
v0x5fd292940af0_0 .net "muxlsr", 0 0, L_0x5fd2929debe0;  1 drivers
L_0x70c79cbbe4d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292940c40_0 .net "srval", 0 0, L_0x70c79cbbe4d0;  1 drivers
S_0x5fd29293fec0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29293f730;
 .timescale -9 -12;
L_0x5fd2929deb10 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd2929400c0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29293f730;
 .timescale -9 -12;
S_0x5fd2929402c0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29293f730;
 .timescale -9 -12;
E_0x5fd2929404a0 .event posedge, v0x5fd292940a30_0;
S_0x5fd292940e00 .scope module, "lsr0.s_A_TRELLIS_FF_Q_22" "TRELLIS_FF" 3 2207, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292940f90 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292940fd0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292941010 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292941050 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292941090 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2929410d0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292941110 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe5a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929dfcd0 .functor BUFZ 1, L_0x70c79cbbe5a8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929dfda0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292941bb0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292941c70_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292941d30_0 .net "DI", 0 0, L_0x5fd2929dfe90;  1 drivers
v0x5fd292941dd0_0 .net "LSR", 0 0, L_0x70c79cbbe5a8;  1 drivers
o0x70c79cece558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292941e70_0 .net "M", 0 0, o0x70c79cece558;  0 drivers
v0x5fd292941f80_0 .var "Q", 0 0;
v0x5fd292942040_0 .net "muxce", 0 0, L_0x5fd2929dfc00;  1 drivers
v0x5fd292942100_0 .net "muxclk", 0 0, L_0x5fd2929dfda0;  1 drivers
v0x5fd2929421c0_0 .net "muxlsr", 0 0, L_0x5fd2929dfcd0;  1 drivers
L_0x70c79cbbe560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292942280_0 .net "srval", 0 0, L_0x70c79cbbe560;  1 drivers
S_0x5fd292941590 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292940e00;
 .timescale -9 -12;
L_0x5fd2929dfc00 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292941790 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292940e00;
 .timescale -9 -12;
S_0x5fd292941990 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292940e00;
 .timescale -9 -12;
E_0x5fd292941b70 .event posedge, v0x5fd292942100_0;
S_0x5fd292942440 .scope module, "lsr0.s_A_TRELLIS_FF_Q_23" "TRELLIS_FF" 3 2222, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2929425d0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292942610 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292942650 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292942690 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2929426d0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292942710 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292942750 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929df3b0 .functor BUFZ 1, L_0x70c79cbbe638, C4<0>, C4<0>, C4<0>;
L_0x5fd2929df480 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2929431f0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd2929432b0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292943370_0 .net "DI", 0 0, L_0x5fd2929df570;  1 drivers
v0x5fd292943410_0 .net "LSR", 0 0, L_0x70c79cbbe638;  1 drivers
o0x70c79cece7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2929434b0_0 .net "M", 0 0, o0x70c79cece7f8;  0 drivers
v0x5fd2929435c0_0 .var "Q", 0 0;
v0x5fd292943680_0 .net "muxce", 0 0, L_0x5fd2929df2e0;  1 drivers
v0x5fd292943740_0 .net "muxclk", 0 0, L_0x5fd2929df480;  1 drivers
v0x5fd292943800_0 .net "muxlsr", 0 0, L_0x5fd2929df3b0;  1 drivers
L_0x70c79cbbe5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292943950_0 .net "srval", 0 0, L_0x70c79cbbe5f0;  1 drivers
S_0x5fd292942bd0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292942440;
 .timescale -9 -12;
L_0x5fd2929df2e0 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292942dd0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292942440;
 .timescale -9 -12;
S_0x5fd292942fd0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292942440;
 .timescale -9 -12;
E_0x5fd2929431b0 .event posedge, v0x5fd292943740_0;
S_0x5fd292943b10 .scope module, "lsr0.s_A_TRELLIS_FF_Q_24" "TRELLIS_FF" 3 2237, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292943ca0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292943ce0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292943d20 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292943d60 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292943da0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292943de0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292943e20 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe6c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929df7f0 .functor BUFZ 1, L_0x70c79cbbe6c8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929df8c0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2929448c0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292944980_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292944a40_0 .net "DI", 0 0, L_0x5fd2929df9b0;  1 drivers
v0x5fd292944ae0_0 .net "LSR", 0 0, L_0x70c79cbbe6c8;  1 drivers
o0x70c79cecea98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292944b80_0 .net "M", 0 0, o0x70c79cecea98;  0 drivers
v0x5fd292944c90_0 .var "Q", 0 0;
v0x5fd292944d50_0 .net "muxce", 0 0, L_0x5fd2929df720;  1 drivers
v0x5fd292944e10_0 .net "muxclk", 0 0, L_0x5fd2929df8c0;  1 drivers
v0x5fd292944ed0_0 .net "muxlsr", 0 0, L_0x5fd2929df7f0;  1 drivers
L_0x70c79cbbe680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292945020_0 .net "srval", 0 0, L_0x70c79cbbe680;  1 drivers
S_0x5fd2929442a0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292943b10;
 .timescale -9 -12;
L_0x5fd2929df720 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd2929444a0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292943b10;
 .timescale -9 -12;
S_0x5fd2929446a0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292943b10;
 .timescale -9 -12;
E_0x5fd292944880 .event posedge, v0x5fd292944e10_0;
S_0x5fd2929451e0 .scope module, "lsr0.s_A_TRELLIS_FF_Q_25" "TRELLIS_FF" 3 2252, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292945370 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2929453b0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2929453f0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292945430 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292945470 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2929454b0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2929454f0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e07b0 .functor BUFZ 1, L_0x70c79cbbe758, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e0880 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292945f90_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292946050_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292946110_0 .net "DI", 0 0, L_0x5fd2929e0970;  1 drivers
v0x5fd2929461b0_0 .net "LSR", 0 0, L_0x70c79cbbe758;  1 drivers
o0x70c79ceced38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292946250_0 .net "M", 0 0, o0x70c79ceced38;  0 drivers
v0x5fd292946360_0 .var "Q", 0 0;
v0x5fd292946420_0 .net "muxce", 0 0, L_0x5fd2929dfa50;  1 drivers
v0x5fd2929464e0_0 .net "muxclk", 0 0, L_0x5fd2929e0880;  1 drivers
v0x5fd2929465a0_0 .net "muxlsr", 0 0, L_0x5fd2929e07b0;  1 drivers
L_0x70c79cbbe710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929466f0_0 .net "srval", 0 0, L_0x70c79cbbe710;  1 drivers
S_0x5fd292945970 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2929451e0;
 .timescale -9 -12;
L_0x5fd2929dfa50 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292945b70 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2929451e0;
 .timescale -9 -12;
S_0x5fd292945d70 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2929451e0;
 .timescale -9 -12;
E_0x5fd292945f50 .event posedge, v0x5fd2929464e0_0;
S_0x5fd2929468b0 .scope module, "lsr0.s_A_TRELLIS_FF_Q_26" "TRELLIS_FF" 3 2267, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292946a40 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292946a80 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292946ac0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292946b00 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292946b40 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292946b80 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292946bc0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe7e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e0ae0 .functor BUFZ 1, L_0x70c79cbbe7e8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e0bb0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292947660_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292947720_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2929477e0_0 .net "DI", 0 0, L_0x5fd2929e0ca0;  1 drivers
v0x5fd292947880_0 .net "LSR", 0 0, L_0x70c79cbbe7e8;  1 drivers
o0x70c79cecefd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292947920_0 .net "M", 0 0, o0x70c79cecefd8;  0 drivers
v0x5fd292947a30_0 .var "Q", 0 0;
v0x5fd292947af0_0 .net "muxce", 0 0, L_0x5fd2929e0a10;  1 drivers
v0x5fd292947bb0_0 .net "muxclk", 0 0, L_0x5fd2929e0bb0;  1 drivers
v0x5fd292947c70_0 .net "muxlsr", 0 0, L_0x5fd2929e0ae0;  1 drivers
L_0x70c79cbbe7a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292947dc0_0 .net "srval", 0 0, L_0x70c79cbbe7a0;  1 drivers
S_0x5fd292947040 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2929468b0;
 .timescale -9 -12;
L_0x5fd2929e0a10 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292947240 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2929468b0;
 .timescale -9 -12;
S_0x5fd292947440 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2929468b0;
 .timescale -9 -12;
E_0x5fd292947620 .event posedge, v0x5fd292947bb0_0;
S_0x5fd292947f80 .scope module, "lsr0.s_A_TRELLIS_FF_Q_27" "TRELLIS_FF" 3 2282, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292948110 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292948150 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292948190 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2929481d0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292948210 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292948250 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292948290 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e0000 .functor BUFZ 1, L_0x70c79cbbe878, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e00d0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292948d30_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292948df0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2929496c0_0 .net "DI", 0 0, L_0x5fd2929e01c0;  1 drivers
v0x5fd292949760_0 .net "LSR", 0 0, L_0x70c79cbbe878;  1 drivers
o0x70c79cecf278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292949800_0 .net "M", 0 0, o0x70c79cecf278;  0 drivers
v0x5fd292949910_0 .var "Q", 0 0;
v0x5fd2929499d0_0 .net "muxce", 0 0, L_0x5fd2929dff30;  1 drivers
v0x5fd292949a90_0 .net "muxclk", 0 0, L_0x5fd2929e00d0;  1 drivers
v0x5fd292949b50_0 .net "muxlsr", 0 0, L_0x5fd2929e0000;  1 drivers
L_0x70c79cbbe830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292949ca0_0 .net "srval", 0 0, L_0x70c79cbbe830;  1 drivers
S_0x5fd292948710 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292947f80;
 .timescale -9 -12;
L_0x5fd2929dff30 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292948910 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292947f80;
 .timescale -9 -12;
S_0x5fd292948b10 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292947f80;
 .timescale -9 -12;
E_0x5fd292948cf0 .event posedge, v0x5fd292949a90_0;
S_0x5fd292949e60 .scope module, "lsr0.s_A_TRELLIS_FF_Q_28" "TRELLIS_FF" 3 2297, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292949ff0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29294a030 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29294a070 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29294a0b0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29294a0f0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29294a130 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29294a170 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e0330 .functor BUFZ 1, L_0x70c79cbbe908, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e0400 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29294ac10_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29294acd0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29294ad90_0 .net "DI", 0 0, L_0x5fd2929e04f0;  1 drivers
v0x5fd29294ae30_0 .net "LSR", 0 0, L_0x70c79cbbe908;  1 drivers
o0x70c79cecf518 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29294aed0_0 .net "M", 0 0, o0x70c79cecf518;  0 drivers
v0x5fd29294afe0_0 .var "Q", 0 0;
v0x5fd29294b0a0_0 .net "muxce", 0 0, L_0x5fd2929e0260;  1 drivers
v0x5fd29294b160_0 .net "muxclk", 0 0, L_0x5fd2929e0400;  1 drivers
v0x5fd29294b220_0 .net "muxlsr", 0 0, L_0x5fd2929e0330;  1 drivers
L_0x70c79cbbe8c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29294b370_0 .net "srval", 0 0, L_0x70c79cbbe8c0;  1 drivers
S_0x5fd29294a5f0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292949e60;
 .timescale -9 -12;
L_0x5fd2929e0260 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29294a7f0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292949e60;
 .timescale -9 -12;
S_0x5fd29294a9f0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292949e60;
 .timescale -9 -12;
E_0x5fd29294abd0 .event posedge, v0x5fd29294b160_0;
S_0x5fd29294b530 .scope module, "lsr0.s_A_TRELLIS_FF_Q_29" "TRELLIS_FF" 3 2312, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29294b6c0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29294b700 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29294b740 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29294b780 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29294b7c0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29294b800 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29294b840 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbe998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e0660 .functor BUFZ 1, L_0x70c79cbbe998, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e15b0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29294c2e0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29294c3a0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29294c460_0 .net "DI", 0 0, L_0x5fd2929e1670;  1 drivers
v0x5fd29294c500_0 .net "LSR", 0 0, L_0x70c79cbbe998;  1 drivers
o0x70c79cecf7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29294c5a0_0 .net "M", 0 0, o0x70c79cecf7b8;  0 drivers
v0x5fd29294c6b0_0 .var "Q", 0 0;
v0x5fd29294c770_0 .net "muxce", 0 0, L_0x5fd2929e0590;  1 drivers
v0x5fd29294c830_0 .net "muxclk", 0 0, L_0x5fd2929e15b0;  1 drivers
v0x5fd29294c8f0_0 .net "muxlsr", 0 0, L_0x5fd2929e0660;  1 drivers
L_0x70c79cbbe950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29294ca40_0 .net "srval", 0 0, L_0x70c79cbbe950;  1 drivers
S_0x5fd29294bcc0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29294b530;
 .timescale -9 -12;
L_0x5fd2929e0590 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29294bec0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29294b530;
 .timescale -9 -12;
S_0x5fd29294c0c0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29294b530;
 .timescale -9 -12;
E_0x5fd29294c2a0 .event posedge, v0x5fd29294c830_0;
S_0x5fd29294cc00 .scope module, "lsr0.s_A_TRELLIS_FF_Q_3" "TRELLIS_FF" 3 2328, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29294cd90 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29294cdd0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29294ce10 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29294ce50 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29294ce90 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29294ced0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29294cf10 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929e17e0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e1880 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29294d9b0_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd29294da70_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29294db30_0 .net "DI", 0 0, L_0x5fd2929e1920;  1 drivers
v0x5fd29294dbd0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79cecfa28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29294dc70_0 .net "M", 0 0, o0x70c79cecfa28;  0 drivers
v0x5fd29294dd60_0 .var "Q", 0 0;
v0x5fd29294de20_0 .net "muxce", 0 0, L_0x5fd2929e1710;  1 drivers
v0x5fd29294dee0_0 .net "muxclk", 0 0, L_0x5fd2929e1880;  1 drivers
v0x5fd29294dfa0_0 .net "muxlsr", 0 0, L_0x5fd2929e17e0;  1 drivers
L_0x70c79cbbe9e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29294e0f0_0 .net "srval", 0 0, L_0x70c79cbbe9e0;  1 drivers
S_0x5fd29294d390 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29294cc00;
 .timescale -9 -12;
L_0x5fd2929e1710 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd29294d590 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29294cc00;
 .timescale -9 -12;
S_0x5fd29294d790 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29294cc00;
 .timescale -9 -12;
E_0x5fd29294d970 .event posedge, v0x5fd29294dee0_0;
S_0x5fd29294e2b0 .scope module, "lsr0.s_A_TRELLIS_FF_Q_30" "TRELLIS_FF" 3 2343, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29294e440 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29294e480 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29294e4c0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29294e500 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29294e540 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29294e580 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29294e5c0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbea70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e0e10 .functor BUFZ 1, L_0x70c79cbbea70, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e0ee0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29294f060_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29294f120_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29294f1e0_0 .net "DI", 0 0, L_0x5fd2929e0fd0;  1 drivers
v0x5fd29294f280_0 .net "LSR", 0 0, L_0x70c79cbbea70;  1 drivers
o0x70c79cecfcc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29294f320_0 .net "M", 0 0, o0x70c79cecfcc8;  0 drivers
v0x5fd29294f430_0 .var "Q", 0 0;
v0x5fd29294f4f0_0 .net "muxce", 0 0, L_0x5fd2929e0d40;  1 drivers
v0x5fd29294f5b0_0 .net "muxclk", 0 0, L_0x5fd2929e0ee0;  1 drivers
v0x5fd29294f670_0 .net "muxlsr", 0 0, L_0x5fd2929e0e10;  1 drivers
L_0x70c79cbbea28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29294f7c0_0 .net "srval", 0 0, L_0x70c79cbbea28;  1 drivers
S_0x5fd29294ea40 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29294e2b0;
 .timescale -9 -12;
L_0x5fd2929e0d40 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29294ec40 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29294e2b0;
 .timescale -9 -12;
S_0x5fd29294ee40 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29294e2b0;
 .timescale -9 -12;
E_0x5fd29294f020 .event posedge, v0x5fd29294f5b0_0;
S_0x5fd29294f980 .scope module, "lsr0.s_A_TRELLIS_FF_Q_31" "TRELLIS_FF" 3 2358, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29294fb10 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29294fb50 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29294fb90 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29294fbd0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29294fc10 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29294fc50 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29294fc90 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbeb00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e1140 .functor BUFZ 1, L_0x70c79cbbeb00, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e1210 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292950730_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd2929507f0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2929508b0_0 .net "DI", 0 0, L_0x5fd2929e1300;  1 drivers
v0x5fd292950950_0 .net "LSR", 0 0, L_0x70c79cbbeb00;  1 drivers
o0x70c79cecff68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2929509f0_0 .net "M", 0 0, o0x70c79cecff68;  0 drivers
v0x5fd292950b00_0 .var "Q", 0 0;
v0x5fd292950bc0_0 .net "muxce", 0 0, L_0x5fd2929e1070;  1 drivers
v0x5fd292950c80_0 .net "muxclk", 0 0, L_0x5fd2929e1210;  1 drivers
v0x5fd292950d40_0 .net "muxlsr", 0 0, L_0x5fd2929e1140;  1 drivers
L_0x70c79cbbeab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292950e90_0 .net "srval", 0 0, L_0x70c79cbbeab8;  1 drivers
S_0x5fd292950110 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29294f980;
 .timescale -9 -12;
L_0x5fd2929e1070 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292950310 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29294f980;
 .timescale -9 -12;
S_0x5fd292950510 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29294f980;
 .timescale -9 -12;
E_0x5fd2929506f0 .event posedge, v0x5fd292950c80_0;
S_0x5fd292951050 .scope module, "lsr0.s_A_TRELLIS_FF_Q_4" "TRELLIS_FF" 3 2374, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2929511e0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292951220 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292951260 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2929512a0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2929512e0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292951320 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292951360 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929e2350 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e23f0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292951e00_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd292951ec0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292951f80_0 .net "DI", 0 0, L_0x5fd2929e2490;  1 drivers
v0x5fd292952020_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79ced01d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2929520c0_0 .net "M", 0 0, o0x70c79ced01d8;  0 drivers
v0x5fd2929521b0_0 .var "Q", 0 0;
v0x5fd292952270_0 .net "muxce", 0 0, L_0x5fd2929e2280;  1 drivers
v0x5fd292952330_0 .net "muxclk", 0 0, L_0x5fd2929e23f0;  1 drivers
v0x5fd2929523f0_0 .net "muxlsr", 0 0, L_0x5fd2929e2350;  1 drivers
L_0x70c79cbbeb48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292952540_0 .net "srval", 0 0, L_0x70c79cbbeb48;  1 drivers
S_0x5fd2929517e0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292951050;
 .timescale -9 -12;
L_0x5fd2929e2280 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2929519e0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292951050;
 .timescale -9 -12;
S_0x5fd292951be0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292951050;
 .timescale -9 -12;
E_0x5fd292951dc0 .event posedge, v0x5fd292952330_0;
S_0x5fd292952700 .scope module, "lsr0.s_A_TRELLIS_FF_Q_5" "TRELLIS_FF" 3 2390, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292952890 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2929528d0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292952910 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292952950 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292952990 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2929529d0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292952a10 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929e2630 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e26d0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2929534b0_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd292953570_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292953630_0 .net "DI", 0 0, L_0x5fd2929e2770;  1 drivers
v0x5fd2929536d0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79ced0448 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292953770_0 .net "M", 0 0, o0x70c79ced0448;  0 drivers
v0x5fd292953860_0 .var "Q", 0 0;
v0x5fd292953920_0 .net "muxce", 0 0, L_0x5fd2929e2560;  1 drivers
v0x5fd2929539e0_0 .net "muxclk", 0 0, L_0x5fd2929e26d0;  1 drivers
v0x5fd292953aa0_0 .net "muxlsr", 0 0, L_0x5fd2929e2630;  1 drivers
L_0x70c79cbbeb90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292953bf0_0 .net "srval", 0 0, L_0x70c79cbbeb90;  1 drivers
S_0x5fd292952e90 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292952700;
 .timescale -9 -12;
L_0x5fd2929e2560 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292953090 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292952700;
 .timescale -9 -12;
S_0x5fd292953290 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292952700;
 .timescale -9 -12;
E_0x5fd292953470 .event posedge, v0x5fd2929539e0_0;
S_0x5fd292953db0 .scope module, "lsr0.s_A_TRELLIS_FF_Q_6" "TRELLIS_FF" 3 2406, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292953f40 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292953f80 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292953fc0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292954000 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292954040 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292954080 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2929540c0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929e1ac0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e1b60 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292954b60_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd292954c20_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292954ce0_0 .net "DI", 0 0, L_0x5fd2929e1c00;  1 drivers
v0x5fd292954d80_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79ced06b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292954e20_0 .net "M", 0 0, o0x70c79ced06b8;  0 drivers
v0x5fd292954f10_0 .var "Q", 0 0;
v0x5fd292954fd0_0 .net "muxce", 0 0, L_0x5fd2929e19f0;  1 drivers
v0x5fd292955090_0 .net "muxclk", 0 0, L_0x5fd2929e1b60;  1 drivers
v0x5fd292955150_0 .net "muxlsr", 0 0, L_0x5fd2929e1ac0;  1 drivers
L_0x70c79cbbebd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929552a0_0 .net "srval", 0 0, L_0x70c79cbbebd8;  1 drivers
S_0x5fd292954540 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292953db0;
 .timescale -9 -12;
L_0x5fd2929e19f0 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292954740 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292953db0;
 .timescale -9 -12;
S_0x5fd292954940 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292953db0;
 .timescale -9 -12;
E_0x5fd292954b20 .event posedge, v0x5fd292955090_0;
S_0x5fd292955460 .scope module, "lsr0.s_A_TRELLIS_FF_Q_7" "TRELLIS_FF" 3 2422, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2929555f0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292955630 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292955670 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2929556b0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2929556f0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292955730 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292955770 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929e1da0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e1e40 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292956210_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd2929562d0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292956390_0 .net "DI", 0 0, L_0x5fd2929e1ee0;  1 drivers
v0x5fd292956430_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79ced0928 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2929564d0_0 .net "M", 0 0, o0x70c79ced0928;  0 drivers
v0x5fd2929565c0_0 .var "Q", 0 0;
v0x5fd292956680_0 .net "muxce", 0 0, L_0x5fd2929e1cd0;  1 drivers
v0x5fd292956740_0 .net "muxclk", 0 0, L_0x5fd2929e1e40;  1 drivers
v0x5fd292956800_0 .net "muxlsr", 0 0, L_0x5fd2929e1da0;  1 drivers
L_0x70c79cbbec20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292956950_0 .net "srval", 0 0, L_0x70c79cbbec20;  1 drivers
S_0x5fd292955bf0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292955460;
 .timescale -9 -12;
L_0x5fd2929e1cd0 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292955df0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292955460;
 .timescale -9 -12;
S_0x5fd292955ff0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292955460;
 .timescale -9 -12;
E_0x5fd2929561d0 .event posedge, v0x5fd292956740_0;
S_0x5fd292956b10 .scope module, "lsr0.s_A_TRELLIS_FF_Q_8" "TRELLIS_FF" 3 2438, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292956ca0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292956ce0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292956d20 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292956d60 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292956da0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292956de0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292956e20 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929e2080 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e2120 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2929578c0_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd292957980_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292957a40_0 .net "DI", 0 0, L_0x5fd2929e21c0;  1 drivers
v0x5fd292957ae0_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79ced0b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292957b80_0 .net "M", 0 0, o0x70c79ced0b98;  0 drivers
v0x5fd292957c70_0 .var "Q", 0 0;
v0x5fd292957d30_0 .net "muxce", 0 0, L_0x5fd2929e1fb0;  1 drivers
v0x5fd292957df0_0 .net "muxclk", 0 0, L_0x5fd2929e2120;  1 drivers
v0x5fd292957eb0_0 .net "muxlsr", 0 0, L_0x5fd2929e2080;  1 drivers
L_0x70c79cbbec68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292958000_0 .net "srval", 0 0, L_0x70c79cbbec68;  1 drivers
S_0x5fd2929572a0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292956b10;
 .timescale -9 -12;
L_0x5fd2929e1fb0 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd2929574a0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292956b10;
 .timescale -9 -12;
S_0x5fd2929576a0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292956b10;
 .timescale -9 -12;
E_0x5fd292957880 .event posedge, v0x5fd292957df0_0;
S_0x5fd2929581c0 .scope module, "lsr0.s_A_TRELLIS_FF_Q_9" "TRELLIS_FF" 3 2454, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292958350 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292958390 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2929583d0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292958410 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292958450 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292958490 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2929584d0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929e31f0 .functor BUFZ 1, v0x5fd29291ef10_0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e3290 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292958f70_0 .net "CE", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd292959030_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2929590f0_0 .net "DI", 0 0, L_0x5fd2929e3330;  1 drivers
v0x5fd292959190_0 .net "LSR", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
o0x70c79ced0e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292959230_0 .net "M", 0 0, o0x70c79ced0e08;  0 drivers
v0x5fd292959320_0 .var "Q", 0 0;
v0x5fd2929593e0_0 .net "muxce", 0 0, L_0x5fd2929e3120;  1 drivers
v0x5fd2929594a0_0 .net "muxclk", 0 0, L_0x5fd2929e3290;  1 drivers
v0x5fd292959560_0 .net "muxlsr", 0 0, L_0x5fd2929e31f0;  1 drivers
L_0x70c79cbbecb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929596b0_0 .net "srval", 0 0, L_0x70c79cbbecb0;  1 drivers
S_0x5fd292958950 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2929581c0;
 .timescale -9 -12;
L_0x5fd2929e3120 .functor BUFZ 1, v0x5fd292922990_0, C4<0>, C4<0>, C4<0>;
S_0x5fd292958b50 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2929581c0;
 .timescale -9 -12;
S_0x5fd292958d50 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2929581c0;
 .timescale -9 -12;
E_0x5fd292958f30 .event posedge, v0x5fd2929594a0_0;
S_0x5fd292959870 .scope module, "rsr0.s_B_TRELLIS_FF_Q" "TRELLIS_FF" 3 2470, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292959a00 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292959a40 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292959a80 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292959ac0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292959b00 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292959b40 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292959b80 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x5fd2929e4390 .functor BUFZ 1, L_0x5fd2929f36f0, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e4430 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29295a620_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29295a6e0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29295a7a0_0 .net "DI", 0 0, L_0x5fd2929e44d0;  1 drivers
v0x5fd29295a840_0 .net "LSR", 0 0, L_0x5fd2929f36f0;  alias, 1 drivers
o0x70c79ced1078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29295a910_0 .net "M", 0 0, o0x70c79ced1078;  0 drivers
v0x5fd29295aa00_0 .var "Q", 0 0;
v0x5fd29295aaa0_0 .net "muxce", 0 0, L_0x5fd2929e42c0;  1 drivers
v0x5fd29295ab60_0 .net "muxclk", 0 0, L_0x5fd2929e4430;  1 drivers
v0x5fd29295ac20_0 .net "muxlsr", 0 0, L_0x5fd2929e4390;  1 drivers
L_0x70c79cbbecf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29295ad70_0 .net "srval", 0 0, L_0x70c79cbbecf8;  1 drivers
S_0x5fd29295a000 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292959870;
 .timescale -9 -12;
L_0x5fd2929e42c0 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29295a200 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292959870;
 .timescale -9 -12;
S_0x5fd29295a400 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292959870;
 .timescale -9 -12;
E_0x5fd29295a5e0 .event posedge, v0x5fd29295ab60_0;
S_0x5fd29295af30 .scope module, "rsr0.s_B_TRELLIS_FF_Q_1" "TRELLIS_FF" 3 2485, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29295b0c0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29295b100 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29295b140 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29295b180 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29295b1c0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29295b200 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29295b240 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbed88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e34d0 .functor BUFZ 1, L_0x70c79cbbed88, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e35a0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29295bce0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29295bda0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29295be60_0 .net "DI", 0 0, L_0x5fd2929e3690;  1 drivers
v0x5fd29295bf00_0 .net "LSR", 0 0, L_0x70c79cbbed88;  1 drivers
o0x70c79ced1318 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29295bfa0_0 .net "M", 0 0, o0x70c79ced1318;  0 drivers
v0x5fd29295c0b0_0 .var "Q", 0 0;
v0x5fd29295c170_0 .net "muxce", 0 0, L_0x5fd2929e3400;  1 drivers
v0x5fd29295c230_0 .net "muxclk", 0 0, L_0x5fd2929e35a0;  1 drivers
v0x5fd29295c2f0_0 .net "muxlsr", 0 0, L_0x5fd2929e34d0;  1 drivers
L_0x70c79cbbed40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29295c440_0 .net "srval", 0 0, L_0x70c79cbbed40;  1 drivers
S_0x5fd29295b6c0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29295af30;
 .timescale -9 -12;
L_0x5fd2929e3400 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29295b8c0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29295af30;
 .timescale -9 -12;
S_0x5fd29295bac0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29295af30;
 .timescale -9 -12;
E_0x5fd29295bca0 .event posedge, v0x5fd29295c230_0;
S_0x5fd29295c600 .scope module, "rsr0.s_B_TRELLIS_FF_Q_10" "TRELLIS_FF" 3 2500, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29295c790 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29295c7d0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29295c810 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29295c850 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29295c890 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29295c8d0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29295c910 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbee18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e3800 .functor BUFZ 1, L_0x70c79cbbee18, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e38d0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29295d3b0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29295d470_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29295d530_0 .net "DI", 0 0, L_0x5fd2929e39c0;  1 drivers
v0x5fd29295d5d0_0 .net "LSR", 0 0, L_0x70c79cbbee18;  1 drivers
o0x70c79ced15b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29295d670_0 .net "M", 0 0, o0x70c79ced15b8;  0 drivers
v0x5fd29295d780_0 .var "Q", 0 0;
v0x5fd29295d840_0 .net "muxce", 0 0, L_0x5fd2929e3730;  1 drivers
v0x5fd29295d900_0 .net "muxclk", 0 0, L_0x5fd2929e38d0;  1 drivers
v0x5fd29295d9c0_0 .net "muxlsr", 0 0, L_0x5fd2929e3800;  1 drivers
L_0x70c79cbbedd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29295db10_0 .net "srval", 0 0, L_0x70c79cbbedd0;  1 drivers
S_0x5fd29295cd90 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29295c600;
 .timescale -9 -12;
L_0x5fd2929e3730 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29295cf90 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29295c600;
 .timescale -9 -12;
S_0x5fd29295d190 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29295c600;
 .timescale -9 -12;
E_0x5fd29295d370 .event posedge, v0x5fd29295d900_0;
S_0x5fd29295dcd0 .scope module, "rsr0.s_B_TRELLIS_FF_Q_11" "TRELLIS_FF" 3 2515, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29295de60 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29295dea0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29295dee0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29295df20 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29295df60 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29295dfa0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29295dfe0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbeea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e3b30 .functor BUFZ 1, L_0x70c79cbbeea8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e3c00 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29295ea80_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29295eb40_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29295ec00_0 .net "DI", 0 0, L_0x5fd2929e4e80;  1 drivers
v0x5fd29295eca0_0 .net "LSR", 0 0, L_0x70c79cbbeea8;  1 drivers
o0x70c79ced1858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29295ed40_0 .net "M", 0 0, o0x70c79ced1858;  0 drivers
v0x5fd29295ee50_0 .var "Q", 0 0;
v0x5fd29295ef10_0 .net "muxce", 0 0, L_0x5fd2929e3a60;  1 drivers
v0x5fd29295efd0_0 .net "muxclk", 0 0, L_0x5fd2929e3c00;  1 drivers
v0x5fd29295f090_0 .net "muxlsr", 0 0, L_0x5fd2929e3b30;  1 drivers
L_0x70c79cbbee60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29295f1e0_0 .net "srval", 0 0, L_0x70c79cbbee60;  1 drivers
S_0x5fd29295e460 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29295dcd0;
 .timescale -9 -12;
L_0x5fd2929e3a60 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29295e660 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29295dcd0;
 .timescale -9 -12;
S_0x5fd29295e860 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29295dcd0;
 .timescale -9 -12;
E_0x5fd29295ea40 .event posedge, v0x5fd29295efd0_0;
S_0x5fd29295f3a0 .scope module, "rsr0.s_B_TRELLIS_FF_Q_12" "TRELLIS_FF" 3 2530, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29295f530 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29295f570 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29295f5b0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29295f5f0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29295f630 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29295f670 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29295f6b0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbef38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e4ff0 .functor BUFZ 1, L_0x70c79cbbef38, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e50c0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292960150_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292960210_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2929602d0_0 .net "DI", 0 0, L_0x5fd2929e51b0;  1 drivers
v0x5fd292960370_0 .net "LSR", 0 0, L_0x70c79cbbef38;  1 drivers
o0x70c79ced1af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292960410_0 .net "M", 0 0, o0x70c79ced1af8;  0 drivers
v0x5fd292960520_0 .var "Q", 0 0;
v0x5fd2929605e0_0 .net "muxce", 0 0, L_0x5fd2929e4f20;  1 drivers
v0x5fd2929606a0_0 .net "muxclk", 0 0, L_0x5fd2929e50c0;  1 drivers
v0x5fd292960760_0 .net "muxlsr", 0 0, L_0x5fd2929e4ff0;  1 drivers
L_0x70c79cbbeef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929608b0_0 .net "srval", 0 0, L_0x70c79cbbeef0;  1 drivers
S_0x5fd29295fb30 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29295f3a0;
 .timescale -9 -12;
L_0x5fd2929e4f20 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29295fd30 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29295f3a0;
 .timescale -9 -12;
S_0x5fd29295ff30 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29295f3a0;
 .timescale -9 -12;
E_0x5fd292960110 .event posedge, v0x5fd2929606a0_0;
S_0x5fd292960a70 .scope module, "rsr0.s_B_TRELLIS_FF_Q_13" "TRELLIS_FF" 3 2545, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292960c00 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292960c40 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292960c80 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292960cc0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292960d00 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292960d40 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292960d80 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbefc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e4670 .functor BUFZ 1, L_0x70c79cbbefc8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e4740 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292961820_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd2929618e0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2929619a0_0 .net "DI", 0 0, L_0x5fd2929e4830;  1 drivers
v0x5fd292961a40_0 .net "LSR", 0 0, L_0x70c79cbbefc8;  1 drivers
o0x70c79ced1d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292961ae0_0 .net "M", 0 0, o0x70c79ced1d98;  0 drivers
v0x5fd292961bf0_0 .var "Q", 0 0;
v0x5fd292961cb0_0 .net "muxce", 0 0, L_0x5fd2929e45a0;  1 drivers
v0x5fd292961d70_0 .net "muxclk", 0 0, L_0x5fd2929e4740;  1 drivers
v0x5fd292961e30_0 .net "muxlsr", 0 0, L_0x5fd2929e4670;  1 drivers
L_0x70c79cbbef80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292961f80_0 .net "srval", 0 0, L_0x70c79cbbef80;  1 drivers
S_0x5fd292961200 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292960a70;
 .timescale -9 -12;
L_0x5fd2929e45a0 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292961400 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292960a70;
 .timescale -9 -12;
S_0x5fd292961600 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292960a70;
 .timescale -9 -12;
E_0x5fd2929617e0 .event posedge, v0x5fd292961d70_0;
S_0x5fd292962140 .scope module, "rsr0.s_B_TRELLIS_FF_Q_14" "TRELLIS_FF" 3 2560, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2929622d0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292962310 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292962350 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292962390 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2929623d0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292962410 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292962450 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbf058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e49a0 .functor BUFZ 1, L_0x70c79cbbf058, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e4a70 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292962ef0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292962fb0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292963070_0 .net "DI", 0 0, L_0x5fd2929e4b60;  1 drivers
v0x5fd292963110_0 .net "LSR", 0 0, L_0x70c79cbbf058;  1 drivers
o0x70c79ced2038 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd2929631b0_0 .net "M", 0 0, o0x70c79ced2038;  0 drivers
v0x5fd2929632c0_0 .var "Q", 0 0;
v0x5fd292963380_0 .net "muxce", 0 0, L_0x5fd2929e48d0;  1 drivers
v0x5fd292963440_0 .net "muxclk", 0 0, L_0x5fd2929e4a70;  1 drivers
v0x5fd292963500_0 .net "muxlsr", 0 0, L_0x5fd2929e49a0;  1 drivers
L_0x70c79cbbf010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292963650_0 .net "srval", 0 0, L_0x70c79cbbf010;  1 drivers
S_0x5fd2929628d0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292962140;
 .timescale -9 -12;
L_0x5fd2929e48d0 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292962ad0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292962140;
 .timescale -9 -12;
S_0x5fd292962cd0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292962140;
 .timescale -9 -12;
E_0x5fd292962eb0 .event posedge, v0x5fd292963440_0;
S_0x5fd292963810 .scope module, "rsr0.s_B_TRELLIS_FF_Q_2" "TRELLIS_FF" 3 2575, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2929639a0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2929639e0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292963a20 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292963a60 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292963aa0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292963ae0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292963b20 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbf0e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e4de0 .functor BUFZ 1, L_0x70c79cbbf0e8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e5b80 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd2929645c0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292964680_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292964740_0 .net "DI", 0 0, L_0x5fd2929e5c70;  1 drivers
v0x5fd2929647e0_0 .net "LSR", 0 0, L_0x70c79cbbf0e8;  1 drivers
o0x70c79ced22d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292964880_0 .net "M", 0 0, o0x70c79ced22d8;  0 drivers
v0x5fd292964990_0 .var "Q", 0 0;
v0x5fd292964a50_0 .net "muxce", 0 0, L_0x5fd2929e4d10;  1 drivers
v0x5fd292964b10_0 .net "muxclk", 0 0, L_0x5fd2929e5b80;  1 drivers
v0x5fd292964bd0_0 .net "muxlsr", 0 0, L_0x5fd2929e4de0;  1 drivers
L_0x70c79cbbf0a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292964d20_0 .net "srval", 0 0, L_0x70c79cbbf0a0;  1 drivers
S_0x5fd292963fa0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292963810;
 .timescale -9 -12;
L_0x5fd2929e4d10 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd2929641a0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292963810;
 .timescale -9 -12;
S_0x5fd2929643a0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292963810;
 .timescale -9 -12;
E_0x5fd292964580 .event posedge, v0x5fd292964b10_0;
S_0x5fd292964ee0 .scope module, "rsr0.s_B_TRELLIS_FF_Q_3" "TRELLIS_FF" 3 2590, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292965070 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd2929650b0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2929650f0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292965130 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292965170 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd2929651b0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2929651f0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbf178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e5de0 .functor BUFZ 1, L_0x70c79cbbf178, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e5eb0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292965c90_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292965d50_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292965e10_0 .net "DI", 0 0, L_0x5fd2929e5fa0;  1 drivers
v0x5fd292965eb0_0 .net "LSR", 0 0, L_0x70c79cbbf178;  1 drivers
o0x70c79ced2578 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292965f50_0 .net "M", 0 0, o0x70c79ced2578;  0 drivers
v0x5fd292966060_0 .var "Q", 0 0;
v0x5fd292966120_0 .net "muxce", 0 0, L_0x5fd2929e5d10;  1 drivers
v0x5fd2929661e0_0 .net "muxclk", 0 0, L_0x5fd2929e5eb0;  1 drivers
v0x5fd2929662a0_0 .net "muxlsr", 0 0, L_0x5fd2929e5de0;  1 drivers
L_0x70c79cbbf130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd2929663f0_0 .net "srval", 0 0, L_0x70c79cbbf130;  1 drivers
S_0x5fd292965670 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292964ee0;
 .timescale -9 -12;
L_0x5fd2929e5d10 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292965870 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292964ee0;
 .timescale -9 -12;
S_0x5fd292965a70 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292964ee0;
 .timescale -9 -12;
E_0x5fd292965c50 .event posedge, v0x5fd2929661e0_0;
S_0x5fd2929665b0 .scope module, "rsr0.s_B_TRELLIS_FF_Q_4" "TRELLIS_FF" 3 2605, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292966740 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292966780 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd2929667c0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292966800 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292966840 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292966880 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd2929668c0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbf208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e5320 .functor BUFZ 1, L_0x70c79cbbf208, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e53f0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292967360_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292967420_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd2929674e0_0 .net "DI", 0 0, L_0x5fd2929e54e0;  1 drivers
v0x5fd292967580_0 .net "LSR", 0 0, L_0x70c79cbbf208;  1 drivers
o0x70c79ced2818 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292967620_0 .net "M", 0 0, o0x70c79ced2818;  0 drivers
v0x5fd292967730_0 .var "Q", 0 0;
v0x5fd2929677f0_0 .net "muxce", 0 0, L_0x5fd2929e5250;  1 drivers
v0x5fd2929678b0_0 .net "muxclk", 0 0, L_0x5fd2929e53f0;  1 drivers
v0x5fd292967970_0 .net "muxlsr", 0 0, L_0x5fd2929e5320;  1 drivers
L_0x70c79cbbf1c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292967ac0_0 .net "srval", 0 0, L_0x70c79cbbf1c0;  1 drivers
S_0x5fd292966d40 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd2929665b0;
 .timescale -9 -12;
L_0x5fd2929e5250 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292966f40 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd2929665b0;
 .timescale -9 -12;
S_0x5fd292967140 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd2929665b0;
 .timescale -9 -12;
E_0x5fd292967320 .event posedge, v0x5fd2929678b0_0;
S_0x5fd292967c80 .scope module, "rsr0.s_B_TRELLIS_FF_Q_5" "TRELLIS_FF" 3 2620, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd292967e10 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292967e50 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292967e90 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd292967ed0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd292967f10 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292967f50 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292967f90 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbf298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e5650 .functor BUFZ 1, L_0x70c79cbbf298, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e5720 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd292968a30_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd292968af0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd292968bb0_0 .net "DI", 0 0, L_0x5fd2929e5810;  1 drivers
v0x5fd292968c50_0 .net "LSR", 0 0, L_0x70c79cbbf298;  1 drivers
o0x70c79ced2ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd292968cf0_0 .net "M", 0 0, o0x70c79ced2ab8;  0 drivers
v0x5fd292968e00_0 .var "Q", 0 0;
v0x5fd292968ec0_0 .net "muxce", 0 0, L_0x5fd2929e5580;  1 drivers
v0x5fd292968f80_0 .net "muxclk", 0 0, L_0x5fd2929e5720;  1 drivers
v0x5fd292969040_0 .net "muxlsr", 0 0, L_0x5fd2929e5650;  1 drivers
L_0x70c79cbbf250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292969190_0 .net "srval", 0 0, L_0x70c79cbbf250;  1 drivers
S_0x5fd292968410 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292967c80;
 .timescale -9 -12;
L_0x5fd2929e5580 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292968610 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292967c80;
 .timescale -9 -12;
S_0x5fd292968810 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292967c80;
 .timescale -9 -12;
E_0x5fd2929689f0 .event posedge, v0x5fd292968f80_0;
S_0x5fd292969350 .scope module, "rsr0.s_B_TRELLIS_FF_Q_6" "TRELLIS_FF" 3 2635, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd2929694e0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd292969520 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd292969560 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd2929695a0 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd2929695e0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd292969620 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd292969660 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbf328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e5980 .functor BUFZ 1, L_0x70c79cbbf328, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e5a50 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29296a100_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29296a1c0_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29296a280_0 .net "DI", 0 0, L_0x5fd2929e6960;  1 drivers
v0x5fd29296a320_0 .net "LSR", 0 0, L_0x70c79cbbf328;  1 drivers
o0x70c79ced2d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29296a3c0_0 .net "M", 0 0, o0x70c79ced2d58;  0 drivers
v0x5fd29296a4d0_0 .var "Q", 0 0;
v0x5fd29296a590_0 .net "muxce", 0 0, L_0x5fd2929e58b0;  1 drivers
v0x5fd29296a650_0 .net "muxclk", 0 0, L_0x5fd2929e5a50;  1 drivers
v0x5fd29296a710_0 .net "muxlsr", 0 0, L_0x5fd2929e5980;  1 drivers
L_0x70c79cbbf2e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29296a860_0 .net "srval", 0 0, L_0x70c79cbbf2e0;  1 drivers
S_0x5fd292969ae0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd292969350;
 .timescale -9 -12;
L_0x5fd2929e58b0 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd292969ce0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd292969350;
 .timescale -9 -12;
S_0x5fd292969ee0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd292969350;
 .timescale -9 -12;
E_0x5fd29296a0c0 .event posedge, v0x5fd29296a650_0;
S_0x5fd29296aa20 .scope module, "rsr0.s_B_TRELLIS_FF_Q_7" "TRELLIS_FF" 3 2650, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29296abb0 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29296abf0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29296ac30 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29296ac70 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29296acb0 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29296acf0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29296ad30 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbf3b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e6ad0 .functor BUFZ 1, L_0x70c79cbbf3b8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e6ba0 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29296b7d0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29296b890_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29296b950_0 .net "DI", 0 0, L_0x5fd2929e6c90;  1 drivers
v0x5fd29296b9f0_0 .net "LSR", 0 0, L_0x70c79cbbf3b8;  1 drivers
o0x70c79ced2ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29296ba90_0 .net "M", 0 0, o0x70c79ced2ff8;  0 drivers
v0x5fd29296bba0_0 .var "Q", 0 0;
v0x5fd29296bc60_0 .net "muxce", 0 0, L_0x5fd2929e6a00;  1 drivers
v0x5fd29296bd20_0 .net "muxclk", 0 0, L_0x5fd2929e6ba0;  1 drivers
v0x5fd29296bde0_0 .net "muxlsr", 0 0, L_0x5fd2929e6ad0;  1 drivers
L_0x70c79cbbf370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29296bf30_0 .net "srval", 0 0, L_0x70c79cbbf370;  1 drivers
S_0x5fd29296b1b0 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29296aa20;
 .timescale -9 -12;
L_0x5fd2929e6a00 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29296b3b0 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29296aa20;
 .timescale -9 -12;
S_0x5fd29296b5b0 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29296aa20;
 .timescale -9 -12;
E_0x5fd29296b790 .event posedge, v0x5fd29296bd20_0;
S_0x5fd29296c0f0 .scope module, "rsr0.s_B_TRELLIS_FF_Q_8" "TRELLIS_FF" 3 2665, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29296c280 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29296c2c0 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29296c300 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29296c340 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29296c380 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29296c3c0 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29296c400 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbf448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e7660 .functor BUFZ 1, L_0x70c79cbbf448, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e7700 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29296cea0_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29296cf60_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29296d020_0 .net "DI", 0 0, L_0x5fd2929e77f0;  1 drivers
v0x5fd29296d0c0_0 .net "LSR", 0 0, L_0x70c79cbbf448;  1 drivers
o0x70c79ced3298 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29296d160_0 .net "M", 0 0, o0x70c79ced3298;  0 drivers
v0x5fd29296d270_0 .var "Q", 0 0;
v0x5fd29296d330_0 .net "muxce", 0 0, L_0x5fd2929e6040;  1 drivers
v0x5fd29296d3f0_0 .net "muxclk", 0 0, L_0x5fd2929e7700;  1 drivers
v0x5fd29296d4b0_0 .net "muxlsr", 0 0, L_0x5fd2929e7660;  1 drivers
L_0x70c79cbbf400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29296d600_0 .net "srval", 0 0, L_0x70c79cbbf400;  1 drivers
S_0x5fd29296c880 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29296c0f0;
 .timescale -9 -12;
L_0x5fd2929e6040 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29296ca80 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29296c0f0;
 .timescale -9 -12;
S_0x5fd29296cc80 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29296c0f0;
 .timescale -9 -12;
E_0x5fd29296ce60 .event posedge, v0x5fd29296d3f0_0;
S_0x5fd29296d7c0 .scope module, "rsr0.s_B_TRELLIS_FF_Q_9" "TRELLIS_FF" 3 2680, 4 311 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LSR";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "DI";
    .port_info 4 /INPUT 1 "M";
    .port_info 5 /OUTPUT 1 "Q";
P_0x5fd29296d950 .param/str "CEMUX" 0 4 313, "\000\000\000\000\000\000\000\000\000\000\000\000\000\000CE";
P_0x5fd29296d990 .param/str "CLKMUX" 0 4 314, "INV";
P_0x5fd29296d9d0 .param/str "GSR" 0 4 312, "DISABLED";
P_0x5fd29296da10 .param/str "LSRMODE" 0 4 318, "\000\000\000\000\000\000\000\000\000\000\000\000\000LSR";
P_0x5fd29296da50 .param/str "LSRMUX" 0 4 315, "LSR";
P_0x5fd29296da90 .param/str "REGSET" 0 4 317, "RESET";
P_0x5fd29296dad0 .param/str "SRMODE" 0 4 316, "LSR_OVER_CE";
L_0x70c79cbbf4d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e7960 .functor BUFZ 1, L_0x70c79cbbf4d8, C4<0>, C4<0>, C4<0>;
L_0x5fd2929e7a30 .functor NOT 1, v0x5fd292977be0_0, C4<0>, C4<0>, C4<0>;
v0x5fd29296e570_0 .net "CE", 0 0, L_0x5fd2929f34b0;  alias, 1 drivers
v0x5fd29296e630_0 .net "CLK", 0 0, v0x5fd292977be0_0;  alias, 1 drivers
v0x5fd29296e6f0_0 .net "DI", 0 0, L_0x5fd2929e7b20;  1 drivers
v0x5fd29296e790_0 .net "LSR", 0 0, L_0x70c79cbbf4d8;  1 drivers
o0x70c79ced3538 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fd29296e830_0 .net "M", 0 0, o0x70c79ced3538;  0 drivers
v0x5fd29296e940_0 .var "Q", 0 0;
v0x5fd29296ea00_0 .net "muxce", 0 0, L_0x5fd2929e7890;  1 drivers
v0x5fd29296eac0_0 .net "muxclk", 0 0, L_0x5fd2929e7a30;  1 drivers
v0x5fd29296eb80_0 .net "muxlsr", 0 0, L_0x5fd2929e7960;  1 drivers
L_0x70c79cbbf490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29296ecd0_0 .net "srval", 0 0, L_0x70c79cbbf490;  1 drivers
S_0x5fd29296df50 .scope generate, "genblk1" "genblk1" 4 322, 4 322 0, S_0x5fd29296d7c0;
 .timescale -9 -12;
L_0x5fd2929e7890 .functor BUFZ 1, L_0x5fd2929f34b0, C4<0>, C4<0>, C4<0>;
S_0x5fd29296e150 .scope generate, "genblk2" "genblk2" 4 334, 4 334 0, S_0x5fd29296d7c0;
 .timescale -9 -12;
S_0x5fd29296e350 .scope generate, "genblk3" "genblk3" 4 343, 4 343 0, S_0x5fd29296d7c0;
 .timescale -9 -12;
E_0x5fd29296e530 .event posedge, v0x5fd29296eac0_0;
S_0x5fd29296ee90 .scope module, "rsr0.s_B_TRELLIS_FF_Q_LSR_LUT4_Z" "LUT4" 3 2691, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29296f020 .param/l "INIT" 0 4 5, C4<0000000011110000>;
L_0x5fd2929f3630 .functor BUFT 2, L_0x5fd2929e72f0, C4<00>, C4<00>, C4<00>;
L_0x5fd2929f36f0 .functor BUFT 1, L_0x5fd2929e7470, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbf5b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29296f260_0 .net "A", 0 0, L_0x70c79cbbf5b0;  1 drivers
L_0x70c79cbbf5f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd29296f320_0 .net "B", 0 0, L_0x70c79cbbf5f8;  1 drivers
v0x5fd29296f3e0_0 .net "C", 0 0, v0x5fd292922990_0;  alias, 1 drivers
v0x5fd29296f4b0_0 .net "D", 0 0, v0x5fd29291ef10_0;  alias, 1 drivers
v0x5fd29296f550_0 .net "Z", 0 0, L_0x5fd2929f36f0;  alias, 1 drivers
L_0x70c79cbbf520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd29296f640_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbf520;  1 drivers
v0x5fd29296f700_0 .net *"_ivl_13", 1 0, L_0x5fd2929e7200;  1 drivers
v0x5fd29296f7e0_0 .net *"_ivl_15", 1 0, L_0x5fd2929e72f0;  1 drivers
v0x5fd29296f8c0_0 .net *"_ivl_19", 0 0, L_0x5fd2929e73d0;  1 drivers
L_0x70c79cbbf568 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v0x5fd29296f9a0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbf568;  1 drivers
v0x5fd29296fa80_0 .net *"_ivl_21", 0 0, L_0x5fd2929e7470;  1 drivers
v0x5fd29296fb60_0 .net *"_ivl_7", 3 0, L_0x5fd2929e6f00;  1 drivers
v0x5fd29296fc40_0 .net *"_ivl_9", 3 0, L_0x5fd2929e6ff0;  1 drivers
v0x5fd29296fd20_0 .net "s1", 1 0, L_0x5fd2929f3630;  1 drivers
v0x5fd29296fe00_0 .net "s2", 3 0, L_0x5fd2929e7090;  1 drivers
v0x5fd29296fee0_0 .net "s3", 7 0, L_0x5fd2929e6d90;  1 drivers
L_0x5fd2929e6d90 .functor MUXZ 8, L_0x70c79cbbf568, L_0x70c79cbbf520, v0x5fd29291ef10_0, C4<>;
L_0x5fd2929e6f00 .part L_0x5fd2929e6d90, 4, 4;
L_0x5fd2929e6ff0 .part L_0x5fd2929e6d90, 0, 4;
L_0x5fd2929e7090 .functor MUXZ 4, L_0x5fd2929e6ff0, L_0x5fd2929e6f00, v0x5fd292922990_0, C4<>;
L_0x5fd2929e7200 .part L_0x5fd2929e7090, 2, 2;
L_0x5fd2929e72f0 .part L_0x5fd2929e7090, 0, 2;
L_0x5fd2929e73d0 .part L_0x5fd2929f3630, 1, 1;
L_0x5fd2929e7470 .part L_0x5fd2929f3630, 0, 1;
S_0x5fd292970060 .scope module, "rst_LUT4_B" "LUT4" 3 2702, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd2929701f0 .param/l "INIT" 0 4 5, C4<1111111100000011>;
L_0x5fd2929f37b0 .functor BUFT 1, L_0x5fd2929e8e10, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbf6d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292970470_0 .net "A", 0 0, L_0x70c79cbbf6d0;  1 drivers
v0x5fd292970530_0 .net "B", 0 0, v0x5fd292977eb0_0;  alias, 1 drivers
v0x5fd2929705f0_0 .net "C", 0 0, L_0x5fd2929e8eb0;  1 drivers
v0x5fd292970690_0 .net "D", 0 0, L_0x5fd2929e8fa0;  1 drivers
v0x5fd292970730_0 .net "Z", 0 0, L_0x5fd2929f37b0;  alias, 1 drivers
L_0x70c79cbbf640 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5fd2929707d0_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbf640;  1 drivers
v0x5fd2929708b0_0 .net *"_ivl_13", 1 0, L_0x5fd2929e8a00;  1 drivers
v0x5fd292970990_0 .net *"_ivl_15", 1 0, L_0x5fd2929e8af0;  1 drivers
v0x5fd292970a70_0 .net *"_ivl_19", 0 0, L_0x5fd2929e8cd0;  1 drivers
L_0x70c79cbbf688 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
v0x5fd292970be0_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbf688;  1 drivers
v0x5fd292970cc0_0 .net *"_ivl_21", 0 0, L_0x5fd2929e8e10;  1 drivers
v0x5fd292970da0_0 .net *"_ivl_7", 3 0, L_0x5fd2929e86d0;  1 drivers
v0x5fd292970e80_0 .net *"_ivl_9", 3 0, L_0x5fd2929e87c0;  1 drivers
v0x5fd292970f60_0 .net "s1", 1 0, L_0x5fd2929e8b90;  1 drivers
v0x5fd292971040_0 .net "s2", 3 0, L_0x5fd2929e8860;  1 drivers
v0x5fd292971120_0 .net "s3", 7 0, L_0x5fd2929e8530;  1 drivers
L_0x5fd2929e8530 .functor MUXZ 8, L_0x70c79cbbf688, L_0x70c79cbbf640, L_0x5fd2929e8fa0, C4<>;
L_0x5fd2929e86d0 .part L_0x5fd2929e8530, 4, 4;
L_0x5fd2929e87c0 .part L_0x5fd2929e8530, 0, 4;
L_0x5fd2929e8860 .functor MUXZ 4, L_0x5fd2929e87c0, L_0x5fd2929e86d0, L_0x5fd2929e8eb0, C4<>;
L_0x5fd2929e8a00 .part L_0x5fd2929e8860, 2, 2;
L_0x5fd2929e8af0 .part L_0x5fd2929e8860, 0, 2;
L_0x5fd2929e8b90 .functor MUXZ 2, L_0x5fd2929e8af0, L_0x5fd2929e8a00, v0x5fd292977eb0_0, C4<>;
L_0x5fd2929e8cd0 .part L_0x5fd2929e8b90, 1, 1;
L_0x5fd2929e8e10 .part L_0x5fd2929e8b90, 0, 1;
S_0x5fd2929712a0 .scope module, "rst_LUT4_B_1" "LUT4" 3 2713, 4 4 0, S_0x5fd29281c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Z";
P_0x5fd29291ebb0 .param/l "INIT" 0 4 5, C4<0000000000000011>;
L_0x5fd2929f3870 .functor BUFT 1, L_0x5fd2929e99e0, C4<0>, C4<0>, C4<0>;
L_0x70c79cbbf7a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd292971660_0 .net "A", 0 0, L_0x70c79cbbf7a8;  1 drivers
v0x5fd292971720_0 .net "B", 0 0, v0x5fd292977eb0_0;  alias, 1 drivers
v0x5fd2929717e0_0 .net "C", 0 0, L_0x5fd2929e9a80;  1 drivers
v0x5fd2929718b0_0 .net "D", 0 0, L_0x5fd2929e9b20;  1 drivers
v0x5fd292971950_0 .net "Z", 0 0, L_0x5fd2929f3870;  1 drivers
L_0x70c79cbbf718 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fd292971a10_0 .net/2u *"_ivl_0", 7 0, L_0x70c79cbbf718;  1 drivers
v0x5fd292971af0_0 .net *"_ivl_13", 1 0, L_0x5fd2929e8060;  1 drivers
v0x5fd292971bd0_0 .net *"_ivl_15", 1 0, L_0x5fd2929e8150;  1 drivers
v0x5fd292971cb0_0 .net *"_ivl_19", 0 0, L_0x5fd2929e8330;  1 drivers
L_0x70c79cbbf760 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
v0x5fd292971e20_0 .net/2u *"_ivl_2", 7 0, L_0x70c79cbbf760;  1 drivers
v0x5fd292971f00_0 .net *"_ivl_21", 0 0, L_0x5fd2929e99e0;  1 drivers
v0x5fd292971fe0_0 .net *"_ivl_7", 3 0, L_0x5fd2929e7d30;  1 drivers
v0x5fd2929720c0_0 .net *"_ivl_9", 3 0, L_0x5fd2929e7e20;  1 drivers
v0x5fd2929721a0_0 .net "s1", 1 0, L_0x5fd2929e81f0;  1 drivers
v0x5fd292972280_0 .net "s2", 3 0, L_0x5fd2929e7ec0;  1 drivers
v0x5fd292972360_0 .net "s3", 7 0, L_0x5fd2929e7bc0;  1 drivers
L_0x5fd2929e7bc0 .functor MUXZ 8, L_0x70c79cbbf760, L_0x70c79cbbf718, L_0x5fd2929e9b20, C4<>;
L_0x5fd2929e7d30 .part L_0x5fd2929e7bc0, 4, 4;
L_0x5fd2929e7e20 .part L_0x5fd2929e7bc0, 0, 4;
L_0x5fd2929e7ec0 .functor MUXZ 4, L_0x5fd2929e7e20, L_0x5fd2929e7d30, L_0x5fd2929e9a80, C4<>;
L_0x5fd2929e8060 .part L_0x5fd2929e7ec0, 2, 2;
L_0x5fd2929e8150 .part L_0x5fd2929e7ec0, 0, 2;
L_0x5fd2929e81f0 .functor MUXZ 2, L_0x5fd2929e8150, L_0x5fd2929e8060, v0x5fd292977eb0_0, C4<>;
L_0x5fd2929e8330 .part L_0x5fd2929e81f0, 1, 1;
L_0x5fd2929e99e0 .part L_0x5fd2929e81f0, 0, 1;
    .scope S_0x5fd292723d90;
T_0 ;
    %wait E_0x5fd292442e80;
    %load/vec4 v0x5fd292719650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5fd292718860_0;
    %assign/vec4 v0x5fd292716ec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5fd292716f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5fd29271cc00_0;
    %assign/vec4 v0x5fd292716ec0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5fd2927208b0;
T_1 ;
    %load/vec4 v0x5fd292718860_0;
    %store/vec4 v0x5fd292716ec0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5fd2927111b0;
T_2 ;
    %wait E_0x5fd292717020;
    %load/vec4 v0x5fd292714750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5fd29270d440_0;
    %assign/vec4 v0x5fd292713940_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5fd2927139e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5fd29271a3e0_0;
    %assign/vec4 v0x5fd292713940_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fd292717b90;
T_3 ;
    %load/vec4 v0x5fd29270d440_0;
    %store/vec4 v0x5fd292713940_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5fd292708490;
T_4 ;
    %wait E_0x5fd29270d5a0;
    %load/vec4 v0x5fd29270ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5fd29270ace0_0;
    %assign/vec4 v0x5fd292702870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5fd292701ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5fd2927034d0_0;
    %assign/vec4 v0x5fd292702870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5fd292706a90;
T_5 ;
    %load/vec4 v0x5fd29270ace0_0;
    %store/vec4 v0x5fd292702870_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5fd2926f7360;
T_6 ;
    %wait E_0x5fd29271a480;
    %load/vec4 v0x5fd2926f8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5fd2926f16b0_0;
    %assign/vec4 v0x5fd2926f9a30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5fd2926f9af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5fd2926f8150_0;
    %assign/vec4 v0x5fd2926f9a30_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5fd29270b970;
T_7 ;
    %load/vec4 v0x5fd2926f16b0_0;
    %store/vec4 v0x5fd2926f9a30_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5fd2926fc240;
T_8 ;
    %wait E_0x5fd2926f9b90;
    %load/vec4 v0x5fd2926e7d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5fd2926e8990_0;
    %assign/vec4 v0x5fd2926ee610_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5fd2926ee6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5fd2926f4bd0_0;
    %assign/vec4 v0x5fd2926ee610_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5fd2926f3da0;
T_9 ;
    %load/vec4 v0x5fd2926e8990_0;
    %store/vec4 v0x5fd2926ee610_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5fd2926e46a0;
T_10 ;
    %wait E_0x5fd2926f31b0;
    %load/vec4 v0x5fd2926ecc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5fd2926e5410_0;
    %assign/vec4 v0x5fd2926ebdf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5fd2926ebeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5fd2926e3a10_0;
    %assign/vec4 v0x5fd2926ebdf0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5fd2926eb080;
T_11 ;
    %load/vec4 v0x5fd2926e5410_0;
    %store/vec4 v0x5fd2926ebdf0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5fd2926db8f0;
T_12 ;
    %wait E_0x5fd2926ee770;
    %load/vec4 v0x5fd2926d4370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5fd2926dc660_0;
    %assign/vec4 v0x5fd2926d5000_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5fd2926d50c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5fd2926dac60_0;
    %assign/vec4 v0x5fd2926d5000_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5fd2926e6160;
T_13 ;
    %load/vec4 v0x5fd2926dc660_0;
    %store/vec4 v0x5fd2926d5000_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5fd2926d1ac0;
T_14 ;
    %wait E_0x5fd2926dad00;
    %load/vec4 v0x5fd2926cd920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5fd2926ccb10_0;
    %assign/vec4 v0x5fd2926cb170_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5fd2926cb230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5fd2926d0e30_0;
    %assign/vec4 v0x5fd2926cb170_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5fd2926dd3b0;
T_15 ;
    %load/vec4 v0x5fd2926ccb10_0;
    %store/vec4 v0x5fd2926cb170_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5fd2926c7be0;
T_16 ;
    %wait E_0x5fd2926ecca0;
    %load/vec4 v0x5fd2926c1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5fd2926c03f0_0;
    %assign/vec4 v0x5fd2926bea50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5fd2926beb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5fd2926c5460_0;
    %assign/vec4 v0x5fd2926bea50_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5fd2926cbe40;
T_17 ;
    %load/vec4 v0x5fd2926c03f0_0;
    %store/vec4 v0x5fd2926bea50_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5fd2926bb4c0;
T_18 ;
    %wait E_0x5fd2926e7dc0;
    %load/vec4 v0x5fd2926b7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5fd2926b2330_0;
    %assign/vec4 v0x5fd2926b7f30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5fd2926b7ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5fd2926b6650_0;
    %assign/vec4 v0x5fd2926b7f30_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5fd2926bf720;
T_19 ;
    %load/vec4 v0x5fd2926b2330_0;
    %store/vec4 v0x5fd2926b7f30_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5fd2926b07c0;
T_20 ;
    %wait E_0x5fd2926ccc70;
    %load/vec4 v0x5fd2926ac620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5fd2926ab810_0;
    %assign/vec4 v0x5fd2926a9e70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5fd2926a9f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5fd2926afb30_0;
    %assign/vec4 v0x5fd2926a9e70_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5fd2926b4a20;
T_21 ;
    %load/vec4 v0x5fd2926ab810_0;
    %store/vec4 v0x5fd2926a9e70_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5fd2926a68e0;
T_22 ;
    %wait E_0x5fd2926d0ed0;
    %load/vec4 v0x5fd2926a2740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5fd29269d750_0;
    %assign/vec4 v0x5fd2926a3350_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5fd2926a3410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5fd2926a1a70_0;
    %assign/vec4 v0x5fd2926a3350_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5fd2926aab40;
T_23 ;
    %load/vec4 v0x5fd29269d750_0;
    %store/vec4 v0x5fd2926a3350_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x5fd29269bbe0;
T_24 ;
    %wait E_0x5fd2926bebb0;
    %load/vec4 v0x5fd292696c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x5fd292691ce0_0;
    %assign/vec4 v0x5fd2926978f0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5fd2926979b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5fd29269af50_0;
    %assign/vec4 v0x5fd2926978f0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5fd29269fe40;
T_25 ;
    %load/vec4 v0x5fd292691ce0_0;
    %store/vec4 v0x5fd2926978f0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5fd292690170;
T_26 ;
    %wait E_0x5fd2926b8090;
    %load/vec4 v0x5fd29268bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5fd29268b1c0_0;
    %assign/vec4 v0x5fd292689820_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5fd2926898e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5fd29268f4e0_0;
    %assign/vec4 v0x5fd292689820_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5fd2926943d0;
T_27 ;
    %load/vec4 v0x5fd29268b1c0_0;
    %store/vec4 v0x5fd292689820_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x5fd292686290;
T_28 ;
    %wait E_0x5fd2926c0550;
    %load/vec4 v0x5fd2926820f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5fd29267d100_0;
    %assign/vec4 v0x5fd292682d00_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5fd292682dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5fd292681420_0;
    %assign/vec4 v0x5fd292682d00_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5fd29268a4f0;
T_29 ;
    %load/vec4 v0x5fd29267d100_0;
    %store/vec4 v0x5fd292682d00_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x5fd29267b590;
T_30 ;
    %wait E_0x5fd2926a5d70;
    %load/vec4 v0x5fd2926773f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x5fd2926765e0_0;
    %assign/vec4 v0x5fd292674c40_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5fd292674d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x5fd29267a900_0;
    %assign/vec4 v0x5fd292674c40_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5fd29267f7f0;
T_31 ;
    %load/vec4 v0x5fd2926765e0_0;
    %store/vec4 v0x5fd292674c40_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x5fd2926716b0;
T_32 ;
    %wait E_0x5fd2926a9fd0;
    %load/vec4 v0x5fd29266d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x5fd292668520_0;
    %assign/vec4 v0x5fd29266e120_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5fd29266e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5fd29266c840_0;
    %assign/vec4 v0x5fd29266e120_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5fd292675910;
T_33 ;
    %load/vec4 v0x5fd292668520_0;
    %store/vec4 v0x5fd29266e120_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x5fd2926669b0;
T_34 ;
    %wait E_0x5fd2926ba950;
    %load/vec4 v0x5fd292662810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5fd292661a00_0;
    %assign/vec4 v0x5fd292660060_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5fd292660120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x5fd292665d20_0;
    %assign/vec4 v0x5fd292660060_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5fd29266ac10;
T_35 ;
    %load/vec4 v0x5fd292661a00_0;
    %store/vec4 v0x5fd292660060_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x5fd2927d0f30;
T_36 ;
    %wait E_0x5fd292696d00;
    %load/vec4 v0x5fd29285d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5fd292854360_0;
    %assign/vec4 v0x5fd292866d00_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5fd292866dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x5fd292873370_0;
    %assign/vec4 v0x5fd292866d00_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5fd292660d30;
T_37 ;
    %load/vec4 v0x5fd292854360_0;
    %store/vec4 v0x5fd292866d00_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x5fd29276c7b0;
T_38 ;
    %wait E_0x5fd29269f250;
    %load/vec4 v0x5fd292850ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x5fd29284c8a0_0;
    %assign/vec4 v0x5fd292859950_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5fd292850940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x5fd2926ad6e0_0;
    %assign/vec4 v0x5fd292859950_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5fd2928502a0;
T_39 ;
    %load/vec4 v0x5fd29284c8a0_0;
    %store/vec4 v0x5fd292859950_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5fd2928f0510;
T_40 ;
    %wait E_0x5fd2926814c0;
    %load/vec4 v0x5fd29287dea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x5fd29287df60_0;
    %assign/vec4 v0x5fd29287ec40_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5fd29287ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x5fd292883fe0_0;
    %assign/vec4 v0x5fd29287ec40_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5fd292846910;
T_41 ;
    %load/vec4 v0x5fd29287df60_0;
    %store/vec4 v0x5fd29287ec40_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x5fd29286eaa0;
T_42 ;
    %wait E_0x5fd29268c070;
    %load/vec4 v0x5fd292868470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x5fd29286a9e0_0;
    %assign/vec4 v0x5fd29286d1c0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5fd2928682f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x5fd29286ded0_0;
    %assign/vec4 v0x5fd29286d1c0_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5fd29287a800;
T_43 ;
    %load/vec4 v0x5fd29286a9e0_0;
    %store/vec4 v0x5fd29286d1c0_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x5fd292865230;
T_44 ;
    %wait E_0x5fd29269aff0;
    %load/vec4 v0x5fd29285c500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5fd29285c5c0_0;
    %assign/vec4 v0x5fd292859e40_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5fd292859f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x5fd292864620_0;
    %assign/vec4 v0x5fd292859e40_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5fd292869c90;
T_45 ;
    %load/vec4 v0x5fd29285c5c0_0;
    %store/vec4 v0x5fd292859e40_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x5fd292852890;
T_46 ;
    %wait E_0x5fd29266d5b0;
    %load/vec4 v0x5fd29284f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x5fd29284e7d0_0;
    %assign/vec4 v0x5fd29284cf70_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5fd29284f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x5fd292851d40_0;
    %assign/vec4 v0x5fd29284cf70_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5fd29285b6f0;
T_47 ;
    %load/vec4 v0x5fd29284e7d0_0;
    %store/vec4 v0x5fd29284cf70_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x5fd292847b70;
T_48 ;
    %wait E_0x5fd29286c010;
    %load/vec4 v0x5fd292824300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x5fd2928243c0_0;
    %assign/vec4 v0x5fd29282a400_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5fd29282a4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x5fd292832dd0_0;
    %assign/vec4 v0x5fd29282a400_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5fd29284db00;
T_49 ;
    %load/vec4 v0x5fd2928243c0_0;
    %store/vec4 v0x5fd29282a400_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x5fd292812a20;
T_50 ;
    %wait E_0x5fd292823720;
    %load/vec4 v0x5fd2928064c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x5fd2927c0ed0_0;
    %assign/vec4 v0x5fd292811140_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5fd292806340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x5fd292811e50_0;
    %assign/vec4 v0x5fd292811140_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5fd2928234f0;
T_51 ;
    %load/vec4 v0x5fd2927c0ed0_0;
    %store/vec4 v0x5fd292811140_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x5fd2927b24a0;
T_52 ;
    %wait E_0x5fd2927b2680;
    %load/vec4 v0x5fd2927a2190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x5fd2927a2250_0;
    %assign/vec4 v0x5fd2927abb80_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5fd2927abc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x5fd2927aaeb0_0;
    %assign/vec4 v0x5fd2927abb80_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5fd2927c1ba0;
T_53 ;
    %load/vec4 v0x5fd2927a2250_0;
    %store/vec4 v0x5fd2927abb80_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x5fd2927936a0;
T_54 ;
    %wait E_0x5fd2927a2fd0;
    %load/vec4 v0x5fd292783450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x5fd292783fa0_0;
    %assign/vec4 v0x5fd29278ce00_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5fd2927832d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x5fd29278c170_0;
    %assign/vec4 v0x5fd29278ce00_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5fd2927a2da0;
T_55 ;
    %load/vec4 v0x5fd292783fa0_0;
    %store/vec4 v0x5fd29278ce00_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x5fd2927aaae0;
T_56 ;
    %wait E_0x5fd2927aacc0;
    %load/vec4 v0x5fd29279b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x5fd29279b560_0;
    %assign/vec4 v0x5fd2927a1eb0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5fd2927a1f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x5fd2927b16c0_0;
    %assign/vec4 v0x5fd2927a1eb0_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5fd29277d5c0;
T_57 ;
    %load/vec4 v0x5fd29279b560_0;
    %store/vec4 v0x5fd2927a1eb0_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x5fd2927738f0;
T_58 ;
    %wait E_0x5fd292773ad0;
    %load/vec4 v0x5fd292764340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x5fd29275d7e0_0;
    %assign/vec4 v0x5fd29276d0a0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5fd2927641c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x5fd29277c7e0_0;
    %assign/vec4 v0x5fd29276d0a0_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5fd2927926c0;
T_59 ;
    %load/vec4 v0x5fd29275d7e0_0;
    %store/vec4 v0x5fd29276d0a0_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0x5fd2927359b0;
T_60 ;
    %wait E_0x5fd292735b90;
    %load/vec4 v0x5fd292726370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x5fd292726430_0;
    %assign/vec4 v0x5fd29272f0c0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5fd29272f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x5fd29273e8a0_0;
    %assign/vec4 v0x5fd29272f0c0_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5fd292754ac0;
T_61 ;
    %load/vec4 v0x5fd292726430_0;
    %store/vec4 v0x5fd29272f0c0_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x5fd292700ad0;
T_62 ;
    %wait E_0x5fd292700cb0;
    %load/vec4 v0x5fd2926f1520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x5fd2926e8680_0;
    %assign/vec4 v0x5fd2926f7f10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5fd2926f13a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x5fd2927076b0_0;
    %assign/vec4 v0x5fd2926f7f10_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5fd29271f8d0;
T_63 ;
    %load/vec4 v0x5fd2926e8680_0;
    %store/vec4 v0x5fd2926f7f10_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x5fd2927b80d0;
T_64 ;
    %wait E_0x5fd2927b82b0;
    %load/vec4 v0x5fd2927a8a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x5fd2927a8b50_0;
    %assign/vec4 v0x5fd2927a98e0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x5fd2927a9980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x5fd2927b90d0_0;
    %assign/vec4 v0x5fd2927a98e0_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5fd2926e1ca0;
T_65 ;
    %load/vec4 v0x5fd2927a8b50_0;
    %store/vec4 v0x5fd2927a98e0_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x5fd29274cda0;
T_66 ;
    %wait E_0x5fd29274cf80;
    %load/vec4 v0x5fd29273d450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x5fd29273d510_0;
    %assign/vec4 v0x5fd29274c0b0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5fd29274c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x5fd29275b8d0_0;
    %assign/vec4 v0x5fd29274c0b0_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5fd29276bbd0;
T_67 ;
    %load/vec4 v0x5fd29273d510_0;
    %store/vec4 v0x5fd29274c0b0_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0x5fd29271d7c0;
T_68 ;
    %wait E_0x5fd2926f59c0;
    %load/vec4 v0x5fd29270e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x5fd29270e240_0;
    %assign/vec4 v0x5fd29270efb0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x5fd29270f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x5fd29272d0c0_0;
    %assign/vec4 v0x5fd29270efb0_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5fd29273c590;
T_69 ;
    %load/vec4 v0x5fd29270e240_0;
    %store/vec4 v0x5fd29270efb0_0, 0, 1;
    %end;
    .thread T_69;
    .scope S_0x5fd2926e0930;
T_70 ;
    %wait E_0x5fd29271e880;
    %load/vec4 v0x5fd292434d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x5fd292434dc0_0;
    %assign/vec4 v0x5fd2926dfc40_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x5fd2926dfd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x5fd2926f0290_0;
    %assign/vec4 v0x5fd2926dfc40_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x5fd2926ff790;
T_71 ;
    %load/vec4 v0x5fd292434dc0_0;
    %store/vec4 v0x5fd2926dfc40_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x5fd2923f85d0;
T_72 ;
    %wait E_0x5fd2924112e0;
    %load/vec4 v0x5fd29241a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x5fd29241a170_0;
    %assign/vec4 v0x5fd292419e70_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x5fd292419f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x5fd2923f88b0_0;
    %assign/vec4 v0x5fd292419e70_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5fd292410ea0;
T_73 ;
    %load/vec4 v0x5fd29241a170_0;
    %store/vec4 v0x5fd292419e70_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0x5fd2929075f0;
T_74 ;
    %wait E_0x5fd2927eddb0;
    %load/vec4 v0x5fd292907c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x5fd292907d20_0;
    %assign/vec4 v0x5fd292907aa0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x5fd292907b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x5fd2929078c0_0;
    %assign/vec4 v0x5fd292907aa0_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x5fd292906ed0;
T_75 ;
    %load/vec4 v0x5fd292907d20_0;
    %store/vec4 v0x5fd292907aa0_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x5fd29291d1e0;
T_76 ;
    %wait E_0x5fd29291d3c0;
    %load/vec4 v0x5fd29291da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x5fd29291dbb0_0;
    %assign/vec4 v0x5fd29291d7f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x5fd29291d8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x5fd29291d5a0_0;
    %assign/vec4 v0x5fd29291d7f0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x5fd29291c610;
T_77 ;
    %load/vec4 v0x5fd29291dbb0_0;
    %store/vec4 v0x5fd29291d7f0_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x5fd29291e8d0;
T_78 ;
    %wait E_0x5fd29291eab0;
    %load/vec4 v0x5fd29291f130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x5fd29291f280_0;
    %assign/vec4 v0x5fd29291ef10_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x5fd29291efb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x5fd29291ecc0_0;
    %assign/vec4 v0x5fd29291ef10_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5fd29291dd70;
T_79 ;
    %load/vec4 v0x5fd29291f280_0;
    %store/vec4 v0x5fd29291ef10_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0x5fd2929223a0;
T_80 ;
    %wait E_0x5fd292922580;
    %load/vec4 v0x5fd292922b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0x5fd292922ce0_0;
    %assign/vec4 v0x5fd292922990_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5fd292922a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x5fd292922740_0;
    %assign/vec4 v0x5fd292922990_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5fd2929217d0;
T_81 ;
    %load/vec4 v0x5fd292922ce0_0;
    %store/vec4 v0x5fd292922990_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x5fd292924c70;
T_82 ;
    %wait E_0x5fd292924e50;
    %load/vec4 v0x5fd2929254c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v0x5fd292925610_0;
    %assign/vec4 v0x5fd292925280_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x5fd292925340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x5fd292925030_0;
    %assign/vec4 v0x5fd292925280_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5fd2929240a0;
T_83 ;
    %load/vec4 v0x5fd292925610_0;
    %store/vec4 v0x5fd292925280_0, 0, 1;
    %end;
    .thread T_83;
    .scope S_0x5fd292926360;
T_84 ;
    %wait E_0x5fd292926540;
    %load/vec4 v0x5fd292926ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v0x5fd292926cf0_0;
    %assign/vec4 v0x5fd292926980_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x5fd292926a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x5fd292926720_0;
    %assign/vec4 v0x5fd292926980_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x5fd2929257d0;
T_85 ;
    %load/vec4 v0x5fd292926cf0_0;
    %store/vec4 v0x5fd292926980_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0x5fd292927a40;
T_86 ;
    %wait E_0x5fd292927c20;
    %load/vec4 v0x5fd292928210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %load/vec4 v0x5fd292928340_0;
    %assign/vec4 v0x5fd292928030_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x5fd2929280d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x5fd292927e00_0;
    %assign/vec4 v0x5fd292928030_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x5fd292926eb0;
T_87 ;
    %load/vec4 v0x5fd292928340_0;
    %store/vec4 v0x5fd292928030_0, 0, 1;
    %end;
    .thread T_87;
    .scope S_0x5fd29292b480;
T_88 ;
    %wait E_0x5fd29292b660;
    %load/vec4 v0x5fd29292c4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v0x5fd29292c5f0_0;
    %assign/vec4 v0x5fd29292c260_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x5fd29292c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x5fd29292b870_0;
    %assign/vec4 v0x5fd29292c260_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5fd29292a8b0;
T_89 ;
    %load/vec4 v0x5fd29292c5f0_0;
    %store/vec4 v0x5fd29292c260_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0x5fd29292d360;
T_90 ;
    %wait E_0x5fd29292d540;
    %load/vec4 v0x5fd29292db70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x5fd29292dcc0_0;
    %assign/vec4 v0x5fd29292d930_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x5fd29292d9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x5fd29292d700_0;
    %assign/vec4 v0x5fd29292d930_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5fd29292c7b0;
T_91 ;
    %load/vec4 v0x5fd29292dcc0_0;
    %store/vec4 v0x5fd29292d930_0, 0, 1;
    %end;
    .thread T_91;
    .scope S_0x5fd29292f1d0;
T_92 ;
    %wait E_0x5fd29292f3b0;
    %load/vec4 v0x5fd29292fa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x5fd29292fb70_0;
    %assign/vec4 v0x5fd29292f7e0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x5fd29292f8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0x5fd29292f600_0;
    %assign/vec4 v0x5fd29292f7e0_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5fd29292de80;
T_93 ;
    %load/vec4 v0x5fd29292fb70_0;
    %store/vec4 v0x5fd29292f7e0_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0x5fd2929308c0;
T_94 ;
    %wait E_0x5fd292930aa0;
    %load/vec4 v0x5fd2929310d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0x5fd292931220_0;
    %assign/vec4 v0x5fd292930e90_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x5fd292930f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x5fd292930c60_0;
    %assign/vec4 v0x5fd292930e90_0, 0;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x5fd29292fd30;
T_95 ;
    %load/vec4 v0x5fd292931220_0;
    %store/vec4 v0x5fd292930e90_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0x5fd292931f70;
T_96 ;
    %wait E_0x5fd292932150;
    %load/vec4 v0x5fd292932780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %load/vec4 v0x5fd2929328d0_0;
    %assign/vec4 v0x5fd292932540_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x5fd292932600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0x5fd292932310_0;
    %assign/vec4 v0x5fd292932540_0, 0;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x5fd2929313e0;
T_97 ;
    %load/vec4 v0x5fd2929328d0_0;
    %store/vec4 v0x5fd292932540_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x5fd292933620;
T_98 ;
    %wait E_0x5fd292933800;
    %load/vec4 v0x5fd292933e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x5fd292933f80_0;
    %assign/vec4 v0x5fd292933bf0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x5fd292933cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0x5fd2929339c0_0;
    %assign/vec4 v0x5fd292933bf0_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x5fd292932a90;
T_99 ;
    %load/vec4 v0x5fd292933f80_0;
    %store/vec4 v0x5fd292933bf0_0, 0, 1;
    %end;
    .thread T_99;
    .scope S_0x5fd292934cd0;
T_100 ;
    %wait E_0x5fd292934eb0;
    %load/vec4 v0x5fd2929354e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x5fd2929355a0_0;
    %assign/vec4 v0x5fd2929352a0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x5fd292935360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x5fd292935070_0;
    %assign/vec4 v0x5fd2929352a0_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x5fd292934140;
T_101 ;
    %load/vec4 v0x5fd2929355a0_0;
    %store/vec4 v0x5fd2929352a0_0, 0, 1;
    %end;
    .thread T_101;
    .scope S_0x5fd2929362f0;
T_102 ;
    %wait E_0x5fd2929364d0;
    %load/vec4 v0x5fd292936b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x5fd292936c50_0;
    %assign/vec4 v0x5fd2929368c0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x5fd292936980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x5fd292936690_0;
    %assign/vec4 v0x5fd2929368c0_0, 0;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x5fd292935760;
T_103 ;
    %load/vec4 v0x5fd292936c50_0;
    %store/vec4 v0x5fd2929368c0_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x5fd2929379a0;
T_104 ;
    %wait E_0x5fd292937b80;
    %load/vec4 v0x5fd292938220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x5fd292938370_0;
    %assign/vec4 v0x5fd292937fe0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x5fd2929380a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %load/vec4 v0x5fd292937d90_0;
    %assign/vec4 v0x5fd292937fe0_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x5fd292936e10;
T_105 ;
    %load/vec4 v0x5fd292938370_0;
    %store/vec4 v0x5fd292937fe0_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x5fd292939090;
T_106 ;
    %wait E_0x5fd292939270;
    %load/vec4 v0x5fd2929398c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x5fd292939a10_0;
    %assign/vec4 v0x5fd292939680_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x5fd292939740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x5fd292939430_0;
    %assign/vec4 v0x5fd292939680_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x5fd292938530;
T_107 ;
    %load/vec4 v0x5fd292939a10_0;
    %store/vec4 v0x5fd292939680_0, 0, 1;
    %end;
    .thread T_107;
    .scope S_0x5fd29293a760;
T_108 ;
    %wait E_0x5fd29293a940;
    %load/vec4 v0x5fd29293afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0x5fd29293b120_0;
    %assign/vec4 v0x5fd29293ad90_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x5fd29293ae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x5fd29293ab90_0;
    %assign/vec4 v0x5fd29293ad90_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x5fd292939bd0;
T_109 ;
    %load/vec4 v0x5fd29293b120_0;
    %store/vec4 v0x5fd29293ad90_0, 0, 1;
    %end;
    .thread T_109;
    .scope S_0x5fd29293be70;
T_110 ;
    %wait E_0x5fd29293c050;
    %load/vec4 v0x5fd29293c6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x5fd29293c7f0_0;
    %assign/vec4 v0x5fd29293c460_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x5fd29293c520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x5fd29293c210_0;
    %assign/vec4 v0x5fd29293c460_0, 0;
T_110.2 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x5fd29293b2e0;
T_111 ;
    %load/vec4 v0x5fd29293c7f0_0;
    %store/vec4 v0x5fd29293c460_0, 0, 1;
    %end;
    .thread T_111;
    .scope S_0x5fd29293d540;
T_112 ;
    %wait E_0x5fd29293d720;
    %load/vec4 v0x5fd29293dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x5fd29293dea0_0;
    %assign/vec4 v0x5fd29293db10_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x5fd29293dbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v0x5fd29293d8e0_0;
    %assign/vec4 v0x5fd29293db10_0, 0;
T_112.2 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x5fd29293c9b0;
T_113 ;
    %load/vec4 v0x5fd29293dea0_0;
    %store/vec4 v0x5fd29293db10_0, 0, 1;
    %end;
    .thread T_113;
    .scope S_0x5fd29293ebf0;
T_114 ;
    %wait E_0x5fd29293edd0;
    %load/vec4 v0x5fd29293f420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %load/vec4 v0x5fd29293f570_0;
    %assign/vec4 v0x5fd29293f1e0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x5fd29293f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x5fd29293ef90_0;
    %assign/vec4 v0x5fd29293f1e0_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x5fd29293e060;
T_115 ;
    %load/vec4 v0x5fd29293f570_0;
    %store/vec4 v0x5fd29293f1e0_0, 0, 1;
    %end;
    .thread T_115;
    .scope S_0x5fd2929402c0;
T_116 ;
    %wait E_0x5fd2929404a0;
    %load/vec4 v0x5fd292940af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %load/vec4 v0x5fd292940c40_0;
    %assign/vec4 v0x5fd2929408b0_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x5fd292940970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x5fd292940660_0;
    %assign/vec4 v0x5fd2929408b0_0, 0;
T_116.2 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x5fd29293f730;
T_117 ;
    %load/vec4 v0x5fd292940c40_0;
    %store/vec4 v0x5fd2929408b0_0, 0, 1;
    %end;
    .thread T_117;
    .scope S_0x5fd292941990;
T_118 ;
    %wait E_0x5fd292941b70;
    %load/vec4 v0x5fd2929421c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %load/vec4 v0x5fd292942280_0;
    %assign/vec4 v0x5fd292941f80_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x5fd292942040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v0x5fd292941d30_0;
    %assign/vec4 v0x5fd292941f80_0, 0;
T_118.2 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x5fd292940e00;
T_119 ;
    %load/vec4 v0x5fd292942280_0;
    %store/vec4 v0x5fd292941f80_0, 0, 1;
    %end;
    .thread T_119;
    .scope S_0x5fd292942fd0;
T_120 ;
    %wait E_0x5fd2929431b0;
    %load/vec4 v0x5fd292943800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %load/vec4 v0x5fd292943950_0;
    %assign/vec4 v0x5fd2929435c0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x5fd292943680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x5fd292943370_0;
    %assign/vec4 v0x5fd2929435c0_0, 0;
T_120.2 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x5fd292942440;
T_121 ;
    %load/vec4 v0x5fd292943950_0;
    %store/vec4 v0x5fd2929435c0_0, 0, 1;
    %end;
    .thread T_121;
    .scope S_0x5fd2929446a0;
T_122 ;
    %wait E_0x5fd292944880;
    %load/vec4 v0x5fd292944ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %load/vec4 v0x5fd292945020_0;
    %assign/vec4 v0x5fd292944c90_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x5fd292944d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v0x5fd292944a40_0;
    %assign/vec4 v0x5fd292944c90_0, 0;
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x5fd292943b10;
T_123 ;
    %load/vec4 v0x5fd292945020_0;
    %store/vec4 v0x5fd292944c90_0, 0, 1;
    %end;
    .thread T_123;
    .scope S_0x5fd292945d70;
T_124 ;
    %wait E_0x5fd292945f50;
    %load/vec4 v0x5fd2929465a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %load/vec4 v0x5fd2929466f0_0;
    %assign/vec4 v0x5fd292946360_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x5fd292946420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v0x5fd292946110_0;
    %assign/vec4 v0x5fd292946360_0, 0;
T_124.2 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x5fd2929451e0;
T_125 ;
    %load/vec4 v0x5fd2929466f0_0;
    %store/vec4 v0x5fd292946360_0, 0, 1;
    %end;
    .thread T_125;
    .scope S_0x5fd292947440;
T_126 ;
    %wait E_0x5fd292947620;
    %load/vec4 v0x5fd292947c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v0x5fd292947dc0_0;
    %assign/vec4 v0x5fd292947a30_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x5fd292947af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x5fd2929477e0_0;
    %assign/vec4 v0x5fd292947a30_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x5fd2929468b0;
T_127 ;
    %load/vec4 v0x5fd292947dc0_0;
    %store/vec4 v0x5fd292947a30_0, 0, 1;
    %end;
    .thread T_127;
    .scope S_0x5fd292948b10;
T_128 ;
    %wait E_0x5fd292948cf0;
    %load/vec4 v0x5fd292949b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %load/vec4 v0x5fd292949ca0_0;
    %assign/vec4 v0x5fd292949910_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x5fd2929499d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v0x5fd2929496c0_0;
    %assign/vec4 v0x5fd292949910_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x5fd292947f80;
T_129 ;
    %load/vec4 v0x5fd292949ca0_0;
    %store/vec4 v0x5fd292949910_0, 0, 1;
    %end;
    .thread T_129;
    .scope S_0x5fd29294a9f0;
T_130 ;
    %wait E_0x5fd29294abd0;
    %load/vec4 v0x5fd29294b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %load/vec4 v0x5fd29294b370_0;
    %assign/vec4 v0x5fd29294afe0_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x5fd29294b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %load/vec4 v0x5fd29294ad90_0;
    %assign/vec4 v0x5fd29294afe0_0, 0;
T_130.2 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x5fd292949e60;
T_131 ;
    %load/vec4 v0x5fd29294b370_0;
    %store/vec4 v0x5fd29294afe0_0, 0, 1;
    %end;
    .thread T_131;
    .scope S_0x5fd29294c0c0;
T_132 ;
    %wait E_0x5fd29294c2a0;
    %load/vec4 v0x5fd29294c8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %load/vec4 v0x5fd29294ca40_0;
    %assign/vec4 v0x5fd29294c6b0_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x5fd29294c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %load/vec4 v0x5fd29294c460_0;
    %assign/vec4 v0x5fd29294c6b0_0, 0;
T_132.2 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x5fd29294b530;
T_133 ;
    %load/vec4 v0x5fd29294ca40_0;
    %store/vec4 v0x5fd29294c6b0_0, 0, 1;
    %end;
    .thread T_133;
    .scope S_0x5fd29294d790;
T_134 ;
    %wait E_0x5fd29294d970;
    %load/vec4 v0x5fd29294dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %load/vec4 v0x5fd29294e0f0_0;
    %assign/vec4 v0x5fd29294dd60_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x5fd29294de20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %load/vec4 v0x5fd29294db30_0;
    %assign/vec4 v0x5fd29294dd60_0, 0;
T_134.2 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x5fd29294cc00;
T_135 ;
    %load/vec4 v0x5fd29294e0f0_0;
    %store/vec4 v0x5fd29294dd60_0, 0, 1;
    %end;
    .thread T_135;
    .scope S_0x5fd29294ee40;
T_136 ;
    %wait E_0x5fd29294f020;
    %load/vec4 v0x5fd29294f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x5fd29294f7c0_0;
    %assign/vec4 v0x5fd29294f430_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x5fd29294f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.2, 8;
    %load/vec4 v0x5fd29294f1e0_0;
    %assign/vec4 v0x5fd29294f430_0, 0;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x5fd29294e2b0;
T_137 ;
    %load/vec4 v0x5fd29294f7c0_0;
    %store/vec4 v0x5fd29294f430_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_0x5fd292950510;
T_138 ;
    %wait E_0x5fd2929506f0;
    %load/vec4 v0x5fd292950d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %load/vec4 v0x5fd292950e90_0;
    %assign/vec4 v0x5fd292950b00_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x5fd292950bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %load/vec4 v0x5fd2929508b0_0;
    %assign/vec4 v0x5fd292950b00_0, 0;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x5fd29294f980;
T_139 ;
    %load/vec4 v0x5fd292950e90_0;
    %store/vec4 v0x5fd292950b00_0, 0, 1;
    %end;
    .thread T_139;
    .scope S_0x5fd292951be0;
T_140 ;
    %wait E_0x5fd292951dc0;
    %load/vec4 v0x5fd2929523f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %load/vec4 v0x5fd292952540_0;
    %assign/vec4 v0x5fd2929521b0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x5fd292952270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x5fd292951f80_0;
    %assign/vec4 v0x5fd2929521b0_0, 0;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x5fd292951050;
T_141 ;
    %load/vec4 v0x5fd292952540_0;
    %store/vec4 v0x5fd2929521b0_0, 0, 1;
    %end;
    .thread T_141;
    .scope S_0x5fd292953290;
T_142 ;
    %wait E_0x5fd292953470;
    %load/vec4 v0x5fd292953aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %load/vec4 v0x5fd292953bf0_0;
    %assign/vec4 v0x5fd292953860_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x5fd292953920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %load/vec4 v0x5fd292953630_0;
    %assign/vec4 v0x5fd292953860_0, 0;
T_142.2 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x5fd292952700;
T_143 ;
    %load/vec4 v0x5fd292953bf0_0;
    %store/vec4 v0x5fd292953860_0, 0, 1;
    %end;
    .thread T_143;
    .scope S_0x5fd292954940;
T_144 ;
    %wait E_0x5fd292954b20;
    %load/vec4 v0x5fd292955150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %load/vec4 v0x5fd2929552a0_0;
    %assign/vec4 v0x5fd292954f10_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x5fd292954fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %load/vec4 v0x5fd292954ce0_0;
    %assign/vec4 v0x5fd292954f10_0, 0;
T_144.2 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x5fd292953db0;
T_145 ;
    %load/vec4 v0x5fd2929552a0_0;
    %store/vec4 v0x5fd292954f10_0, 0, 1;
    %end;
    .thread T_145;
    .scope S_0x5fd292955ff0;
T_146 ;
    %wait E_0x5fd2929561d0;
    %load/vec4 v0x5fd292956800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x5fd292956950_0;
    %assign/vec4 v0x5fd2929565c0_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x5fd292956680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.2, 8;
    %load/vec4 v0x5fd292956390_0;
    %assign/vec4 v0x5fd2929565c0_0, 0;
T_146.2 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x5fd292955460;
T_147 ;
    %load/vec4 v0x5fd292956950_0;
    %store/vec4 v0x5fd2929565c0_0, 0, 1;
    %end;
    .thread T_147;
    .scope S_0x5fd2929576a0;
T_148 ;
    %wait E_0x5fd292957880;
    %load/vec4 v0x5fd292957eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x5fd292958000_0;
    %assign/vec4 v0x5fd292957c70_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x5fd292957d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %load/vec4 v0x5fd292957a40_0;
    %assign/vec4 v0x5fd292957c70_0, 0;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x5fd292956b10;
T_149 ;
    %load/vec4 v0x5fd292958000_0;
    %store/vec4 v0x5fd292957c70_0, 0, 1;
    %end;
    .thread T_149;
    .scope S_0x5fd292958d50;
T_150 ;
    %wait E_0x5fd292958f30;
    %load/vec4 v0x5fd292959560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %load/vec4 v0x5fd2929596b0_0;
    %assign/vec4 v0x5fd292959320_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x5fd2929593e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x5fd2929590f0_0;
    %assign/vec4 v0x5fd292959320_0, 0;
T_150.2 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x5fd2929581c0;
T_151 ;
    %load/vec4 v0x5fd2929596b0_0;
    %store/vec4 v0x5fd292959320_0, 0, 1;
    %end;
    .thread T_151;
    .scope S_0x5fd29295a400;
T_152 ;
    %wait E_0x5fd29295a5e0;
    %load/vec4 v0x5fd29295ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %load/vec4 v0x5fd29295ad70_0;
    %assign/vec4 v0x5fd29295aa00_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x5fd29295aaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x5fd29295a7a0_0;
    %assign/vec4 v0x5fd29295aa00_0, 0;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x5fd292959870;
T_153 ;
    %load/vec4 v0x5fd29295ad70_0;
    %store/vec4 v0x5fd29295aa00_0, 0, 1;
    %end;
    .thread T_153;
    .scope S_0x5fd29295bac0;
T_154 ;
    %wait E_0x5fd29295bca0;
    %load/vec4 v0x5fd29295c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %load/vec4 v0x5fd29295c440_0;
    %assign/vec4 v0x5fd29295c0b0_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x5fd29295c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %load/vec4 v0x5fd29295be60_0;
    %assign/vec4 v0x5fd29295c0b0_0, 0;
T_154.2 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x5fd29295af30;
T_155 ;
    %load/vec4 v0x5fd29295c440_0;
    %store/vec4 v0x5fd29295c0b0_0, 0, 1;
    %end;
    .thread T_155;
    .scope S_0x5fd29295d190;
T_156 ;
    %wait E_0x5fd29295d370;
    %load/vec4 v0x5fd29295d9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v0x5fd29295db10_0;
    %assign/vec4 v0x5fd29295d780_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x5fd29295d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %load/vec4 v0x5fd29295d530_0;
    %assign/vec4 v0x5fd29295d780_0, 0;
T_156.2 ;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x5fd29295c600;
T_157 ;
    %load/vec4 v0x5fd29295db10_0;
    %store/vec4 v0x5fd29295d780_0, 0, 1;
    %end;
    .thread T_157;
    .scope S_0x5fd29295e860;
T_158 ;
    %wait E_0x5fd29295ea40;
    %load/vec4 v0x5fd29295f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %load/vec4 v0x5fd29295f1e0_0;
    %assign/vec4 v0x5fd29295ee50_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x5fd29295ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x5fd29295ec00_0;
    %assign/vec4 v0x5fd29295ee50_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x5fd29295dcd0;
T_159 ;
    %load/vec4 v0x5fd29295f1e0_0;
    %store/vec4 v0x5fd29295ee50_0, 0, 1;
    %end;
    .thread T_159;
    .scope S_0x5fd29295ff30;
T_160 ;
    %wait E_0x5fd292960110;
    %load/vec4 v0x5fd292960760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %load/vec4 v0x5fd2929608b0_0;
    %assign/vec4 v0x5fd292960520_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x5fd2929605e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %load/vec4 v0x5fd2929602d0_0;
    %assign/vec4 v0x5fd292960520_0, 0;
T_160.2 ;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x5fd29295f3a0;
T_161 ;
    %load/vec4 v0x5fd2929608b0_0;
    %store/vec4 v0x5fd292960520_0, 0, 1;
    %end;
    .thread T_161;
    .scope S_0x5fd292961600;
T_162 ;
    %wait E_0x5fd2929617e0;
    %load/vec4 v0x5fd292961e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %load/vec4 v0x5fd292961f80_0;
    %assign/vec4 v0x5fd292961bf0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x5fd292961cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %load/vec4 v0x5fd2929619a0_0;
    %assign/vec4 v0x5fd292961bf0_0, 0;
T_162.2 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x5fd292960a70;
T_163 ;
    %load/vec4 v0x5fd292961f80_0;
    %store/vec4 v0x5fd292961bf0_0, 0, 1;
    %end;
    .thread T_163;
    .scope S_0x5fd292962cd0;
T_164 ;
    %wait E_0x5fd292962eb0;
    %load/vec4 v0x5fd292963500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x5fd292963650_0;
    %assign/vec4 v0x5fd2929632c0_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x5fd292963380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x5fd292963070_0;
    %assign/vec4 v0x5fd2929632c0_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x5fd292962140;
T_165 ;
    %load/vec4 v0x5fd292963650_0;
    %store/vec4 v0x5fd2929632c0_0, 0, 1;
    %end;
    .thread T_165;
    .scope S_0x5fd2929643a0;
T_166 ;
    %wait E_0x5fd292964580;
    %load/vec4 v0x5fd292964bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %load/vec4 v0x5fd292964d20_0;
    %assign/vec4 v0x5fd292964990_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x5fd292964a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %load/vec4 v0x5fd292964740_0;
    %assign/vec4 v0x5fd292964990_0, 0;
T_166.2 ;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x5fd292963810;
T_167 ;
    %load/vec4 v0x5fd292964d20_0;
    %store/vec4 v0x5fd292964990_0, 0, 1;
    %end;
    .thread T_167;
    .scope S_0x5fd292965a70;
T_168 ;
    %wait E_0x5fd292965c50;
    %load/vec4 v0x5fd2929662a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %load/vec4 v0x5fd2929663f0_0;
    %assign/vec4 v0x5fd292966060_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x5fd292966120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %load/vec4 v0x5fd292965e10_0;
    %assign/vec4 v0x5fd292966060_0, 0;
T_168.2 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x5fd292964ee0;
T_169 ;
    %load/vec4 v0x5fd2929663f0_0;
    %store/vec4 v0x5fd292966060_0, 0, 1;
    %end;
    .thread T_169;
    .scope S_0x5fd292967140;
T_170 ;
    %wait E_0x5fd292967320;
    %load/vec4 v0x5fd292967970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %load/vec4 v0x5fd292967ac0_0;
    %assign/vec4 v0x5fd292967730_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x5fd2929677f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %load/vec4 v0x5fd2929674e0_0;
    %assign/vec4 v0x5fd292967730_0, 0;
T_170.2 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x5fd2929665b0;
T_171 ;
    %load/vec4 v0x5fd292967ac0_0;
    %store/vec4 v0x5fd292967730_0, 0, 1;
    %end;
    .thread T_171;
    .scope S_0x5fd292968810;
T_172 ;
    %wait E_0x5fd2929689f0;
    %load/vec4 v0x5fd292969040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %load/vec4 v0x5fd292969190_0;
    %assign/vec4 v0x5fd292968e00_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x5fd292968ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x5fd292968bb0_0;
    %assign/vec4 v0x5fd292968e00_0, 0;
T_172.2 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x5fd292967c80;
T_173 ;
    %load/vec4 v0x5fd292969190_0;
    %store/vec4 v0x5fd292968e00_0, 0, 1;
    %end;
    .thread T_173;
    .scope S_0x5fd292969ee0;
T_174 ;
    %wait E_0x5fd29296a0c0;
    %load/vec4 v0x5fd29296a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %load/vec4 v0x5fd29296a860_0;
    %assign/vec4 v0x5fd29296a4d0_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x5fd29296a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.2, 8;
    %load/vec4 v0x5fd29296a280_0;
    %assign/vec4 v0x5fd29296a4d0_0, 0;
T_174.2 ;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x5fd292969350;
T_175 ;
    %load/vec4 v0x5fd29296a860_0;
    %store/vec4 v0x5fd29296a4d0_0, 0, 1;
    %end;
    .thread T_175;
    .scope S_0x5fd29296b5b0;
T_176 ;
    %wait E_0x5fd29296b790;
    %load/vec4 v0x5fd29296bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %load/vec4 v0x5fd29296bf30_0;
    %assign/vec4 v0x5fd29296bba0_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x5fd29296bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.2, 8;
    %load/vec4 v0x5fd29296b950_0;
    %assign/vec4 v0x5fd29296bba0_0, 0;
T_176.2 ;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x5fd29296aa20;
T_177 ;
    %load/vec4 v0x5fd29296bf30_0;
    %store/vec4 v0x5fd29296bba0_0, 0, 1;
    %end;
    .thread T_177;
    .scope S_0x5fd29296cc80;
T_178 ;
    %wait E_0x5fd29296ce60;
    %load/vec4 v0x5fd29296d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %load/vec4 v0x5fd29296d600_0;
    %assign/vec4 v0x5fd29296d270_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x5fd29296d330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x5fd29296d020_0;
    %assign/vec4 v0x5fd29296d270_0, 0;
T_178.2 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x5fd29296c0f0;
T_179 ;
    %load/vec4 v0x5fd29296d600_0;
    %store/vec4 v0x5fd29296d270_0, 0, 1;
    %end;
    .thread T_179;
    .scope S_0x5fd29296e350;
T_180 ;
    %wait E_0x5fd29296e530;
    %load/vec4 v0x5fd29296eb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %load/vec4 v0x5fd29296ecd0_0;
    %assign/vec4 v0x5fd29296e940_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x5fd29296ea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x5fd29296e6f0_0;
    %assign/vec4 v0x5fd29296e940_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x5fd29296d7c0;
T_181 ;
    %load/vec4 v0x5fd29296ecd0_0;
    %store/vec4 v0x5fd29296e940_0, 0, 1;
    %end;
    .thread T_181;
    .scope S_0x5fd292842250;
T_182 ;
T_182.0 ;
    %wait E_0x5fd292905280;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd292977eb0_0, 0, 1;
    %wait E_0x5fd292348330;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd292977eb0_0, 0, 1;
    %wait E_0x5fd292348330;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd292977eb0_0, 0, 1;
    %event E_0x5fd2929055d0;
    %jmp T_182.0;
    %end;
    .thread T_182;
    .scope S_0x5fd292842250;
T_183 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd292977be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd292977eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd292977f50_0, 0, 1;
    %pushi/vec4 247, 0, 16;
    %store/vec4 v0x5fd292977a60_0, 0, 16;
    %pushi/vec4 127, 0, 16;
    %store/vec4 v0x5fd292977b40_0, 0, 16;
    %end;
    .thread T_183;
    .scope S_0x5fd292842250;
T_184 ;
    %delay 0, 0;
T_184.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd292977be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd292977be0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_184.0;
    %end;
    .thread T_184;
    .scope S_0x5fd292842250;
T_185 ;
    %delay 10000, 0;
    %event E_0x5fd292905280;
    %wait E_0x5fd2929055d0;
    %wait E_0x5fd2923f2b60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd292977f50_0, 0, 1;
    %wait E_0x5fd2923f2b60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd292977f50_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x5fd292977d20_0, 0, 21;
T_185.0 ;
    %load/vec4 v0x5fd292977d20_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_185.1, 5;
    %wait E_0x5fd2923f2b60;
    %load/vec4 v0x5fd292977d20_0;
    %addi 1, 0, 21;
    %store/vec4 v0x5fd292977d20_0, 0, 21;
    %jmp T_185.0;
T_185.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd292977f50_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x5fd292977d20_0, 0, 21;
T_185.2 ;
    %load/vec4 v0x5fd292977d20_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %jmp/0xz T_185.3, 5;
    %wait E_0x5fd2923f2b60;
    %load/vec4 v0x5fd292977d20_0;
    %addi 1, 0, 21;
    %store/vec4 v0x5fd292977d20_0, 0, 21;
    %jmp T_185.2;
T_185.3 ;
    %end;
    .thread T_185;
    .scope S_0x5fd292842250;
T_186 ;
    %fork t_1, S_0x5fd292817ae0;
    %jmp t_0;
    .scope S_0x5fd292817ae0;
t_1 ;
    %vpi_call 2 58 "$dumpfile", "mult_32_TB.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x5fd29281c150 {0 0 0};
    %delay 1200000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .scope S_0x5fd292842250;
t_0 %join;
    %end;
    .thread T_186;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "mult_32_TB.v";
    "mult_32_synth.v";
    "/usr/local/share/yosys/ecp5/cells_sim.v";
