Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1ed789ec3510412e89c7b3e68cff9921 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.riscv
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscv_min_soc
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
