{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647476173104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647476173109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 17:16:12 2022 " "Processing started: Wed Mar 16 17:16:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647476173109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476173109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalExam -c FinalExam " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalExam -c FinalExam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476173109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647476173606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647476173606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalexam.v 1 1 " "Found 1 design units, including 1 entities, in source file finalexam.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalExam " "Found entity 1: FinalExam" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647476182905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476182905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalExam " "Elaborating entity \"FinalExam\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A FinalExam.v(6) " "Verilog HDL or VHDL warning at FinalExam.v(6): object \"A\" assigned a value but never read" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B FinalExam.v(7) " "Verilog HDL or VHDL warning at FinalExam.v(7): object \"B\" assigned a value but never read" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C FinalExam.v(9) " "Verilog HDL or VHDL warning at FinalExam.v(9): object \"C\" assigned a value but never read" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D FinalExam.v(10) " "Verilog HDL or VHDL warning at FinalExam.v(10): object \"D\" assigned a value but never read" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "43 FinalExam.v(19) " "Verilog HDL Display System Task info at FinalExam.v(19): 43" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   6 FinalExam.v(20) " "Verilog HDL Display System Task info at FinalExam.v(20):    6" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   7 FinalExam.v(21) " "Verilog HDL Display System Task info at FinalExam.v(21):    7" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " 4 FinalExam.v(26) " "Verilog HDL Display System Task info at FinalExam.v(26):  4" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 26 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " 4 FinalExam.v(27) " "Verilog HDL Display System Task info at FinalExam.v(27):  4" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 27 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " 3 FinalExam.v(29) " "Verilog HDL Display System Task info at FinalExam.v(29):  3" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 29 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " 3 FinalExam.v(30) " "Verilog HDL Display System Task info at FinalExam.v(30):  3" {  } { { "FinalExam.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/FinalExam.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 "|FinalExam"}
{ "Warning" "WSGN_EMPTY_SHELL" "FinalExam " "Entity \"FinalExam\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1647476182937 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1647476182952 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647476183014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 16 17:16:23 2022 " "Processing ended: Wed Mar 16 17:16:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647476183014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647476183014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647476183014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476183014 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647476183640 ""}
