
*** Running vivado
    with args -log PCB16_16.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PCB16_16.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PCB16_16.tcl -notrace
Command: synth_design -top PCB16_16 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.719 ; gain = 97.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PCB16_16' [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ROM_data.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:77]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.runs/synth_1/.Xil/Vivado-13700-YC/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (1#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.runs/synth_1/.Xil/Vivado-13700-YC/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Counter0' [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter0' (2#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.runs/synth_1/.Xil/Vivado-13700-YC/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.runs/synth_1/.Xil/Vivado-13700-YC/realtime/c_counter_binary_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'Q' does not match port width (7) of module 'c_counter_binary_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:43]
WARNING: [Synth 8-567] referenced signal 'Point_x' should be on the sensitivity list [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:95]
WARNING: [Synth 8-567] referenced signal 'Point_y' should be on the sensitivity list [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:95]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net ROM in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:38]
WARNING: [Synth 8-3848] Net LED in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:23]
WARNING: [Synth 8-3848] Net LED17_B in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:23]
WARNING: [Synth 8-3848] Net LED17_R in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:23]
WARNING: [Synth 8-3848] Net LED16_R in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:23]
WARNING: [Synth 8-3848] Net enable in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:27]
WARNING: [Synth 8-3848] Net up in module/entity PCB16_16 does not have driver. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:29]
INFO: [Synth 8-6155] done synthesizing module 'PCB16_16' (4#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/new/PCB16_16.v:23]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[15]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[14]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[13]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[12]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[11]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[10]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[9]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[8]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[7]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[6]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[5]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[4]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[3]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[2]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[1]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[0]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED17_B
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED17_R
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED16_R
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port BTNC
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[15]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[14]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[13]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[12]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[11]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[10]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[9]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[8]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[7]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[6]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[5]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[4]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[3]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[2]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[1]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 466.680 ; gain = 152.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 466.680 ; gain = 152.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 466.680 ; gain = 152.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'Clock1'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'Clock1'
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'bc'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'bc'
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/constrs_1/imports/lab11/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC'. [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/constrs_1/imports/lab11/Nexys4DDR_Master.xdc:89]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/constrs_1/imports/lab11/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/constrs_1/imports/lab11/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/PCB16_16_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/constrs_1/imports/lab11/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PCB16_16_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PCB16_16_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 808.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 808.211 ; gain = 494.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 808.211 ; gain = 494.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Clock1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 808.211 ; gain = 494.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pulse" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 808.211 ; gain = 494.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PCB16_16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Counter0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "counter/pulse" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[15]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[14]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[13]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[12]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[11]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[10]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[9]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[8]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[7]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[6]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[5]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[4]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[3]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[2]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[1]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED[0]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED17_B
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED17_R
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port LED16_R
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port BTNC
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[15]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[14]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[13]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[12]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[11]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[10]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[9]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[8]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[7]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[6]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[5]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[4]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[3]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[2]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[1]
WARNING: [Synth 8-3331] design PCB16_16 has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 808.211 ; gain = 494.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clock1/clk_out1' to pin 'Clock1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 809.473 ; gain = 495.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 828.980 ; gain = 515.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 828.980 ; gain = 515.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module bc has unconnected pin CE
CRITICAL WARNING: [Synth 8-4442] BlackBox module bc has unconnected pin UP
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 828.980 ; gain = 515.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 828.980 ; gain = 515.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 828.980 ; gain = 515.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 828.980 ; gain = 515.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 828.980 ; gain = 515.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 828.980 ; gain = 515.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_1          |         1|
|2     |c_counter_binary_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |c_counter_binary_0 |     1|
|2     |clk_wiz_1          |     1|
|3     |CARRY4             |    23|
|4     |LUT1               |     3|
|5     |LUT2               |    52|
|6     |LUT3               |    10|
|7     |LUT4               |    61|
|8     |LUT5               |    17|
|9     |LUT6               |    26|
|10    |FDRE               |    71|
|11    |IBUF               |     4|
|12    |OBUF               |    14|
|13    |OBUFT              |    19|
+------+-------------------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   308|
|2     |  counter |Counter0 |    49|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 828.980 ; gain = 515.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 828.980 ; gain = 173.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 828.980 ; gain = 515.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 105 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 830.867 ; gain = 528.609
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWork/FinalWork.runs/synth_1/PCB16_16.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PCB16_16_utilization_synth.rpt -pb PCB16_16_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 830.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 14 17:15:58 2018...
