 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Thu Jun 11 11:27:31 2020
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner Cmax ====
===========================================

================================================== Summary Table for Corner Cmax ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_worst
SDRAM_CLK                               M,D      2860     12       91    388.84    420.61      1.32      0.12         1         0
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928     14      127    532.43    672.97      1.44      0.13         0         0
 SYS_CLK                                  G      1724     13       87    381.47    410.95      1.12      0.10         0         0
PCI_CLK                                 M,D       394      8       23    102.42    117.16      0.99      0.50         0         0
### Mode: test, Scenario: test_worst
ate_clk                                 M,D      5162     10      219    950.50   1128.91      1.28      0.17         0         0
SYS_2x_CLK                              M,D        16     14       28     82.34    103.69      1.39      0.03         0         0
 SYS_CLK                                  G         8     13       15     42.70     49.05      1.08      0.02         0         0
PCI_CLK                                 M,D         8      4        3      7.12     13.47      0.49      0.00         0         0
SDRAM_CLK                               M,D         8     12       11     27.96     34.31      1.21      0.00         0         0
SD_DDR_CLK                                *         0      0        0      0.00      0.00        --        --         0         0
SD_DDR_CLKn                               *         0      0        0      0.00      0.00        --        --         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       5194     14      264   1074.01   1286.48      1.44      0.50         1         0


===========================================
==== Summary Reporting for Corner Cmin ====
===========================================

================================================== Summary Table for Corner Cmin ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_best
SDRAM_CLK                               M,D      2860     12       91    388.84    420.61      0.26      0.02         0         1
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928     14      127    532.43    672.97      0.33      0.06         0         0
 SYS_CLK                                  G      1724     13       87    381.47    410.95      0.24      0.02         0         0
PCI_CLK                                 M,D       394      8       23    102.42    117.16      0.21      0.11         0         0
### Mode: test, Scenario: test_best
ate_clk                                 M,D      5162     10      219    950.50   1128.91      0.27      0.05         0         1
SYS_2x_CLK                              M,D        16     14       28     82.34    103.69      0.28      0.00         0         0
 SYS_CLK                                  G         8     13       15     42.70     49.05      0.22      0.00         0         0
PCI_CLK                                 M,D         8      4        3      7.12     13.47      0.10      0.00         0         0
SDRAM_CLK                               M,D         8     12       11     27.96     34.31      0.24      0.00         0         0
SD_DDR_CLK                                *         0      0        0      0.00      0.00        --        --         0         0
SD_DDR_CLKn                               *         0      0        0      0.00      0.00        --        --         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       5194     14      264   1074.01   1286.48      0.33      0.11         0         1


1
