Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Oct 15 15:31:38 2021
| Host         : juliett running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.272        0.000                      0                21363        0.029        0.000                      0                21363        4.020        0.000                       0                  6402  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.272        0.000                      0                21363        0.029        0.000                      0                21363        4.020        0.000                       0                  6402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 3.617ns (38.586%)  route 5.757ns (61.414%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.840     3.134    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    DSP48_X1Y14          DSP48E1                                      r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.568 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/P[0]
                         net (fo=2, routed)           1.578     5.146    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec[4]_141[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I0_O)        0.150     5.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17/O
                         net (fo=2, routed)           0.859     6.155    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I3_O)        0.326     6.481 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20/O
                         net (fo=1, routed)           0.000     6.481    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.031 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.031    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.145    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.373    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.821 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13/O[1]
                         net (fo=3, routed)           2.173     9.993    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13_n_6
    SLICE_X84Y71         LUT3 (Prop_lut3_I0_O)        0.303    10.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22/O
                         net (fo=2, routed)           0.638    10.934    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22_n_0
    SLICE_X83Y71         LUT5 (Prop_lut5_I3_O)        0.124    11.058 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22/O
                         net (fo=2, routed)           0.509    11.567    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.691 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6/O
                         net (fo=1, routed)           0.000    11.691    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.067 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.067    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.184 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.184    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.507 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.507    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_o[29]
    SLICE_X82Y73         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.531    12.710    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    SLICE_X82Y73         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[29]/C
                         clock pessimism              0.115    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X82Y73         FDRE (Setup_fdre_C_D)        0.109    12.780    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 3.609ns (38.533%)  route 5.757ns (61.467%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.840     3.134    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    DSP48_X1Y14          DSP48E1                                      r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.568 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/P[0]
                         net (fo=2, routed)           1.578     5.146    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec[4]_141[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I0_O)        0.150     5.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17/O
                         net (fo=2, routed)           0.859     6.155    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I3_O)        0.326     6.481 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20/O
                         net (fo=1, routed)           0.000     6.481    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.031 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.031    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.145    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.373    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.821 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13/O[1]
                         net (fo=3, routed)           2.173     9.993    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13_n_6
    SLICE_X84Y71         LUT3 (Prop_lut3_I0_O)        0.303    10.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22/O
                         net (fo=2, routed)           0.638    10.934    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22_n_0
    SLICE_X83Y71         LUT5 (Prop_lut5_I3_O)        0.124    11.058 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22/O
                         net (fo=2, routed)           0.509    11.567    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.691 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6/O
                         net (fo=1, routed)           0.000    11.691    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.067 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.067    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.184 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.184    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.499 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.499    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_o[31]
    SLICE_X82Y73         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.531    12.710    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    SLICE_X82Y73         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[31]/C
                         clock pessimism              0.115    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X82Y73         FDRE (Setup_fdre_C_D)        0.109    12.780    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/prod_vec_logic0__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 3.532ns (37.546%)  route 5.875ns (62.454%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.827     3.121    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/s00_axi_aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/prod_vec_logic0__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     3.555 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/prod_vec_logic0__2/P[3]
                         net (fo=2, routed)           1.080     4.634    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/prod_vec[3]_200[3]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.150     4.784 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[11]_i_18/O
                         net (fo=2, routed)           0.816     5.600    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[11]_i_18_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.355     5.955 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[11]_i_22/O
                         net (fo=1, routed)           0.000     5.955    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[11]_i_22_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.468 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.468    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[11]_i_13_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.585 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[15]_i_13_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.702 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.702    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[19]_i_13_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[23]_i_13_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.936    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[27]_i_13_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.259 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[31]_i_12/O[1]
                         net (fo=3, routed)           2.832    10.091    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[31]_i_12_n_6
    SLICE_X29Y100        LUT3 (Prop_lut3_I0_O)        0.306    10.397 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_10__32/O
                         net (fo=2, routed)           0.682    11.078    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_10__32_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I3_O)        0.124    11.202 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_2__32/O
                         net (fo=2, routed)           0.466    11.669    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_2__32_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.793 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_6/O
                         net (fo=1, routed)           0.000    11.793    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_6_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.194 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.194    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[27]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.528 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.528    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_o[29]
    SLICE_X35Y101        FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.655    12.834    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/s00_axi_aclk
    SLICE_X35Y101        FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[29]/C
                         clock pessimism              0.115    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)        0.062    12.857    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/prod_vec_logic0__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 3.511ns (37.407%)  route 5.875ns (62.593%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.827     3.121    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/s00_axi_aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/prod_vec_logic0__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     3.555 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/prod_vec_logic0__2/P[3]
                         net (fo=2, routed)           1.080     4.634    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/prod_vec[3]_200[3]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.150     4.784 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[11]_i_18/O
                         net (fo=2, routed)           0.816     5.600    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[11]_i_18_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.355     5.955 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[11]_i_22/O
                         net (fo=1, routed)           0.000     5.955    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[11]_i_22_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.468 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.468    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[11]_i_13_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.585 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[15]_i_13_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.702 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.702    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[19]_i_13_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[23]_i_13_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.936    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[27]_i_13_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.259 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[31]_i_12/O[1]
                         net (fo=3, routed)           2.832    10.091    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[31]_i_12_n_6
    SLICE_X29Y100        LUT3 (Prop_lut3_I0_O)        0.306    10.397 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_10__32/O
                         net (fo=2, routed)           0.682    11.078    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_10__32_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I3_O)        0.124    11.202 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_2__32/O
                         net (fo=2, routed)           0.466    11.669    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_2__32_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.793 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_6/O
                         net (fo=1, routed)           0.000    11.793    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out[27]_i_6_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.194 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.194    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[27]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.507 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.507    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_o[31]
    SLICE_X35Y101        FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.655    12.834    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/s00_axi_aclk
    SLICE_X35Y101        FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[31]/C
                         clock pessimism              0.115    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)        0.062    12.857    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i/product_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 3.533ns (38.030%)  route 5.757ns (61.970%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.840     3.134    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    DSP48_X1Y14          DSP48E1                                      r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.568 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/P[0]
                         net (fo=2, routed)           1.578     5.146    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec[4]_141[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I0_O)        0.150     5.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17/O
                         net (fo=2, routed)           0.859     6.155    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I3_O)        0.326     6.481 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20/O
                         net (fo=1, routed)           0.000     6.481    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.031 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.031    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.145    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.373    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.821 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13/O[1]
                         net (fo=3, routed)           2.173     9.993    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13_n_6
    SLICE_X84Y71         LUT3 (Prop_lut3_I0_O)        0.303    10.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22/O
                         net (fo=2, routed)           0.638    10.934    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22_n_0
    SLICE_X83Y71         LUT5 (Prop_lut5_I3_O)        0.124    11.058 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22/O
                         net (fo=2, routed)           0.509    11.567    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.691 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6/O
                         net (fo=1, routed)           0.000    11.691    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.067 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.067    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.184 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.184    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.423 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.423    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_o[30]
    SLICE_X82Y73         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.531    12.710    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    SLICE_X82Y73         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[30]/C
                         clock pessimism              0.115    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X82Y73         FDRE (Setup_fdre_C_D)        0.109    12.780    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[30]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 3.513ns (37.897%)  route 5.757ns (62.103%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.840     3.134    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    DSP48_X1Y14          DSP48E1                                      r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.568 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/P[0]
                         net (fo=2, routed)           1.578     5.146    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec[4]_141[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I0_O)        0.150     5.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17/O
                         net (fo=2, routed)           0.859     6.155    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I3_O)        0.326     6.481 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20/O
                         net (fo=1, routed)           0.000     6.481    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.031 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.031    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.145    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.373    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.821 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13/O[1]
                         net (fo=3, routed)           2.173     9.993    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13_n_6
    SLICE_X84Y71         LUT3 (Prop_lut3_I0_O)        0.303    10.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22/O
                         net (fo=2, routed)           0.638    10.934    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22_n_0
    SLICE_X83Y71         LUT5 (Prop_lut5_I3_O)        0.124    11.058 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22/O
                         net (fo=2, routed)           0.509    11.567    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.691 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6/O
                         net (fo=1, routed)           0.000    11.691    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.067 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.067    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.184 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.184    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.403 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.403    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_o[28]
    SLICE_X82Y73         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.531    12.710    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    SLICE_X82Y73         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[28]/C
                         clock pessimism              0.115    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X82Y73         FDRE (Setup_fdre_C_D)        0.109    12.780    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[28]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/prod_vec_logic0__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 3.513ns (38.350%)  route 5.647ns (61.650%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.844     3.138    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/s00_axi_aclk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/prod_vec_logic0__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     3.572 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/prod_vec_logic0__3/P[2]
                         net (fo=2, routed)           1.161     4.733    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/prod_vec[4]_207[2]
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.153     4.886 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[7]_i_15/O
                         net (fo=2, routed)           0.708     5.594    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[7]_i_15_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I3_O)        0.331     5.925 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[7]_i_18/O
                         net (fo=1, routed)           0.000     5.925    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[7]_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.301 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.301    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[7]_i_13_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.418    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[11]_i_13_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.535    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[15]_i_13_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.652    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[19]_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.967 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[23]_i_13/O[3]
                         net (fo=3, routed)           2.536     9.503    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[23]_i_13_n_4
    SLICE_X33Y86         LUT3 (Prop_lut3_I0_O)        0.307     9.810 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_12__33/O
                         net (fo=2, routed)           0.582    10.392    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_12__33_n_0
    SLICE_X34Y87         LUT5 (Prop_lut5_I3_O)        0.124    10.516 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_4__33/O
                         net (fo=2, routed)           0.660    11.176    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_4__33_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_8/O
                         net (fo=1, routed)           0.000    11.300    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_8_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.850 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.850    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[23]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.964 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.964    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[27]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.298 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.298    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_o[29]
    SLICE_X35Y89         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.478    12.657    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[29]/C
                         clock pessimism              0.115    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.062    12.680    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 3.500ns (37.809%)  route 5.757ns (62.191%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.840     3.134    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    DSP48_X1Y14          DSP48E1                                      r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.568 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/P[0]
                         net (fo=2, routed)           1.578     5.146    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec[4]_141[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I0_O)        0.150     5.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17/O
                         net (fo=2, routed)           0.859     6.155    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I3_O)        0.326     6.481 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20/O
                         net (fo=1, routed)           0.000     6.481    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.031 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.031    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.145    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.373    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.821 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13/O[1]
                         net (fo=3, routed)           2.173     9.993    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13_n_6
    SLICE_X84Y71         LUT3 (Prop_lut3_I0_O)        0.303    10.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22/O
                         net (fo=2, routed)           0.638    10.934    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22_n_0
    SLICE_X83Y71         LUT5 (Prop_lut5_I3_O)        0.124    11.058 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22/O
                         net (fo=2, routed)           0.509    11.567    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.691 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6/O
                         net (fo=1, routed)           0.000    11.691    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.067 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.067    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.390 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.390    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_o[25]
    SLICE_X82Y72         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.532    12.711    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    SLICE_X82Y72         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[25]/C
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X82Y72         FDRE (Setup_fdre_C_D)        0.109    12.781    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[25]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 3.492ns (37.756%)  route 5.757ns (62.244%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.840     3.134    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    DSP48_X1Y14          DSP48E1                                      r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.568 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/P[0]
                         net (fo=2, routed)           1.578     5.146    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec[4]_141[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I0_O)        0.150     5.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17/O
                         net (fo=2, routed)           0.859     6.155    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_17_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I3_O)        0.326     6.481 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20/O
                         net (fo=1, routed)           0.000     6.481    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[7]_i_20_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.031 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.031    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[7]_i_13_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.145    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[11]_i_13_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[15]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.373    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[19]_i_13_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_13_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.821 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13/O[1]
                         net (fo=3, routed)           2.173     9.993    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_13_n_6
    SLICE_X84Y71         LUT3 (Prop_lut3_I0_O)        0.303    10.296 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22/O
                         net (fo=2, routed)           0.638    10.934    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_10__22_n_0
    SLICE_X83Y71         LUT5 (Prop_lut5_I3_O)        0.124    11.058 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22/O
                         net (fo=2, routed)           0.509    11.567    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_2__22_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.691 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6/O
                         net (fo=1, routed)           0.000    11.691    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out[23]_i_6_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.067 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.067    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[23]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.382 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.382    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_o[27]
    SLICE_X82Y72         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.532    12.711    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/s00_axi_aclk
    SLICE_X82Y72         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]/C
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X82Y72         FDRE (Setup_fdre_C_D)        0.109    12.781    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/product_out_reg[27]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/prod_vec_logic0__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.139ns  (logic 3.492ns (38.208%)  route 5.647ns (61.792%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.844     3.138    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/s00_axi_aclk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/prod_vec_logic0__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     3.572 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/prod_vec_logic0__3/P[2]
                         net (fo=2, routed)           1.161     4.733    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/prod_vec[4]_207[2]
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.153     4.886 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[7]_i_15/O
                         net (fo=2, routed)           0.708     5.594    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[7]_i_15_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I3_O)        0.331     5.925 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[7]_i_18/O
                         net (fo=1, routed)           0.000     5.925    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[7]_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.301 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.301    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[7]_i_13_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.418    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[11]_i_13_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.535    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[15]_i_13_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.652    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[19]_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.967 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[23]_i_13/O[3]
                         net (fo=3, routed)           2.536     9.503    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[23]_i_13_n_4
    SLICE_X33Y86         LUT3 (Prop_lut3_I0_O)        0.307     9.810 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_12__33/O
                         net (fo=2, routed)           0.582    10.392    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_12__33_n_0
    SLICE_X34Y87         LUT5 (Prop_lut5_I3_O)        0.124    10.516 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_4__33/O
                         net (fo=2, routed)           0.660    11.176    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_4__33_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_8/O
                         net (fo=1, routed)           0.000    11.300    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out[23]_i_8_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.850 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.850    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[23]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.964 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.964    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[27]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.277 r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.277    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_o[31]
    SLICE_X35Y89         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        1.478    12.657    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[31]/C
                         clock pessimism              0.115    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.062    12.680    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i/product_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  0.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.148%)  route 0.210ns (52.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.556     0.892    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I/Q
                         net (fo=2, routed)           0.210     1.242    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/read_Mux_In[17]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.046     1.288 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[17]_i_1/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[17]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.821     1.187    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X51Y97         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.107     1.259    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.654     0.990    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y113        FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.102     1.233    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y113        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.925     1.291    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y113        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.286     1.005    
    SLICE_X30Y113        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.188    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.289     1.007    
    SLICE_X30Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.190ns (41.348%)  route 0.270ns (58.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.552     0.888    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X53Y95         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I/Q
                         net (fo=2, routed)           0.270     1.298    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/read_Mux_In[8]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.049     1.347 r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.347    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[8]
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.824     1.190    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.131     1.286    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.314ns (61.770%)  route 0.194ns (38.230%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.556     0.892    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/Q
                         net (fo=2, routed)           0.194     1.227    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/read_Mux_In[84]
    SLICE_X51Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.272 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.400 r  design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.400    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[31]
    SLICE_X51Y100        FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.907     1.273    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y100        FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.100     1.338    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.231ns (53.323%)  route 0.202ns (46.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.634     0.970    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X51Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/Q
                         net (fo=4, routed)           0.076     1.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[5]
    SLICE_X50Y105        LUT5 (Prop_lut5_I2_O)        0.045     1.232 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.126     1.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X49Y105        LUT6 (Prop_lut6_I5_O)        0.045     1.403 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.403    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1][0]
    SLICE_X49Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.910     1.276    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X49Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.092     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.651     0.987    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y118        FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.113     1.264    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y117        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.922     1.288    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y117        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.286     1.002    
    SLICE_X30Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.185    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.184ns (40.700%)  route 0.268ns (59.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.556     0.892    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I/Q
                         net (fo=2, routed)           0.268     1.301    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/read_Mux_In[16]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.043     1.344 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[16]_i_1/O
                         net (fo=1, routed)           0.000     1.344    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[16]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.821     1.187    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X51Y97         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.107     1.259    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.227ns (42.867%)  route 0.303ns (57.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]/Q
                         net (fo=3, routed)           0.303     1.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/Q[9]
    SLICE_X43Y102        LUT5 (Prop_lut5_I4_O)        0.099     1.421 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.421    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0_n_0
    SLICE_X43Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X43Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.858%)  route 0.293ns (61.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.635     0.971    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X49Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/Q
                         net (fo=5, routed)           0.293     1.405    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_0[0]
    SLICE_X50Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.450    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[1]_i_1__0_n_0
    SLICE_X50Y111        FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6403, routed)        0.904     1.270    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X50Y111        FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.120     1.351    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y29    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[0].GEN_VECT_MULT[2].vect_mult_i/prod_vec_logic0__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y6     design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[0].GEN_VECT_MULT[4].vect_mult_i/prod_vec_logic0__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y49    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[1].GEN_VECT_MULT[3].vect_mult_i/prod_vec_logic0__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y8     design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[1].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y43    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[2].GEN_VECT_MULT[4].vect_mult_i/prod_vec_logic0__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[0].vect_mult_i/prod_vec_logic0__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y38    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i/prod_vec_logic0__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y17    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[4].GEN_VECT_MULT[1].vect_mult_i/prod_vec_logic0__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y38    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[0].vect_mult_i/prod_vec_logic0__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y11    design_1_i/mat_mult_0/U0/mat_mult_v1_0_S00_AXI_inst/mat_mul/GEN_LIGNE[5].GEN_VECT_MULT[2].vect_mult_i/prod_vec_logic0__3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y106  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y103  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y103  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y106  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y106  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y106  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y103  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y103  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y105  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y105  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y99   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



