===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 25.5389 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8180 (  8.5%)    3.8180 ( 14.9%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.0160 (  6.7%)    3.0160 ( 11.8%)    Parse modules
    0.7457 (  1.7%)    0.7457 (  2.9%)    Verify circuit
   37.1973 ( 82.6%)   18.7716 ( 73.5%)  'firrtl.circuit' Pipeline
    0.7109 (  1.6%)    0.7109 (  2.8%)    LowerFIRRTLAnnotations
    3.5872 (  8.0%)    1.9376 (  7.6%)    'firrtl.module' Pipeline
    1.1109 (  2.5%)    0.6009 (  2.4%)      DropName
    2.4762 (  5.5%)    1.3366 (  5.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1607 (  0.4%)    0.0883 (  0.3%)    'firrtl.module' Pipeline
    0.1607 (  0.4%)    0.0883 (  0.3%)      LowerCHIRRTLPass
    0.2304 (  0.5%)    0.2304 (  0.9%)    InferWidths
    0.6976 (  1.5%)    0.6976 (  2.7%)    MemToRegOfVec
    1.1641 (  2.6%)    1.1641 (  4.6%)    InferResets
    0.1342 (  0.3%)    0.1342 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.1942 (  0.4%)    0.1942 (  0.8%)    WireDFT
    1.4757 (  3.3%)    1.4757 (  5.8%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    4.9720 ( 11.0%)    2.7013 ( 10.6%)    'firrtl.module' Pipeline
    3.9151 (  8.7%)    2.0957 (  8.2%)      ExpandWhens
    1.0558 (  2.3%)    0.6052 (  2.4%)      SFCCompat
    1.1439 (  2.5%)    1.1439 (  4.5%)    CheckCombCycles
    0.2339 (  0.5%)    0.2339 (  0.9%)      (A) circt::firrtl::InstanceGraph
    6.8048 ( 15.1%)    3.7044 ( 14.5%)    'firrtl.module' Pipeline
    6.4848 ( 14.4%)    3.5273 ( 13.8%)      Canonicalizer
    0.3200 (  0.7%)    0.1771 (  0.7%)      InferReadWrite
    0.1726 (  0.4%)    0.1726 (  0.7%)    PrefixModules
    0.0638 (  0.1%)    0.0638 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.3940 (  0.9%)    0.3940 (  1.5%)    Inliner
    0.8650 (  1.9%)    0.8650 (  3.4%)    IMConstProp
    0.0661 (  0.1%)    0.0661 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0593 (  0.1%)    0.0593 (  0.2%)    AddSeqMemPorts
    0.0592 (  0.1%)    0.0592 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1977 (  0.4%)    0.1977 (  0.8%)    CreateSiFiveMetadata
    0.0294 (  0.1%)    0.0294 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.9010 (  6.4%)    1.5163 (  5.9%)    'firrtl.module' Pipeline
    0.2528 (  0.6%)    0.1314 (  0.5%)      DropName
    2.6481 (  5.9%)    1.3848 (  5.4%)      Canonicalizer
    0.5529 (  1.2%)    0.5529 (  2.2%)    IMDeadCodeElim
    0.0537 (  0.1%)    0.0537 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.5733 (  1.3%)    0.5733 (  2.2%)  LowerFIRRTLToHW
    0.0283 (  0.1%)    0.0283 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.5455 (  1.2%)    0.5455 (  2.1%)  HWMemSimImpl
    0.8812 (  2.0%)    0.5560 (  2.2%)  'hw.module' Pipeline
    0.3070 (  0.7%)    0.1954 (  0.8%)    CSE
    0.0080 (  0.0%)    0.0042 (  0.0%)      (A) DominanceInfo
    0.3063 (  0.7%)    0.2043 (  0.8%)    Canonicalizer
    0.1540 (  0.3%)    0.0972 (  0.4%)    CSE
    0.0053 (  0.0%)    0.0027 (  0.0%)      (A) DominanceInfo
    0.0602 (  0.1%)    0.0314 (  0.1%)    HWCleanup
    0.1952 (  0.4%)    0.1101 (  0.4%)  'hw.module' Pipeline
    0.0296 (  0.1%)    0.0173 (  0.1%)    HWLegalizeModules
    0.1239 (  0.3%)    0.0718 (  0.3%)    PrettifyVerilog
    0.1890 (  0.4%)    0.1890 (  0.7%)  StripDebugInfoWithPred
    0.8815 (  2.0%)    0.8815 (  3.5%)  ExportVerilog
    0.0071 (  0.0%)    0.0071 (  0.0%)  Rest
   45.0411 (100.0%)   25.5389 (100.0%)  Total

{
  totalTime: 25.582,
  maxMemory: 1084084224
}
