

================================================================
== Vitis HLS Report for 'compute_tile'
================================================================
* Date:           Fri Feb 20 18:06:36 2026

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj_cosim
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      386|      386|  1.285 us|  1.285 us|  386|  386|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COMPUTE_LOOP_I_COMPUTE_LOOP_J  |      384|      384|       130|          1|          1|   256|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      94|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    82|     7694|    4614|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      74|    -|
|Register             |        -|     -|     2647|     160|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    82|    10341|    4942|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     2|        1|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     1|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U19   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U25   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  82| 7694| 4614|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_1_fu_717_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln28_fu_729_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln29_fu_805_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln36_fu_799_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln28_fu_723_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln29_fu_735_p2      |      icmp|   0|  0|  10|           5|           6|
    |select_ln28_1_fu_749_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln28_3_fu_777_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln28_fu_741_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  94|          47|          40|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter129   |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_562_p4  |   9|          2|    5|         10|
    |i_reg_558                   |   9|          2|    5|         10|
    |indvar_flatten_reg_547      |   9|          2|    9|         18|
    |j_reg_569                   |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  74|         16|   27|         56|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln36_reg_877           |   8|   0|    8|          0|
    |add_reg_1378               |  32|   0|   32|          0|
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter100  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter101  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter102  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter103  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter104  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter105  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter106  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter107  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter108  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter109  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter110  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter111  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter112  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter113  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter114  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter115  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter116  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter117  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter118  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter119  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter120  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter121  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter122  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter123  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter124  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter125  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter126  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter127  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter128  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter129  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99   |   1|   0|    1|          0|
    |buff_A_0_load_reg_892      |  32|   0|   32|          0|
    |buff_A_10_load_reg_1187    |  32|   0|   32|          0|
    |buff_A_11_load_reg_1217    |  32|   0|   32|          0|
    |buff_A_12_load_reg_1247    |  32|   0|   32|          0|
    |buff_A_13_load_reg_1277    |  32|   0|   32|          0|
    |buff_A_14_load_reg_1307    |  32|   0|   32|          0|
    |buff_A_15_load_reg_1337    |  32|   0|   32|          0|
    |buff_A_1_load_reg_917      |  32|   0|   32|          0|
    |buff_A_2_load_reg_947      |  32|   0|   32|          0|
    |buff_A_3_load_reg_977      |  32|   0|   32|          0|
    |buff_A_4_load_reg_1007     |  32|   0|   32|          0|
    |buff_A_5_load_reg_1037     |  32|   0|   32|          0|
    |buff_A_6_load_reg_1067     |  32|   0|   32|          0|
    |buff_A_7_load_reg_1097     |  32|   0|   32|          0|
    |buff_A_8_load_reg_1127     |  32|   0|   32|          0|
    |buff_A_9_load_reg_1157     |  32|   0|   32|          0|
    |buff_B_0_load_reg_897      |  32|   0|   32|          0|
    |buff_B_10_load_reg_1192    |  32|   0|   32|          0|
    |buff_B_11_load_reg_1222    |  32|   0|   32|          0|
    |buff_B_12_load_reg_1252    |  32|   0|   32|          0|
    |buff_B_13_load_reg_1282    |  32|   0|   32|          0|
    |buff_B_14_load_reg_1312    |  32|   0|   32|          0|
    |buff_B_15_load_reg_1342    |  32|   0|   32|          0|
    |buff_B_1_load_reg_922      |  32|   0|   32|          0|
    |buff_B_2_load_reg_952      |  32|   0|   32|          0|
    |buff_B_3_load_reg_982      |  32|   0|   32|          0|
    |buff_B_4_load_reg_1012     |  32|   0|   32|          0|
    |buff_B_5_load_reg_1042     |  32|   0|   32|          0|
    |buff_B_6_load_reg_1072     |  32|   0|   32|          0|
    |buff_B_7_load_reg_1102     |  32|   0|   32|          0|
    |buff_B_8_load_reg_1132     |  32|   0|   32|          0|
    |buff_B_9_load_reg_1162     |  32|   0|   32|          0|
    |buff_C_addr_reg_1362       |   8|   0|    8|          0|
    |buff_C_load_reg_1373       |  32|   0|   32|          0|
    |i_reg_558                  |   5|   0|    5|          0|
    |icmp_ln28_reg_825          |   1|   0|    1|          0|
    |indvar_flatten_reg_547     |   9|   0|    9|          0|
    |j_reg_569                  |   5|   0|    5|          0|
    |mul9_reg_1368              |  32|   0|   32|          0|
    |mul_10_reg_1232            |  32|   0|   32|          0|
    |mul_11_reg_1262            |  32|   0|   32|          0|
    |mul_12_reg_1292            |  32|   0|   32|          0|
    |mul_13_reg_1322            |  32|   0|   32|          0|
    |mul_14_reg_1352            |  32|   0|   32|          0|
    |mul_1_reg_932              |  32|   0|   32|          0|
    |mul_2_reg_962              |  32|   0|   32|          0|
    |mul_3_reg_992              |  32|   0|   32|          0|
    |mul_4_reg_1022             |  32|   0|   32|          0|
    |mul_5_reg_1052             |  32|   0|   32|          0|
    |mul_6_reg_1082             |  32|   0|   32|          0|
    |mul_7_reg_1112             |  32|   0|   32|          0|
    |mul_8_reg_1142             |  32|   0|   32|          0|
    |mul_9_reg_1172             |  32|   0|   32|          0|
    |mul_reg_902                |  32|   0|   32|          0|
    |mul_s_reg_1202             |  32|   0|   32|          0|
    |select_ln28_1_reg_829      |   5|   0|    5|          0|
    |sum_10_reg_1227            |  32|   0|   32|          0|
    |sum_11_reg_1257            |  32|   0|   32|          0|
    |sum_12_reg_1287            |  32|   0|   32|          0|
    |sum_13_reg_1317            |  32|   0|   32|          0|
    |sum_14_reg_1347            |  32|   0|   32|          0|
    |sum_15_reg_1357            |  32|   0|   32|          0|
    |sum_1_reg_957              |  32|   0|   32|          0|
    |sum_2_reg_987              |  32|   0|   32|          0|
    |sum_3_reg_1017             |  32|   0|   32|          0|
    |sum_4_reg_1047             |  32|   0|   32|          0|
    |sum_5_reg_1077             |  32|   0|   32|          0|
    |sum_6_reg_1107             |  32|   0|   32|          0|
    |sum_7_reg_1137             |  32|   0|   32|          0|
    |sum_8_reg_1167             |  32|   0|   32|          0|
    |sum_9_reg_1197             |  32|   0|   32|          0|
    |sum_reg_927                |  32|   0|   32|          0|
    |zext_ln28_reg_834          |   4|   0|   64|         60|
    |zext_ln29_reg_858          |   5|   0|   64|         59|
    |add_ln36_reg_877           |  64|  32|    8|          0|
    |buff_C_addr_reg_1362       |  64|  32|    8|          0|
    |icmp_ln28_reg_825          |  64|  32|    1|          0|
    |zext_ln28_reg_834          |  64|  32|   64|         60|
    |zext_ln29_reg_858          |  64|  32|   64|         59|
    +---------------------------+----+----+-----+-----------+
    |Total                      |2647| 160| 2591|        238|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  compute_tile|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  compute_tile|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  compute_tile|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  compute_tile|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  compute_tile|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  compute_tile|  return value|
|grp_fu_1120_p_din0   |  out|   32|  ap_ctrl_hs|  compute_tile|  return value|
|grp_fu_1120_p_din1   |  out|   32|  ap_ctrl_hs|  compute_tile|  return value|
|grp_fu_1120_p_dout0  |   in|   32|  ap_ctrl_hs|  compute_tile|  return value|
|grp_fu_1120_p_ce     |  out|    1|  ap_ctrl_hs|  compute_tile|  return value|
|buff_A_0_address0    |  out|    4|   ap_memory|      buff_A_0|         array|
|buff_A_0_ce0         |  out|    1|   ap_memory|      buff_A_0|         array|
|buff_A_0_q0          |   in|   32|   ap_memory|      buff_A_0|         array|
|buff_A_1_address0    |  out|    4|   ap_memory|      buff_A_1|         array|
|buff_A_1_ce0         |  out|    1|   ap_memory|      buff_A_1|         array|
|buff_A_1_q0          |   in|   32|   ap_memory|      buff_A_1|         array|
|buff_A_2_address0    |  out|    4|   ap_memory|      buff_A_2|         array|
|buff_A_2_ce0         |  out|    1|   ap_memory|      buff_A_2|         array|
|buff_A_2_q0          |   in|   32|   ap_memory|      buff_A_2|         array|
|buff_A_3_address0    |  out|    4|   ap_memory|      buff_A_3|         array|
|buff_A_3_ce0         |  out|    1|   ap_memory|      buff_A_3|         array|
|buff_A_3_q0          |   in|   32|   ap_memory|      buff_A_3|         array|
|buff_A_4_address0    |  out|    4|   ap_memory|      buff_A_4|         array|
|buff_A_4_ce0         |  out|    1|   ap_memory|      buff_A_4|         array|
|buff_A_4_q0          |   in|   32|   ap_memory|      buff_A_4|         array|
|buff_A_5_address0    |  out|    4|   ap_memory|      buff_A_5|         array|
|buff_A_5_ce0         |  out|    1|   ap_memory|      buff_A_5|         array|
|buff_A_5_q0          |   in|   32|   ap_memory|      buff_A_5|         array|
|buff_A_6_address0    |  out|    4|   ap_memory|      buff_A_6|         array|
|buff_A_6_ce0         |  out|    1|   ap_memory|      buff_A_6|         array|
|buff_A_6_q0          |   in|   32|   ap_memory|      buff_A_6|         array|
|buff_A_7_address0    |  out|    4|   ap_memory|      buff_A_7|         array|
|buff_A_7_ce0         |  out|    1|   ap_memory|      buff_A_7|         array|
|buff_A_7_q0          |   in|   32|   ap_memory|      buff_A_7|         array|
|buff_A_8_address0    |  out|    4|   ap_memory|      buff_A_8|         array|
|buff_A_8_ce0         |  out|    1|   ap_memory|      buff_A_8|         array|
|buff_A_8_q0          |   in|   32|   ap_memory|      buff_A_8|         array|
|buff_A_9_address0    |  out|    4|   ap_memory|      buff_A_9|         array|
|buff_A_9_ce0         |  out|    1|   ap_memory|      buff_A_9|         array|
|buff_A_9_q0          |   in|   32|   ap_memory|      buff_A_9|         array|
|buff_A_10_address0   |  out|    4|   ap_memory|     buff_A_10|         array|
|buff_A_10_ce0        |  out|    1|   ap_memory|     buff_A_10|         array|
|buff_A_10_q0         |   in|   32|   ap_memory|     buff_A_10|         array|
|buff_A_11_address0   |  out|    4|   ap_memory|     buff_A_11|         array|
|buff_A_11_ce0        |  out|    1|   ap_memory|     buff_A_11|         array|
|buff_A_11_q0         |   in|   32|   ap_memory|     buff_A_11|         array|
|buff_A_12_address0   |  out|    4|   ap_memory|     buff_A_12|         array|
|buff_A_12_ce0        |  out|    1|   ap_memory|     buff_A_12|         array|
|buff_A_12_q0         |   in|   32|   ap_memory|     buff_A_12|         array|
|buff_A_13_address0   |  out|    4|   ap_memory|     buff_A_13|         array|
|buff_A_13_ce0        |  out|    1|   ap_memory|     buff_A_13|         array|
|buff_A_13_q0         |   in|   32|   ap_memory|     buff_A_13|         array|
|buff_A_14_address0   |  out|    4|   ap_memory|     buff_A_14|         array|
|buff_A_14_ce0        |  out|    1|   ap_memory|     buff_A_14|         array|
|buff_A_14_q0         |   in|   32|   ap_memory|     buff_A_14|         array|
|buff_A_15_address0   |  out|    4|   ap_memory|     buff_A_15|         array|
|buff_A_15_ce0        |  out|    1|   ap_memory|     buff_A_15|         array|
|buff_A_15_q0         |   in|   32|   ap_memory|     buff_A_15|         array|
|buff_B_0_address0    |  out|    4|   ap_memory|      buff_B_0|         array|
|buff_B_0_ce0         |  out|    1|   ap_memory|      buff_B_0|         array|
|buff_B_0_q0          |   in|   32|   ap_memory|      buff_B_0|         array|
|buff_B_1_address0    |  out|    4|   ap_memory|      buff_B_1|         array|
|buff_B_1_ce0         |  out|    1|   ap_memory|      buff_B_1|         array|
|buff_B_1_q0          |   in|   32|   ap_memory|      buff_B_1|         array|
|buff_B_2_address0    |  out|    4|   ap_memory|      buff_B_2|         array|
|buff_B_2_ce0         |  out|    1|   ap_memory|      buff_B_2|         array|
|buff_B_2_q0          |   in|   32|   ap_memory|      buff_B_2|         array|
|buff_B_3_address0    |  out|    4|   ap_memory|      buff_B_3|         array|
|buff_B_3_ce0         |  out|    1|   ap_memory|      buff_B_3|         array|
|buff_B_3_q0          |   in|   32|   ap_memory|      buff_B_3|         array|
|buff_B_4_address0    |  out|    4|   ap_memory|      buff_B_4|         array|
|buff_B_4_ce0         |  out|    1|   ap_memory|      buff_B_4|         array|
|buff_B_4_q0          |   in|   32|   ap_memory|      buff_B_4|         array|
|buff_B_5_address0    |  out|    4|   ap_memory|      buff_B_5|         array|
|buff_B_5_ce0         |  out|    1|   ap_memory|      buff_B_5|         array|
|buff_B_5_q0          |   in|   32|   ap_memory|      buff_B_5|         array|
|buff_B_6_address0    |  out|    4|   ap_memory|      buff_B_6|         array|
|buff_B_6_ce0         |  out|    1|   ap_memory|      buff_B_6|         array|
|buff_B_6_q0          |   in|   32|   ap_memory|      buff_B_6|         array|
|buff_B_7_address0    |  out|    4|   ap_memory|      buff_B_7|         array|
|buff_B_7_ce0         |  out|    1|   ap_memory|      buff_B_7|         array|
|buff_B_7_q0          |   in|   32|   ap_memory|      buff_B_7|         array|
|buff_B_8_address0    |  out|    4|   ap_memory|      buff_B_8|         array|
|buff_B_8_ce0         |  out|    1|   ap_memory|      buff_B_8|         array|
|buff_B_8_q0          |   in|   32|   ap_memory|      buff_B_8|         array|
|buff_B_9_address0    |  out|    4|   ap_memory|      buff_B_9|         array|
|buff_B_9_ce0         |  out|    1|   ap_memory|      buff_B_9|         array|
|buff_B_9_q0          |   in|   32|   ap_memory|      buff_B_9|         array|
|buff_B_10_address0   |  out|    4|   ap_memory|     buff_B_10|         array|
|buff_B_10_ce0        |  out|    1|   ap_memory|     buff_B_10|         array|
|buff_B_10_q0         |   in|   32|   ap_memory|     buff_B_10|         array|
|buff_B_11_address0   |  out|    4|   ap_memory|     buff_B_11|         array|
|buff_B_11_ce0        |  out|    1|   ap_memory|     buff_B_11|         array|
|buff_B_11_q0         |   in|   32|   ap_memory|     buff_B_11|         array|
|buff_B_12_address0   |  out|    4|   ap_memory|     buff_B_12|         array|
|buff_B_12_ce0        |  out|    1|   ap_memory|     buff_B_12|         array|
|buff_B_12_q0         |   in|   32|   ap_memory|     buff_B_12|         array|
|buff_B_13_address0   |  out|    4|   ap_memory|     buff_B_13|         array|
|buff_B_13_ce0        |  out|    1|   ap_memory|     buff_B_13|         array|
|buff_B_13_q0         |   in|   32|   ap_memory|     buff_B_13|         array|
|buff_B_14_address0   |  out|    4|   ap_memory|     buff_B_14|         array|
|buff_B_14_ce0        |  out|    1|   ap_memory|     buff_B_14|         array|
|buff_B_14_q0         |   in|   32|   ap_memory|     buff_B_14|         array|
|buff_B_15_address0   |  out|    4|   ap_memory|     buff_B_15|         array|
|buff_B_15_ce0        |  out|    1|   ap_memory|     buff_B_15|         array|
|buff_B_15_q0         |   in|   32|   ap_memory|     buff_B_15|         array|
|buff_C_address0      |  out|    8|   ap_memory|        buff_C|         array|
|buff_C_ce0           |  out|    1|   ap_memory|        buff_C|         array|
|buff_C_we0           |  out|    1|   ap_memory|        buff_C|         array|
|buff_C_d0            |  out|   32|   ap_memory|        buff_C|         array|
|buff_C_address1      |  out|    8|   ap_memory|        buff_C|         array|
|buff_C_ce1           |  out|    1|   ap_memory|        buff_C|         array|
|buff_C_q1            |   in|   32|   ap_memory|        buff_C|         array|
|alpha                |   in|   32|     ap_none|         alpha|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

