#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 25 12:26:49 2022
# Process ID: 6128
# Current directory: C:/Users/Yoadmin/Documents/vivado/RV32I/RV32I.runs/microcontroler_tb_axi_bram_ctrl_Instr_bram_1_synth_1
# Command line: vivado.exe -log microcontroler_tb_axi_bram_ctrl_Instr_bram_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microcontroler_tb_axi_bram_ctrl_Instr_bram_1.tcl
# Log file: C:/Users/Yoadmin/Documents/vivado/RV32I/RV32I.runs/microcontroler_tb_axi_bram_ctrl_Instr_bram_1_synth_1/microcontroler_tb_axi_bram_ctrl_Instr_bram_1.vds
# Journal file: C:/Users/Yoadmin/Documents/vivado/RV32I/RV32I.runs/microcontroler_tb_axi_bram_ctrl_Instr_bram_1_synth_1\vivado.jou
#-----------------------------------------------------------
source microcontroler_tb_axi_bram_ctrl_Instr_bram_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Yoadmin/Documents/vivado/ip_repo/Axi4Slave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP microcontroler_tb_axi_bram_ctrl_Instr_bram_1, cache-ID = 9b76b3f7810eacc9.
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 12:26:52 2022...
