\hypertarget{structSmcCs__number}{}\section{Smc\+Cs\+\_\+number Struct Reference}
\label{structSmcCs__number}\index{SmcCs\_number@{SmcCs\_number}}


\mbox{\hyperlink{structSmcCs__number}{Smc\+Cs\+\_\+number}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+smc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structSmcCs__number_a4357a8090da91516ab58baa891547485}\label{structSmcCs__number_a4357a8090da91516ab58baa891547485}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSmcCs__number_a4357a8090da91516ab58baa891547485}{S\+M\+C\+\_\+\+S\+E\+T\+UP}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSmcCs__number}{Smc\+Cs\+\_\+number}} Offset\+: 0x0) S\+MC Setup Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSmcCs__number_af67a89be9275ad71ad3c5a380e8971b5}\label{structSmcCs__number_af67a89be9275ad71ad3c5a380e8971b5}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSmcCs__number_af67a89be9275ad71ad3c5a380e8971b5}{S\+M\+C\+\_\+\+P\+U\+L\+SE}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSmcCs__number}{Smc\+Cs\+\_\+number}} Offset\+: 0x4) S\+MC Pulse Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSmcCs__number_a42516353dc8e3b13854b36d1a5ac017a}\label{structSmcCs__number_a42516353dc8e3b13854b36d1a5ac017a}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSmcCs__number_a42516353dc8e3b13854b36d1a5ac017a}{S\+M\+C\+\_\+\+C\+Y\+C\+LE}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSmcCs__number}{Smc\+Cs\+\_\+number}} Offset\+: 0x8) S\+MC Cycle Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSmcCs__number_acfee80d4a6702b950e2950f8a3935170}\label{structSmcCs__number_acfee80d4a6702b950e2950f8a3935170}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSmcCs__number_acfee80d4a6702b950e2950f8a3935170}{S\+M\+C\+\_\+\+M\+O\+DE}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSmcCs__number}{Smc\+Cs\+\_\+number}} Offset\+: 0xC) S\+MC M\+O\+DE Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structSmcCs__number}{Smc\+Cs\+\_\+number}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+smc.\+h\end{DoxyCompactItemize}
