{
  "Top": "matrixmul_3",
  "RtlTop": "matrixmul_3",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrixmul_3_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_A": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<axis_data, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_C": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<axis_data, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrixmul_3"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "282",
    "Latency": "281"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrixmul_3",
    "Version": "1.0",
    "DisplayName": "Matrixmul_3",
    "Revision": "2114094598",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrixmul_3_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/mat_mul.cpp",
      "..\/..\/..\/mat_mul.h"
    ],
    "TestBench": ["..\/..\/..\/mat_mul_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrixmul_3_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/matrixmul_3_input_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/matrixmul_3_matrixmul_3_Pipeline_loop1_loop2.vhd",
      "impl\/vhdl\/matrixmul_3_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2.vhd",
      "impl\/vhdl\/matrixmul_3_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2.vhd",
      "impl\/vhdl\/matrixmul_3_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2.vhd",
      "impl\/vhdl\/matrixmul_3_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/matrixmul_3_output_C_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/matrixmul_3_regslice_both.vhd",
      "impl\/vhdl\/matrixmul_3.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrixmul_3_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/matrixmul_3_input_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/matrixmul_3_matrixmul_3_Pipeline_loop1_loop2.v",
      "impl\/verilog\/matrixmul_3_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2.v",
      "impl\/verilog\/matrixmul_3_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2.v",
      "impl\/verilog\/matrixmul_3_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2.v",
      "impl\/verilog\/matrixmul_3_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/matrixmul_3_output_C_RAM_AUTO_1R1W.v",
      "impl\/verilog\/matrixmul_3_regslice_both.v",
      "impl\/verilog\/matrixmul_3.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matrixmul_3.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_A:out_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_A": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "64",
      "portPrefix": "in_A_",
      "ports": [
        "in_A_TDATA",
        "in_A_TREADY",
        "in_A_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_A"
        }]
    },
    "out_C": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "64",
      "portPrefix": "out_C_",
      "ports": [
        "out_C_TDATA",
        "out_C_TREADY",
        "out_C_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_A_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_A_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_A_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_C_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_C_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_C_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matrixmul_3",
      "BindInstances": "input_A_U input_A_1_U input_A_2_U input_A_3_U input_A_4_U input_A_5_U input_A_6_U input_A_7_U input_B_U input_B_1_U input_B_2_U input_B_3_U input_B_4_U input_B_5_U input_B_6_U input_B_7_U output_C_U",
      "Instances": [
        {
          "ModuleName": "matrixmul_3_Pipeline_loop_input_A1_loop_input_A2",
          "InstanceName": "grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104",
          "BindInstances": "icmp_ln147_fu_212_p2 add_ln147_1_fu_218_p2 add_ln147_fu_235_p2 icmp_ln148_fu_241_p2 select_ln142_fu_247_p3 select_ln147_fu_255_p3 add_ln148_fu_291_p2"
        },
        {
          "ModuleName": "matrixmul_3_Pipeline_loop_input_B1_loop_input_B2",
          "InstanceName": "grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118",
          "BindInstances": "icmp_ln156_fu_212_p2 add_ln156_1_fu_218_p2 add_ln156_fu_235_p2 icmp_ln157_fu_241_p2 select_ln142_fu_247_p3 select_ln156_fu_255_p3 add_ln157_fu_291_p2"
        },
        {
          "ModuleName": "matrixmul_3_Pipeline_loop1_loop2",
          "InstanceName": "grp_matrixmul_3_Pipeline_loop1_loop2_fu_132",
          "BindInstances": "icmp_ln167_fu_353_p2 add_ln167_1_fu_359_p2 add_ln167_fu_376_p2 icmp_ln168_fu_382_p2 select_ln142_fu_388_p3 select_ln167_fu_396_p3 add_ln176_fu_436_p2 mul_32s_32s_32_2_1_U19 mul_32s_32s_32_2_1_U23 mul_32s_32s_32_2_1_U20 mul_32s_32s_32_2_1_U21 mul_32s_32s_32_2_1_U24 mul_32s_32s_32_2_1_U22 mul_32s_32s_32_2_1_U25 mul_32s_32s_32_2_1_U26 add_ln174_fu_472_p2 add_ln174_1_fu_476_p2 add_ln174_4_fu_462_p2 add_ln168_fu_442_p2"
        },
        {
          "ModuleName": "matrixmul_3_Pipeline_loop_output_C1_loop_output_C2",
          "InstanceName": "grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153",
          "BindInstances": "icmp_ln181_fu_102_p2 add_ln181_1_fu_108_p2 add_ln181_fu_125_p2 icmp_ln182_fu_131_p2 select_ln142_fu_137_p3 select_ln181_fu_145_p3 cmp68_fu_165_p2 add_ln185_fu_175_p2 icmp_ln187_fu_181_p2 local_stream_last_fu_187_p2 add_ln182_fu_193_p2"
        }
      ]
    },
    "Info": {
      "matrixmul_3_Pipeline_loop_input_A1_loop_input_A2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrixmul_3_Pipeline_loop_input_B1_loop_input_B2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrixmul_3_Pipeline_loop1_loop2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrixmul_3_Pipeline_loop_output_C1_loop_output_C2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrixmul_3": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matrixmul_3_Pipeline_loop_input_A1_loop_input_A2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.731"
        },
        "Loops": [{
            "Name": "loop_input_A1_loop_input_A2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "143",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matrixmul_3_Pipeline_loop_input_B1_loop_input_B2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.731"
        },
        "Loops": [{
            "Name": "loop_input_B1_loop_input_B2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "143",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matrixmul_3_Pipeline_loop1_loop2": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "72",
          "LatencyWorst": "72",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [{
            "Name": "loop1_loop2",
            "TripCount": "64",
            "Latency": "70",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "2260",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "823",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matrixmul_3_Pipeline_loop_output_C1_loop_output_C2": {
        "Latency": {
          "LatencyBest": "68",
          "LatencyAvg": "68",
          "LatencyWorst": "68",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.082"
        },
        "Loops": [{
            "Name": "loop_output_C1_loop_output_C2",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "30",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "185",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matrixmul_3": {
        "Latency": {
          "LatencyBest": "281",
          "LatencyAvg": "281",
          "LatencyWorst": "281",
          "PipelineII": "282",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "2916",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2071",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-22 15:58:16 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
