<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"><html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>CLaSH.Tutorial</title><link href="ocean.css" rel="stylesheet" type="text/css" title="Ocean" /><script src="haddock-util.js" type="text/javascript"></script><script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML" type="text/javascript"></script><script type="text/javascript">//<![CDATA[
window.onload = function () {pageLoad();};
//]]>
</script></head><body id="mini"><div id="module-header"><p class="caption">CLaSH.Tutorial</p></div><div id="interface"><h1>Introduction</h1><h1>Installation</h1><h1>Working with this tutorial</h1><h1>Your first circuit</h1><h3>Sequential circuit</h3><h3>Generating VHDL</h3><h3>Circuit testbench</h3><h3>Generating Verilog and SystemVerilog</h3><h3>Alternative specifications</h3><h1>Higher-order functions</h1><h1>Composition of sequential circuits</h1><h1>TopEntity annotations: controlling the VHDL/(System)Verilog generation.</h1><h1>Multiple clock domains</h1><h1>Advanced: Primitives</h1><h3>Verilog primitives</h3><h3>SystemVerilog primitives</h3><h1>Conclusion</h1><h1>Troubleshooting</h1><h1>Limitations of C&#955;aSH</h1><h1>C&#955;aSH vs Lava</h1></div></body></html>