
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117310                       # Number of seconds simulated
sim_ticks                                117309994227                       # Number of ticks simulated
final_tick                               687141287361                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127020                       # Simulator instruction rate (inst/s)
host_op_rate                                   165042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6477809                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899680                       # Number of bytes of host memory used
host_seconds                                 18109.52                       # Real time elapsed on the host
sim_insts                                  2300265436                       # Number of instructions simulated
sim_ops                                    2988827813                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1426944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2352640                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3783040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       669696                       # Number of bytes written to this memory
system.physmem.bytes_written::total            669696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11148                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18380                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29555                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5232                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5232                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12163874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20054898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32248233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5708772                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5708772                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5708772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12163874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20054898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37957005                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               281318932                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21112263                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18748829                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829281                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11102432                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10809783                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339440                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52612                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227795624                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119545399                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21112263                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12149223                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24166713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5589887                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2238626                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13943050                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822873                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257952128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233785415     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096105      0.42%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037044      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765633      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3576166      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4331273      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043221      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565929      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9751342      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257952128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075047                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.424946                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226196470                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3855306                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24128738                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25303                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3746310                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061964                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134580564                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3746310                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226464757                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1800599                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1262914                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23874497                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       803049                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134473941                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87863                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       484655                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177521161                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608002536                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608002536                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30809962                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18450                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9230                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2534150                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23428792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142004                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73748                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928980                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133969906                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127207503                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80023                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20265711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42668455                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257952128                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493144                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176263                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203526045     78.90%     78.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22812310      8.84%     87.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11690050      4.53%     92.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6750530      2.62%     94.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7501209      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756734      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1498436      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350131      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66683      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257952128                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233165     47.78%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180012     36.89%     84.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74855     15.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99847982     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005920      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22223445     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4120936      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127207503                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.452183                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488032                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003837                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512935189                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154254368                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124253719                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127695535                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224024                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3902983                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113096                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3746310                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1249630                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        63192                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133988357                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23428792                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142004                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9230                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          506                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          301                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103167                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926046                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126090228                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21949423                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117275                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26070308                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19488243                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4120885                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.448211                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124288438                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124253719                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71066896                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164002153                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.441683                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433329                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21341865                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833683                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254205818                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.443142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.293001                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211985951     83.39%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15998727      6.29%     89.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12512303      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470096      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115059      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054563      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4531197      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008018      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1529904      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254205818                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1529904                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386666991                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271728542                       # The number of ROB writes
system.switch_cpus0.timesIdled                6030236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               23366804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.813189                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.813189                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.355468                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.355468                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583879405                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162053293                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142373747                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               281318922                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25593302                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20728652                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2344536                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10098713                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9638156                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2872142                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       105889                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    216279886                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             142308691                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25593302                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12510298                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31165113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7199588                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4859650                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13533210                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2343749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    257106832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.680097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.053065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       225941719     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2904035      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2277972      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5365782      2.09%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1154998      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1796816      0.70%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1380556      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          866667      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15418287      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    257106832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090976                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.505862                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       213890918                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7319087                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31039484                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104085                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4753257                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4417584                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49583                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174512824                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        91896                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4753257                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       214481197                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1861135                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3810705                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30518272                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1682258                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     174353747                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        26539                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        321136                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       627249                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       219263                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    245275412                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    813603512                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    813603512                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    199065840                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46209527                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43815                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24531                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5511921                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16935269                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8426395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       155704                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1871083                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173110476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        162569549                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       166989                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28999975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60361317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5239                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    257106832                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632303                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303430                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187049936     72.75%     72.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     30010774     11.67%     84.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14549504      5.66%     90.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9736445      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9013164      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3027515      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3126416      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       442919      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150159      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    257106832                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         466747     59.08%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161282     20.42%     79.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161983     20.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136546407     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2463086      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19279      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15183344      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8357433      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     162569549                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.577883                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             790012                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004860                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    583202931                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    202154796                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    158397844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     163359561                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       406729                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3835622                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          551                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       234321                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4753257                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1176208                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111344                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173154271                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11854                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16935269                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8426395                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24517                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93987                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          551                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1271828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1330523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2602351                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    159606211                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14660196                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2963338                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23016085                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22624515                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8355889                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.567350                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             158398811                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            158397844                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93792736                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        258960005                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.563054                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362190                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116617551                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    143215538                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29940130                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2348105                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    252353575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.567519                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372293                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    192223228     76.17%     76.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28297693     11.21%     87.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12353179      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7020169      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5084266      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1995610      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1543265      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1113044      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2723121      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    252353575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116617551                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     143215538                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21291716                       # Number of memory references committed
system.switch_cpus1.commit.loads             13099642                       # Number of loads committed
system.switch_cpus1.commit.membars              19278                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20577165                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        129042128                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2915349                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2723121                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           422786122                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          351064791                       # The number of ROB writes
system.switch_cpus1.timesIdled                3493696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24212090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116617551                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            143215538                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116617551                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.412321                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.412321                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.414539                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.414539                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       718894460                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220589496                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      161172445                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38556                       # number of misc regfile writes
system.l20.replacements                         11162                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          255635                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27546                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.280295                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          946.452408                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.983708                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5594.594840                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9828.969043                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.057767                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000853                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.341467                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.599913                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        40057                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  40057                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           12014                       # number of Writeback hits
system.l20.Writeback_hits::total                12014                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        40057                       # number of demand (read+write) hits
system.l20.demand_hits::total                   40057                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        40057                       # number of overall hits
system.l20.overall_hits::total                  40057                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        11148                       # number of ReadReq misses
system.l20.ReadReq_misses::total                11162                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        11148                       # number of demand (read+write) misses
system.l20.demand_misses::total                 11162                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        11148                       # number of overall misses
system.l20.overall_misses::total                11162                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2986791                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2299953330                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2302940121                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2986791                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2299953330                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2302940121                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2986791                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2299953330                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2302940121                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51205                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51219                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        12014                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            12014                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51205                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51219                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51205                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51219                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.217713                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.217927                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.217713                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.217927                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.217713                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.217927                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 213342.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206310.847686                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206319.666816                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 213342.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206310.847686                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206319.666816                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 213342.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206310.847686                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206319.666816                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                1843                       # number of writebacks
system.l20.writebacks::total                     1843                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        11148                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           11162                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        11148                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            11162                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        11148                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           11162                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2148408                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1631334347                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1633482755                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2148408                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1631334347                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1633482755                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2148408                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1631334347                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1633482755                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.217713                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.217927                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.217713                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.217927                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.217713                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.217927                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153457.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146334.261482                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146343.196112                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 153457.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146334.261482                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146343.196112                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 153457.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146334.261482                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146343.196112                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18393                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          890528                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34777                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.606809                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          861.179874                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.967756                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4451.845167                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.465924                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11060.541279                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.052562                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000608                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.271719                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000028                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.675082                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        66977                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  66977                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25163                       # number of Writeback hits
system.l21.Writeback_hits::total                25163                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        66977                       # number of demand (read+write) hits
system.l21.demand_hits::total                   66977                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        66977                       # number of overall hits
system.l21.overall_hits::total                  66977                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18380                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18393                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18380                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18393                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18380                       # number of overall misses
system.l21.overall_misses::total                18393                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2824221                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3919522436                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3922346657                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2824221                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3919522436                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3922346657                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2824221                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3919522436                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3922346657                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        85357                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              85370                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25163                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25163                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        85357                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               85370                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        85357                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              85370                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.215331                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.215450                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.215331                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.215450                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.215331                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.215450                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 217247.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 213249.316431                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 213252.142500                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 217247.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 213249.316431                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 213252.142500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 217247.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 213249.316431                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 213252.142500                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3389                       # number of writebacks
system.l21.writebacks::total                     3389                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18380                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18393                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18380                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18393                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18380                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18393                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2042966                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2814169749                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2816212715                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2042966                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2814169749                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2816212715                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2042966                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2814169749                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2816212715                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.215331                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.215450                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.215331                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.215450                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.215331                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.215450                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157151.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 153110.432481                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 153113.288479                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157151.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 153110.432481                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 153113.288479                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157151.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 153110.432481                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 153113.288479                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992158                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013975151                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874260.907579                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992158                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022423                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13943035                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13943035                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13943035                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13943035                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13943035                       # number of overall hits
system.cpu0.icache.overall_hits::total       13943035                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3433162                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3433162                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3433162                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3433162                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3433162                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3433162                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13943050                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13943050                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13943050                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13943050                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13943050                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13943050                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 228877.466667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 228877.466667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 228877.466667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 228877.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 228877.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 228877.466667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3102991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3102991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3102991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3102991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3102991                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3102991                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221642.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221642.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221642.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221642.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221642.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221642.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51205                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246958081                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51461                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4798.936690                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.408156                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.591844                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.810188                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.189812                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20048793                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20048793                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24059227                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24059227                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24059227                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24059227                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181150                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181150                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181150                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181150                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181150                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181150                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20585494395                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20585494395                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20585494395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20585494395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20585494395                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20585494395                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20229943                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20229943                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24240377                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24240377                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24240377                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24240377                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008955                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008955                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007473                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007473                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007473                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007473                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113637.838228                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113637.838228                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113637.838228                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113637.838228                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113637.838228                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113637.838228                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12014                       # number of writebacks
system.cpu0.dcache.writebacks::total            12014                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       129945                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       129945                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       129945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       129945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       129945                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       129945                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51205                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51205                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51205                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51205                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51205                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51205                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5002050519                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5002050519                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5002050519                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5002050519                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5002050519                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5002050519                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002112                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002112                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002112                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002112                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97686.759477                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97686.759477                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97686.759477                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97686.759477                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97686.759477                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97686.759477                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997574                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097188696                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234600.195519                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997574                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13533195                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13533195                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13533195                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13533195                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13533195                       # number of overall hits
system.cpu1.icache.overall_hits::total       13533195                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3542678                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3542678                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3542678                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3542678                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3542678                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3542678                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13533210                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13533210                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13533210                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13533210                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13533210                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13533210                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 236178.533333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 236178.533333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 236178.533333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 236178.533333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 236178.533333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 236178.533333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2943321                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2943321                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2943321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2943321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2943321                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2943321                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 226409.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 226409.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 226409.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 226409.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 226409.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 226409.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 85356                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194949145                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85612                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2277.124060                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.318040                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.681960                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907492                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092508                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10984044                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10984044                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8153517                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8153517                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        24239                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        24239                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19278                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19278                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19137561                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19137561                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19137561                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19137561                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       205752                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       205752                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       205752                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        205752                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       205752                       # number of overall misses
system.cpu1.dcache.overall_misses::total       205752                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23123145163                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23123145163                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23123145163                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23123145163                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23123145163                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23123145163                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11189796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11189796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8153517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8153517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        24239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        24239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19278                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19278                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19343313                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19343313                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19343313                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19343313                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018387                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018387                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010637                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010637                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010637                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010637                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112383.574220                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112383.574220                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112383.574220                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112383.574220                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112383.574220                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112383.574220                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25163                       # number of writebacks
system.cpu1.dcache.writebacks::total            25163                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120395                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120395                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120395                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120395                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        85357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        85357                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        85357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        85357                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85357                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8470704193                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8470704193                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8470704193                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8470704193                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8470704193                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8470704193                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007628                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007628                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004413                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004413                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004413                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004413                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99238.541572                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99238.541572                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99238.541572                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99238.541572                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99238.541572                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99238.541572                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
