<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › via › via_clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>via_clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved.</span>
<span class="cm"> * Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved.</span>
<span class="cm"> * Copyright 2011 Florian Tobias Schandinat &lt;FlorianSchandinat@gmx.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public</span>
<span class="cm"> * License as published by the Free Software Foundation;</span>
<span class="cm"> * either version 2, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTIES OR REPRESENTATIONS; without even</span>
<span class="cm"> * the implied warranty of MERCHANTABILITY or FITNESS FOR</span>
<span class="cm"> * A PARTICULAR PURPOSE.See the GNU General Public License</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc.,</span>
<span class="cm"> * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * clock and PLL management functions</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/via-core.h&gt;</span>
<span class="cp">#include &quot;via_clock.h&quot;</span>
<span class="cp">#include &quot;global.h&quot;</span>
<span class="cp">#include &quot;debug.h&quot;</span>

<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">via_slap</span> <span class="o">=</span> <span class="s">&quot;Please slap VIA Technologies to motivate them &quot;</span>
	<span class="s">&quot;releasing full documentation for your platform!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">cle266_encode_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">pll</span><span class="p">.</span><span class="n">multiplier</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">pll</span><span class="p">.</span><span class="n">rshift</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">pll</span><span class="p">.</span><span class="n">divisor</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">k800_encode_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">pll</span><span class="p">.</span><span class="n">divisor</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">pll</span><span class="p">.</span><span class="n">rshift</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">pll</span><span class="p">.</span><span class="n">multiplier</span> <span class="o">-</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">vx855_encode_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">pll</span><span class="p">.</span><span class="n">divisor</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">pll</span><span class="p">.</span><span class="n">rshift</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">pll</span><span class="p">.</span><span class="n">multiplier</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cle266_set_primary_pll_encoded</span><span class="p">(</span><span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span> <span class="cm">/* enable reset */</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x46</span><span class="p">,</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x47</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span> <span class="cm">/* disable reset */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">k800_set_primary_pll_encoded</span><span class="p">(</span><span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span> <span class="cm">/* enable reset */</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x45</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x46</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span> <span class="cm">/* disable reset */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cle266_set_secondary_pll_encoded</span><span class="p">(</span><span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span> <span class="cm">/* enable reset */</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x45</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span> <span class="cm">/* disable reset */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">k800_set_secondary_pll_encoded</span><span class="p">(</span><span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span> <span class="cm">/* enable reset */</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x4A</span><span class="p">,</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x4B</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x4C</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span> <span class="cm">/* disable reset */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_engine_pll_encoded</span><span class="p">(</span><span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span> <span class="cm">/* enable reset */</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x47</span><span class="p">,</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x49</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span> <span class="cm">/* disable reset */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cle266_set_primary_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cle266_set_primary_pll_encoded</span><span class="p">(</span><span class="n">cle266_encode_pll</span><span class="p">(</span><span class="n">config</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">k800_set_primary_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">k800_set_primary_pll_encoded</span><span class="p">(</span><span class="n">k800_encode_pll</span><span class="p">(</span><span class="n">config</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vx855_set_primary_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">k800_set_primary_pll_encoded</span><span class="p">(</span><span class="n">vx855_encode_pll</span><span class="p">(</span><span class="n">config</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cle266_set_secondary_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cle266_set_secondary_pll_encoded</span><span class="p">(</span><span class="n">cle266_encode_pll</span><span class="p">(</span><span class="n">config</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">k800_set_secondary_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">k800_set_secondary_pll_encoded</span><span class="p">(</span><span class="n">k800_encode_pll</span><span class="p">(</span><span class="n">config</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vx855_set_secondary_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">k800_set_secondary_pll_encoded</span><span class="p">(</span><span class="n">vx855_encode_pll</span><span class="p">(</span><span class="n">config</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">k800_set_engine_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">set_engine_pll_encoded</span><span class="p">(</span><span class="n">k800_encode_pll</span><span class="p">(</span><span class="n">config</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vx855_set_engine_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">set_engine_pll_encoded</span><span class="p">(</span><span class="n">vx855_encode_pll</span><span class="p">(</span><span class="n">config</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_primary_pll_state</span><span class="p">(</span><span class="n">u8</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">VIA_STATE_ON</span>:
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VIA_STATE_OFF</span>:
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x2D</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_secondary_pll_state</span><span class="p">(</span><span class="n">u8</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">VIA_STATE_ON</span>:
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0x08</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VIA_STATE_OFF</span>:
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x2D</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_engine_pll_state</span><span class="p">(</span><span class="n">u8</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">VIA_STATE_ON</span>:
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0x02</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VIA_STATE_OFF</span>:
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x2D</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_primary_clock_state</span><span class="p">(</span><span class="n">u8</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">VIA_STATE_ON</span>:
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VIA_STATE_OFF</span>:
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x1B</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_secondary_clock_state</span><span class="p">(</span><span class="n">u8</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">VIA_STATE_ON</span>:
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VIA_STATE_OFF</span>:
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIASR</span><span class="p">,</span> <span class="mh">0x1B</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mh">0xC0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">set_clock_source_common</span><span class="p">(</span><span class="k">enum</span> <span class="n">via_clksrc</span> <span class="n">source</span><span class="p">,</span> <span class="n">bool</span> <span class="n">use_pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">source</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">VIA_CLKSRC_X1</span>:
		<span class="n">data</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VIA_CLKSRC_TVX1</span>:
		<span class="n">data</span> <span class="o">=</span> <span class="mh">0x02</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VIA_CLKSRC_TVPLL</span>:
		<span class="n">data</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">;</span> <span class="cm">/* 0x06 should be the same */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VIA_CLKSRC_DVP1TVCLKR</span>:
		<span class="n">data</span> <span class="o">=</span> <span class="mh">0x0A</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VIA_CLKSRC_CAP0</span>:
		<span class="n">data</span> <span class="o">=</span> <span class="mh">0xC</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VIA_CLKSRC_CAP1</span>:
		<span class="n">data</span> <span class="o">=</span> <span class="mh">0x0E</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">use_pll</span><span class="p">)</span>
		<span class="n">data</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_primary_clock_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">via_clksrc</span> <span class="n">source</span><span class="p">,</span> <span class="n">bool</span> <span class="n">use_pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">data</span> <span class="o">=</span> <span class="n">set_clock_source_common</span><span class="p">(</span><span class="n">source</span><span class="p">,</span> <span class="n">use_pll</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIACR</span><span class="p">,</span> <span class="mh">0x6C</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="mh">0xF0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_secondary_clock_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">via_clksrc</span> <span class="n">source</span><span class="p">,</span> <span class="n">bool</span> <span class="n">use_pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">data</span> <span class="o">=</span> <span class="n">set_clock_source_common</span><span class="p">(</span><span class="n">source</span><span class="p">,</span> <span class="n">use_pll</span><span class="p">);</span>
	<span class="n">via_write_reg_mask</span><span class="p">(</span><span class="n">VIACR</span><span class="p">,</span> <span class="mh">0x6C</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="mh">0x0F</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dummy_set_clock_state</span><span class="p">(</span><span class="n">u8</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Using undocumented set clock state.</span><span class="se">\n</span><span class="s">%s&quot;</span><span class="p">,</span> <span class="n">via_slap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dummy_set_clock_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">via_clksrc</span> <span class="n">source</span><span class="p">,</span> <span class="n">bool</span> <span class="n">use_pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Using undocumented set clock source.</span><span class="se">\n</span><span class="s">%s&quot;</span><span class="p">,</span> <span class="n">via_slap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dummy_set_pll_state</span><span class="p">(</span><span class="n">u8</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Using undocumented set PLL state.</span><span class="se">\n</span><span class="s">%s&quot;</span><span class="p">,</span> <span class="n">via_slap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dummy_set_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_pll_config</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Using undocumented set PLL.</span><span class="se">\n</span><span class="s">%s&quot;</span><span class="p">,</span> <span class="n">via_slap</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">via_clock_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">via_clock</span> <span class="o">*</span><span class="n">clock</span><span class="p">,</span> <span class="kt">int</span> <span class="n">gfx_chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">gfx_chip</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">UNICHROME_CLE266</span>:
	<span class="k">case</span> <span class="n">UNICHROME_K400</span>:
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_clock_state</span> <span class="o">=</span> <span class="n">dummy_set_clock_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_clock_source</span> <span class="o">=</span> <span class="n">dummy_set_clock_source</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_pll_state</span> <span class="o">=</span> <span class="n">dummy_set_pll_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_pll</span> <span class="o">=</span> <span class="n">cle266_set_primary_pll</span><span class="p">;</span>

		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_clock_state</span> <span class="o">=</span> <span class="n">dummy_set_clock_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_clock_source</span> <span class="o">=</span> <span class="n">dummy_set_clock_source</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_pll_state</span> <span class="o">=</span> <span class="n">dummy_set_pll_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_pll</span> <span class="o">=</span> <span class="n">cle266_set_secondary_pll</span><span class="p">;</span>

		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_engine_pll_state</span> <span class="o">=</span> <span class="n">dummy_set_pll_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_engine_pll</span> <span class="o">=</span> <span class="n">dummy_set_pll</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">UNICHROME_K800</span>:
	<span class="k">case</span> <span class="n">UNICHROME_PM800</span>:
	<span class="k">case</span> <span class="n">UNICHROME_CN700</span>:
	<span class="k">case</span> <span class="n">UNICHROME_CX700</span>:
	<span class="k">case</span> <span class="n">UNICHROME_CN750</span>:
	<span class="k">case</span> <span class="n">UNICHROME_K8M890</span>:
	<span class="k">case</span> <span class="n">UNICHROME_P4M890</span>:
	<span class="k">case</span> <span class="n">UNICHROME_P4M900</span>:
	<span class="k">case</span> <span class="n">UNICHROME_VX800</span>:
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_clock_state</span> <span class="o">=</span> <span class="n">set_primary_clock_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_clock_source</span> <span class="o">=</span> <span class="n">set_primary_clock_source</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_pll_state</span> <span class="o">=</span> <span class="n">set_primary_pll_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_pll</span> <span class="o">=</span> <span class="n">k800_set_primary_pll</span><span class="p">;</span>

		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_clock_state</span> <span class="o">=</span> <span class="n">set_secondary_clock_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_clock_source</span> <span class="o">=</span> <span class="n">set_secondary_clock_source</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_pll_state</span> <span class="o">=</span> <span class="n">set_secondary_pll_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_pll</span> <span class="o">=</span> <span class="n">k800_set_secondary_pll</span><span class="p">;</span>

		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_engine_pll_state</span> <span class="o">=</span> <span class="n">set_engine_pll_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_engine_pll</span> <span class="o">=</span> <span class="n">k800_set_engine_pll</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">UNICHROME_VX855</span>:
	<span class="k">case</span> <span class="n">UNICHROME_VX900</span>:
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_clock_state</span> <span class="o">=</span> <span class="n">set_primary_clock_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_clock_source</span> <span class="o">=</span> <span class="n">set_primary_clock_source</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_pll_state</span> <span class="o">=</span> <span class="n">set_primary_pll_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_primary_pll</span> <span class="o">=</span> <span class="n">vx855_set_primary_pll</span><span class="p">;</span>

		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_clock_state</span> <span class="o">=</span> <span class="n">set_secondary_clock_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_clock_source</span> <span class="o">=</span> <span class="n">set_secondary_clock_source</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_pll_state</span> <span class="o">=</span> <span class="n">set_secondary_pll_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_secondary_pll</span> <span class="o">=</span> <span class="n">vx855_set_secondary_pll</span><span class="p">;</span>

		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_engine_pll_state</span> <span class="o">=</span> <span class="n">set_engine_pll_state</span><span class="p">;</span>
		<span class="n">clock</span><span class="o">-&gt;</span><span class="n">set_engine_pll</span> <span class="o">=</span> <span class="n">vx855_set_engine_pll</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
