//create your own 2 input verilog gates called my_or , my_and and my_not from 2 input nand gates check the functionality of these gates with a stimulus module

