{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 20:35:59 2024 " "Info: Processing started: Thu Jun 27 20:35:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in memory rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] register ram_256x8:inst5\|memory\[235\]\[6\] 77.36 MHz 12.927 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 77.36 MHz between source memory \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]\" and destination register \"ram_256x8:inst5\|memory\[235\]\[6\]\" (period= 12.927 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.691 ns + Longest memory register " "Info: + Longest memory to register delay is 12.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] 1 MEM M4K_X26_Y21 266 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y21; Fanout = 266; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.420 ns) 1.551 ns ram_256x8:inst5\|Mux1~77 2 COMB LCCOMB_X28_Y23_N2 1 " "Info: 2: + IC(1.043 ns) + CELL(0.420 ns) = 1.551 ns; Loc. = LCCOMB_X28_Y23_N2; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux1~77 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.150 ns) 2.668 ns ram_256x8:inst5\|Mux1~78 3 COMB LCCOMB_X28_Y27_N8 1 " "Info: 3: + IC(0.967 ns) + CELL(0.150 ns) = 2.668 ns; Loc. = LCCOMB_X28_Y27_N8; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { ram_256x8:inst5|Mux1~77 ram_256x8:inst5|Mux1~78 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.275 ns) 4.476 ns ram_256x8:inst5\|Mux1~79 4 COMB LCCOMB_X21_Y20_N24 1 " "Info: 4: + IC(1.533 ns) + CELL(0.275 ns) = 4.476 ns; Loc. = LCCOMB_X21_Y20_N24; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { ram_256x8:inst5|Mux1~78 ram_256x8:inst5|Mux1~79 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 5.004 ns ram_256x8:inst5\|Mux1~82 5 COMB LCCOMB_X21_Y20_N2 1 " "Info: 5: + IC(0.253 ns) + CELL(0.275 ns) = 5.004 ns; Loc. = LCCOMB_X21_Y20_N2; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { ram_256x8:inst5|Mux1~79 ram_256x8:inst5|Mux1~82 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.419 ns) 7.171 ns ram_256x8:inst5\|Mux1~83 6 COMB LCCOMB_X41_Y22_N10 1 " "Info: 6: + IC(1.748 ns) + CELL(0.419 ns) = 7.171 ns; Loc. = LCCOMB_X41_Y22_N10; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { ram_256x8:inst5|Mux1~82 ram_256x8:inst5|Mux1~83 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 7.876 ns ram_256x8:inst5\|Mux1~126 7 COMB LCCOMB_X41_Y22_N0 1 " "Info: 7: + IC(0.267 ns) + CELL(0.438 ns) = 7.876 ns; Loc. = LCCOMB_X41_Y22_N0; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { ram_256x8:inst5|Mux1~83 ram_256x8:inst5|Mux1~126 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 8.277 ns ram_256x8:inst5\|Mux1~169 8 COMB LCCOMB_X41_Y22_N18 1 " "Info: 8: + IC(0.251 ns) + CELL(0.150 ns) = 8.277 ns; Loc. = LCCOMB_X41_Y22_N18; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ram_256x8:inst5|Mux1~126 ram_256x8:inst5|Mux1~169 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 8.676 ns inst10\[6\]~29 9 COMB LCCOMB_X41_Y22_N4 3 " "Info: 9: + IC(0.249 ns) + CELL(0.150 ns) = 8.676 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 3; COMB Node = 'inst10\[6\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { ram_256x8:inst5|Mux1~169 inst10[6]~29 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.149 ns) 10.345 ns inst10\[6\]~46 10 COMB LCCOMB_X30_Y20_N16 259 " "Info: 10: + IC(1.520 ns) + CELL(0.149 ns) = 10.345 ns; Loc. = LCCOMB_X30_Y20_N16; Fanout = 259; COMB Node = 'inst10\[6\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { inst10[6]~29 inst10[6]~46 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.149 ns) 12.607 ns ram_256x8:inst5\|memory\[235\]\[6\]~feeder 11 COMB LCCOMB_X38_Y24_N8 1 " "Info: 11: + IC(2.113 ns) + CELL(0.149 ns) = 12.607 ns; Loc. = LCCOMB_X38_Y24_N8; Fanout = 1; COMB Node = 'ram_256x8:inst5\|memory\[235\]\[6\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { inst10[6]~46 ram_256x8:inst5|memory[235][6]~feeder } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.691 ns ram_256x8:inst5\|memory\[235\]\[6\] 12 REG LCFF_X38_Y24_N9 1 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 12.691 ns; Loc. = LCFF_X38_Y24_N9; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[235\]\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_256x8:inst5|memory[235][6]~feeder ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.747 ns ( 21.65 % ) " "Info: Total cell delay = 2.747 ns ( 21.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.944 ns ( 78.35 % ) " "Info: Total interconnect delay = 9.944 ns ( 78.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.691 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux1~77 ram_256x8:inst5|Mux1~78 ram_256x8:inst5|Mux1~79 ram_256x8:inst5|Mux1~82 ram_256x8:inst5|Mux1~83 ram_256x8:inst5|Mux1~126 ram_256x8:inst5|Mux1~169 inst10[6]~29 inst10[6]~46 ram_256x8:inst5|memory[235][6]~feeder ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.691 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} ram_256x8:inst5|Mux1~77 {} ram_256x8:inst5|Mux1~78 {} ram_256x8:inst5|Mux1~79 {} ram_256x8:inst5|Mux1~82 {} ram_256x8:inst5|Mux1~83 {} ram_256x8:inst5|Mux1~126 {} ram_256x8:inst5|Mux1~169 {} inst10[6]~29 {} inst10[6]~46 {} ram_256x8:inst5|memory[235][6]~feeder {} ram_256x8:inst5|memory[235][6] {} } { 0.000ns 1.043ns 0.967ns 1.533ns 0.253ns 1.748ns 0.267ns 0.251ns 0.249ns 1.520ns 2.113ns 0.000ns } { 0.088ns 0.420ns 0.150ns 0.275ns 0.275ns 0.419ns 0.438ns 0.150ns 0.150ns 0.149ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.063 ns - Smallest " "Info: - Smallest clock skew is -0.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.660 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns ram_256x8:inst5\|memory\[235\]\[6\] 3 REG LCFF_X38_Y24_N9 1 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X38_Y24_N9; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[235\]\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk_in~clkctrl ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[235][6] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.723 ns - Longest memory " "Info: - Longest clock path from clock \"clk_in\" to source memory is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.635 ns) 2.723 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] 3 MEM M4K_X26_Y21 266 " "Info: 3: + IC(0.971 ns) + CELL(0.635 ns) = 2.723 ns; Loc. = M4K_X26_Y21; Fanout = 266; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.01 % ) " "Info: Total cell delay = 1.634 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.089 ns ( 39.99 % ) " "Info: Total interconnect delay = 1.089 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.971ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[235][6] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.971ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.691 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux1~77 ram_256x8:inst5|Mux1~78 ram_256x8:inst5|Mux1~79 ram_256x8:inst5|Mux1~82 ram_256x8:inst5|Mux1~83 ram_256x8:inst5|Mux1~126 ram_256x8:inst5|Mux1~169 inst10[6]~29 inst10[6]~46 ram_256x8:inst5|memory[235][6]~feeder ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.691 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} ram_256x8:inst5|Mux1~77 {} ram_256x8:inst5|Mux1~78 {} ram_256x8:inst5|Mux1~79 {} ram_256x8:inst5|Mux1~82 {} ram_256x8:inst5|Mux1~83 {} ram_256x8:inst5|Mux1~126 {} ram_256x8:inst5|Mux1~169 {} inst10[6]~29 {} inst10[6]~46 {} ram_256x8:inst5|memory[235][6]~feeder {} ram_256x8:inst5|memory[235][6] {} } { 0.000ns 1.043ns 0.967ns 1.533ns 0.253ns 1.748ns 0.267ns 0.251ns 0.249ns 1.520ns 2.113ns 0.000ns } { 0.088ns 0.420ns 0.150ns 0.275ns 0.275ns 0.419ns 0.438ns 0.150ns 0.150ns 0.149ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[235][6] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.971ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram_256x8:inst5\|memory\[235\]\[6\] sw\[6\] clk_in 10.664 ns register " "Info: tsu for register \"ram_256x8:inst5\|memory\[235\]\[6\]\" (data pin = \"sw\[6\]\", clock pin = \"clk_in\") is 10.664 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.360 ns + Longest pin register " "Info: + Longest pin to register delay is 13.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw\[6\] 1 PIN PIN_V13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V13; Fanout = 1; PIN Node = 'sw\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns sw~1 2 COMB IOC_X27_Y0_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOC_X27_Y0_N0; Fanout = 1; COMB Node = 'sw~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { sw[6] sw~1 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.717 ns) + CELL(0.389 ns) 6.946 ns inst10\[6\]~26 3 COMB LCCOMB_X30_Y20_N18 1 " "Info: 3: + IC(5.717 ns) + CELL(0.389 ns) = 6.946 ns; Loc. = LCCOMB_X30_Y20_N18; Fanout = 1; COMB Node = 'inst10\[6\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.106 ns" { sw~1 inst10[6]~26 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 7.616 ns inst10\[6\]~27 4 COMB LCCOMB_X30_Y20_N12 1 " "Info: 4: + IC(0.250 ns) + CELL(0.420 ns) = 7.616 ns; Loc. = LCCOMB_X30_Y20_N12; Fanout = 1; COMB Node = 'inst10\[6\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { inst10[6]~26 inst10[6]~27 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.275 ns) 9.345 ns inst10\[6\]~29 5 COMB LCCOMB_X41_Y22_N4 3 " "Info: 5: + IC(1.454 ns) + CELL(0.275 ns) = 9.345 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 3; COMB Node = 'inst10\[6\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { inst10[6]~27 inst10[6]~29 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.149 ns) 11.014 ns inst10\[6\]~46 6 COMB LCCOMB_X30_Y20_N16 259 " "Info: 6: + IC(1.520 ns) + CELL(0.149 ns) = 11.014 ns; Loc. = LCCOMB_X30_Y20_N16; Fanout = 259; COMB Node = 'inst10\[6\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { inst10[6]~29 inst10[6]~46 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.149 ns) 13.276 ns ram_256x8:inst5\|memory\[235\]\[6\]~feeder 7 COMB LCCOMB_X38_Y24_N8 1 " "Info: 7: + IC(2.113 ns) + CELL(0.149 ns) = 13.276 ns; Loc. = LCCOMB_X38_Y24_N8; Fanout = 1; COMB Node = 'ram_256x8:inst5\|memory\[235\]\[6\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { inst10[6]~46 ram_256x8:inst5|memory[235][6]~feeder } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.360 ns ram_256x8:inst5\|memory\[235\]\[6\] 8 REG LCFF_X38_Y24_N9 1 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 13.360 ns; Loc. = LCFF_X38_Y24_N9; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[235\]\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_256x8:inst5|memory[235][6]~feeder ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.306 ns ( 17.26 % ) " "Info: Total cell delay = 2.306 ns ( 17.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.054 ns ( 82.74 % ) " "Info: Total interconnect delay = 11.054 ns ( 82.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.360 ns" { sw[6] sw~1 inst10[6]~26 inst10[6]~27 inst10[6]~29 inst10[6]~46 ram_256x8:inst5|memory[235][6]~feeder ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.360 ns" { sw[6] {} sw~1 {} inst10[6]~26 {} inst10[6]~27 {} inst10[6]~29 {} inst10[6]~46 {} ram_256x8:inst5|memory[235][6]~feeder {} ram_256x8:inst5|memory[235][6] {} } { 0.000ns 0.000ns 5.717ns 0.250ns 1.454ns 1.520ns 2.113ns 0.000ns } { 0.000ns 0.840ns 0.389ns 0.420ns 0.275ns 0.149ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns ram_256x8:inst5\|memory\[235\]\[6\] 3 REG LCFF_X38_Y24_N9 1 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X38_Y24_N9; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[235\]\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk_in~clkctrl ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[235][6] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.360 ns" { sw[6] sw~1 inst10[6]~26 inst10[6]~27 inst10[6]~29 inst10[6]~46 ram_256x8:inst5|memory[235][6]~feeder ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.360 ns" { sw[6] {} sw~1 {} inst10[6]~26 {} inst10[6]~27 {} inst10[6]~29 {} inst10[6]~46 {} ram_256x8:inst5|memory[235][6]~feeder {} ram_256x8:inst5|memory[235][6] {} } { 0.000ns 0.000ns 5.717ns 0.250ns 1.454ns 1.520ns 2.113ns 0.000ns } { 0.000ns 0.840ns 0.389ns 0.420ns 0.275ns 0.149ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[235][6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[235][6] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dext\[5\] rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] 19.146 ns memory " "Info: tco from clock \"clk_in\" to destination pin \"dext\[5\]\" through memory \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]\" is 19.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.723 ns + Longest memory " "Info: + Longest clock path from clock \"clk_in\" to source memory is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.635 ns) 2.723 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] 3 MEM M4K_X26_Y21 266 " "Info: 3: + IC(0.971 ns) + CELL(0.635 ns) = 2.723 ns; Loc. = M4K_X26_Y21; Fanout = 266; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.01 % ) " "Info: Total cell delay = 1.634 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.089 ns ( 39.99 % ) " "Info: Total interconnect delay = 1.089 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.971ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.214 ns + Longest memory pin " "Info: + Longest memory to pin delay is 16.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] 1 MEM M4K_X26_Y21 266 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y21; Fanout = 266; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.393 ns) 1.555 ns ram_256x8:inst5\|Mux2~77 2 COMB LCCOMB_X25_Y16_N10 1 " "Info: 2: + IC(1.074 ns) + CELL(0.393 ns) = 1.555 ns; Loc. = LCCOMB_X25_Y16_N10; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux2~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux2~77 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.150 ns) 2.717 ns ram_256x8:inst5\|Mux2~78 3 COMB LCCOMB_X27_Y20_N30 1 " "Info: 3: + IC(1.012 ns) + CELL(0.150 ns) = 2.717 ns; Loc. = LCCOMB_X27_Y20_N30; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux2~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { ram_256x8:inst5|Mux2~77 ram_256x8:inst5|Mux2~78 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.275 ns) 3.795 ns ram_256x8:inst5\|Mux2~79 4 COMB LCCOMB_X28_Y24_N18 1 " "Info: 4: + IC(0.803 ns) + CELL(0.275 ns) = 3.795 ns; Loc. = LCCOMB_X28_Y24_N18; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux2~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { ram_256x8:inst5|Mux2~78 ram_256x8:inst5|Mux2~79 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.150 ns) 5.161 ns ram_256x8:inst5\|Mux2~82 5 COMB LCCOMB_X34_Y21_N4 1 " "Info: 5: + IC(1.216 ns) + CELL(0.150 ns) = 5.161 ns; Loc. = LCCOMB_X34_Y21_N4; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux2~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { ram_256x8:inst5|Mux2~79 ram_256x8:inst5|Mux2~82 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.271 ns) 6.660 ns ram_256x8:inst5\|Mux2~83 6 COMB LCCOMB_X30_Y18_N6 1 " "Info: 6: + IC(1.228 ns) + CELL(0.271 ns) = 6.660 ns; Loc. = LCCOMB_X30_Y18_N6; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux2~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { ram_256x8:inst5|Mux2~82 ram_256x8:inst5|Mux2~83 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.150 ns) 7.774 ns ram_256x8:inst5\|Mux2~126 7 COMB LCCOMB_X29_Y16_N18 1 " "Info: 7: + IC(0.964 ns) + CELL(0.150 ns) = 7.774 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux2~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { ram_256x8:inst5|Mux2~83 ram_256x8:inst5|Mux2~126 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 8.164 ns ram_256x8:inst5\|Mux2~169 8 COMB LCCOMB_X29_Y16_N28 1 " "Info: 8: + IC(0.240 ns) + CELL(0.150 ns) = 8.164 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux2~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { ram_256x8:inst5|Mux2~126 ram_256x8:inst5|Mux2~169 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 9.066 ns inst10\[5\]~33 9 COMB LCCOMB_X30_Y20_N10 3 " "Info: 9: + IC(0.752 ns) + CELL(0.150 ns) = 9.066 ns; Loc. = LCCOMB_X30_Y20_N10; Fanout = 3; COMB Node = 'inst10\[5\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { ram_256x8:inst5|Mux2~169 inst10[5]~33 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.370 ns) + CELL(2.778 ns) 16.214 ns dext\[5\] 10 PIN PIN_AA13 0 " "Info: 10: + IC(4.370 ns) + CELL(2.778 ns) = 16.214 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'dext\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { inst10[5]~33 dext[5] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 720 1808 1984 736 "dext\[7..0\]" "" } { 216 808 1000 232 "dext\[7..0\]" "" } { 712 1744 1808 728 "dext\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.555 ns ( 28.09 % ) " "Info: Total cell delay = 4.555 ns ( 28.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.659 ns ( 71.91 % ) " "Info: Total interconnect delay = 11.659 ns ( 71.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.214 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux2~77 ram_256x8:inst5|Mux2~78 ram_256x8:inst5|Mux2~79 ram_256x8:inst5|Mux2~82 ram_256x8:inst5|Mux2~83 ram_256x8:inst5|Mux2~126 ram_256x8:inst5|Mux2~169 inst10[5]~33 dext[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.214 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} ram_256x8:inst5|Mux2~77 {} ram_256x8:inst5|Mux2~78 {} ram_256x8:inst5|Mux2~79 {} ram_256x8:inst5|Mux2~82 {} ram_256x8:inst5|Mux2~83 {} ram_256x8:inst5|Mux2~126 {} ram_256x8:inst5|Mux2~169 {} inst10[5]~33 {} dext[5] {} } { 0.000ns 1.074ns 1.012ns 0.803ns 1.216ns 1.228ns 0.964ns 0.240ns 0.752ns 4.370ns } { 0.088ns 0.393ns 0.150ns 0.275ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.971ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.214 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux2~77 ram_256x8:inst5|Mux2~78 ram_256x8:inst5|Mux2~79 ram_256x8:inst5|Mux2~82 ram_256x8:inst5|Mux2~83 ram_256x8:inst5|Mux2~126 ram_256x8:inst5|Mux2~169 inst10[5]~33 dext[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.214 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} ram_256x8:inst5|Mux2~77 {} ram_256x8:inst5|Mux2~78 {} ram_256x8:inst5|Mux2~79 {} ram_256x8:inst5|Mux2~82 {} ram_256x8:inst5|Mux2~83 {} ram_256x8:inst5|Mux2~126 {} ram_256x8:inst5|Mux2~169 {} inst10[5]~33 {} dext[5] {} } { 0.000ns 1.074ns 1.012ns 0.803ns 1.216ns 1.228ns 0.964ns 0.240ns 0.752ns 4.370ns } { 0.088ns 0.393ns 0.150ns 0.275ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ledr\[1\] dext\[1\] 15.434 ns Longest " "Info: Longest tpd from source pin \"ledr\[1\]\" to destination pin \"dext\[1\]\" is 15.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ledr\[1\] 1 PIN PIN_AE13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE13; Fanout = 1; PIN Node = 'ledr\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[1] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 888 1064 648 "ledr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns ledr~6 2 COMB IOC_X31_Y0_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X31_Y0_N1; Fanout = 1; COMB Node = 'ledr~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { ledr[1] ledr~6 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 888 1064 648 "ledr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.924 ns) + CELL(0.408 ns) 6.182 ns inst10\[1\]~14 3 COMB LCCOMB_X33_Y1_N8 1 " "Info: 3: + IC(4.924 ns) + CELL(0.408 ns) = 6.182 ns; Loc. = LCCOMB_X33_Y1_N8; Fanout = 1; COMB Node = 'inst10\[1\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { ledr~6 inst10[1]~14 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.271 ns) 8.527 ns inst10\[1\]~15 4 COMB LCCOMB_X31_Y22_N20 1 " "Info: 4: + IC(2.074 ns) + CELL(0.271 ns) = 8.527 ns; Loc. = LCCOMB_X31_Y22_N20; Fanout = 1; COMB Node = 'inst10\[1\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { inst10[1]~14 inst10[1]~15 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.413 ns) 9.634 ns inst10\[1\]~17 5 COMB LCCOMB_X34_Y22_N30 3 " "Info: 5: + IC(0.694 ns) + CELL(0.413 ns) = 9.634 ns; Loc. = LCCOMB_X34_Y22_N30; Fanout = 3; COMB Node = 'inst10\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { inst10[1]~15 inst10[1]~17 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.012 ns) + CELL(2.788 ns) 15.434 ns dext\[1\] 6 PIN PIN_AD15 0 " "Info: 6: + IC(3.012 ns) + CELL(2.788 ns) = 15.434 ns; Loc. = PIN_AD15; Fanout = 0; PIN Node = 'dext\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { inst10[1]~17 dext[1] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 720 1808 1984 736 "dext\[7..0\]" "" } { 216 808 1000 232 "dext\[7..0\]" "" } { 712 1744 1808 728 "dext\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.730 ns ( 30.65 % ) " "Info: Total cell delay = 4.730 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.704 ns ( 69.35 % ) " "Info: Total interconnect delay = 10.704 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.434 ns" { ledr[1] ledr~6 inst10[1]~14 inst10[1]~15 inst10[1]~17 dext[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.434 ns" { ledr[1] {} ledr~6 {} inst10[1]~14 {} inst10[1]~15 {} inst10[1]~17 {} dext[1] {} } { 0.000ns 0.000ns 4.924ns 2.074ns 0.694ns 3.012ns } { 0.000ns 0.850ns 0.408ns 0.271ns 0.413ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_io:inst4\|dir_reg\[5\] sw\[5\] clk_in -5.489 ns register " "Info: th for register \"port_io:inst4\|dir_reg\[5\]\" (data pin = \"sw\[5\]\", clock pin = \"clk_in\") is -5.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.695 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns port_io:inst4\|dir_reg\[5\] 3 REG LCFF_X31_Y20_N11 4 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X31_Y20_N11; Fanout = 4; REG Node = 'port_io:inst4\|dir_reg\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { clk_in~clkctrl port_io:inst4|dir_reg[5] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clk_in clk_in~clkctrl port_io:inst4|dir_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_io:inst4|dir_reg[5] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.450 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw\[5\] 1 PIN PIN_C11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C11; Fanout = 1; PIN Node = 'sw\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[5] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns sw~2 2 COMB IOC_X29_Y36_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X29_Y36_N3; Fanout = 1; COMB Node = 'sw~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { sw[5] sw~2 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.389 ns) + CELL(0.438 ns) 6.677 ns inst10\[5\]~30 3 COMB LCCOMB_X30_Y20_N22 1 " "Info: 3: + IC(5.389 ns) + CELL(0.438 ns) = 6.677 ns; Loc. = LCCOMB_X30_Y20_N22; Fanout = 1; COMB Node = 'inst10\[5\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.827 ns" { sw~2 inst10[5]~30 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 7.070 ns inst10\[5\]~31 4 COMB LCCOMB_X30_Y20_N24 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 7.070 ns; Loc. = LCCOMB_X30_Y20_N24; Fanout = 1; COMB Node = 'inst10\[5\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst10[5]~30 inst10[5]~31 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.437 ns) 7.776 ns inst10\[5\]~33 5 COMB LCCOMB_X30_Y20_N10 3 " "Info: 5: + IC(0.269 ns) + CELL(0.437 ns) = 7.776 ns; Loc. = LCCOMB_X30_Y20_N10; Fanout = 3; COMB Node = 'inst10\[5\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { inst10[5]~31 inst10[5]~33 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.149 ns) 8.366 ns inst10\[5\]~47 6 COMB LCCOMB_X31_Y20_N10 259 " "Info: 6: + IC(0.441 ns) + CELL(0.149 ns) = 8.366 ns; Loc. = LCCOMB_X31_Y20_N10; Fanout = 259; COMB Node = 'inst10\[5\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { inst10[5]~33 inst10[5]~47 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.450 ns port_io:inst4\|dir_reg\[5\] 7 REG LCFF_X31_Y20_N11 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.450 ns; Loc. = LCFF_X31_Y20_N11; Fanout = 4; REG Node = 'port_io:inst4\|dir_reg\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst10[5]~47 port_io:inst4|dir_reg[5] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 24.95 % ) " "Info: Total cell delay = 2.108 ns ( 24.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.342 ns ( 75.05 % ) " "Info: Total interconnect delay = 6.342 ns ( 75.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.450 ns" { sw[5] sw~2 inst10[5]~30 inst10[5]~31 inst10[5]~33 inst10[5]~47 port_io:inst4|dir_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.450 ns" { sw[5] {} sw~2 {} inst10[5]~30 {} inst10[5]~31 {} inst10[5]~33 {} inst10[5]~47 {} port_io:inst4|dir_reg[5] {} } { 0.000ns 0.000ns 5.389ns 0.243ns 0.269ns 0.441ns 0.000ns } { 0.000ns 0.850ns 0.438ns 0.150ns 0.437ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clk_in clk_in~clkctrl port_io:inst4|dir_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_io:inst4|dir_reg[5] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.450 ns" { sw[5] sw~2 inst10[5]~30 inst10[5]~31 inst10[5]~33 inst10[5]~47 port_io:inst4|dir_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.450 ns" { sw[5] {} sw~2 {} inst10[5]~30 {} inst10[5]~31 {} inst10[5]~33 {} inst10[5]~47 {} port_io:inst4|dir_reg[5] {} } { 0.000ns 0.000ns 5.389ns 0.243ns 0.269ns 0.441ns 0.000ns } { 0.000ns 0.850ns 0.438ns 0.150ns 0.437ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 20:36:00 2024 " "Info: Processing ended: Thu Jun 27 20:36:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
