[["A minicomputerized automatic layout system for two-layer printed wiring boards.", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida"], "http://dl.acm.org/citation.cfm?id=809099", 11], ["A multi-contouring algorithm.", ["Ivan Dobes"], "http://dl.acm.org/citation.cfm?id=809100", 0], ["A rectangle-probe router for multilayer P.C. boards.", ["W. G. Cage", "Robert J. Smith II"], "http://dl.acm.org/citation.cfm?id=809101", 10], ["Some theoretical aspects of algorithmic routing.", ["Prathima Agrawal", "Melvin A. Breuer"], "http://dl.acm.org/citation.cfm?id=809102", 9], ["Prediction of wiring space requirements for LSI.", ["William R. Heller", "W. F. Michail", "Wilm E. Donath"], "http://dl.acm.org/citation.cfm?id=809103", 11], ["Computer/interactive cleanup of non-gridded PWB's after automatic routing.", ["Donald P. Peterson"], "http://dl.acm.org/citation.cfm?id=809104", 15], ["A new look at test generation and verification.", ["Predrag G. Kovijanic"], "http://dl.acm.org/citation.cfm?id=809105", 6], ["An automated simultaneous probing system for testing complex logic assemblies 'the bed of nails system'.", ["R. H. Somaia"], "http://dl.acm.org/citation.cfm?id=809106", 4], ["Computer aided test pattern generation for digital processors.", ["Klaus Pfeuffer"], "http://dl.acm.org/citation.cfm?id=809107", 10], ["Automatic test generation for large digital circuits.", ["Akihiko Yamada", "Nobuo Wakatsuki", "Hideo Shibano", "Osamu Itoh", "Kyoji Tomita", "Shigehiro Funatsu"], "http://dl.acm.org/citation.cfm?id=809108", 6], ["Heuristic enhancement of an algorithmic test generator.", ["Richard E. Strebendt"], "http://dl.acm.org/citation.cfm?id=809109", 4], ["Simulator-oriented fault test generator.", ["Thomas J. Snethen"], "http://dl.acm.org/citation.cfm?id=809110", 6], ["Tools for map graphics.", ["Patricia Fulton"], "http://dl.acm.org/citation.cfm?id=809111", 7], ["Flight test analysis of missile control systems.", ["Mark Domaszewicz"], "http://dl.acm.org/citation.cfm?id=809112", 8], ["MIDAS an on-line real time material system.", ["Richard S. Hall"], "http://dl.acm.org/citation.cfm?id=809113", 3], ["Using a computer aided graphics system to help design and draft automotive components.", ["Ned L. Brown"], "http://dl.acm.org/citation.cfm?id=809114", 6], ["Fault modeling in a hierarchical simulator.", ["James J. Strunge"], "http://dl.acm.org/citation.cfm?id=809115", 10], ["Concurrent fault simulation and functional level modeling.", ["Miron Abramovici", "Melvin A. Breuer", "K. Kumar"], "http://dl.acm.org/citation.cfm?id=809116", 10], ["Floss: An approach to automated layout for high-volume designs.", ["Y. Eric Cho", "A. J. Korenjak", "David E. Stockton"], "http://dl.acm.org/citation.cfm?id=809117", 4], ["Analytical power/timing optimization technique for digital system.", ["Albert E. Ruehli", "Peter K. Wolff Sr.", "Gerald Goertzel"], "http://dl.acm.org/citation.cfm?id=809118", 5], ["An experimental system for power/timing optimization of LSI chips.", ["Barbara J. Agule", "Jean Davies Lesser", "Albert E. Ruehli", "Peter K. Wolff Sr."], "http://dl.acm.org/citation.cfm?id=809119", 6], ["The siemens-avesta-system for computer-aided design of MOS-standard cell circuits.", ["Konrad W. Koller", "Ulrich Lauther"], "http://dl.acm.org/citation.cfm?id=809120", 5], ["Automatic ECL LSI design.", ["Nigel R. Crocker", "R. W. McGuffin", "A. Micklethwaite"], "http://dl.acm.org/citation.cfm?id=809121", 10], ["A production PCB layout system on a minicomputer.", ["K. Bedard", "Serge Fournier", "B. Shastry", "U. Stockburger"], "http://dl.acm.org/citation.cfm?id=809122", 6], ["DOCIL: An automatic system for printed circuit board (PCB) designing. A board description language and an algorithm to connect a set of points.", ["Teresa de Pedro", "Ricardo Garcia"], "http://dl.acm.org/citation.cfm?id=809123", 8], ["A human engineered PCB design system.", ["Andrew J. Matthews"], "http://dl.acm.org/citation.cfm?id=809124", 5], ["A concept for the editing of hardware resulting in an automatic hardware-editor.", ["Franz J. Rammig"], "http://dl.acm.org/citation.cfm?id=809125", 7], ["Simulation of large communications networks using SPIN.", ["I. L. Morris", "J. McNulty", "R. Gee"], "http://dl.acm.org/citation.cfm?id=809126", 11], ["Logic design automation of diagnosable MOS combinational logic networks.", ["Yacoub M. El-Ziq", "Stephen Y. H. Su"], "http://dl.acm.org/citation.cfm?id=809127", 11], ["Practical experiences from signal probability simulation of digital designs.", ["Bengt Magnhagen"], "http://dl.acm.org/citation.cfm?id=809128", 4], ["Detection of static and dynamic hazards in logic nets.", ["Ajoy K. Bose", "Stephen A. Szygenda"], "http://dl.acm.org/citation.cfm?id=809129", 5], ["Simulation techniques for microprocessors.", ["James R. Armstrong", "Garry W. Woodruff"], "http://dl.acm.org/citation.cfm?id=809130", 5], ["An efficient method of fault simulation for digital circuits modeled from boolean gates and memories.", ["Donald M. Schuler", "Roger K. Cleghorn"], "http://dl.acm.org/citation.cfm?id=809131", 9], ["Uncertainty and optimization in the design of building subsystems.", ["Elliott E. Dudnik"], "http://dl.acm.org/citation.cfm?id=809132", 5], ["Symbols, graphics and architectural education: The pagan experience.", ["Michael Kennedy"], "http://dl.acm.org/citation.cfm?id=809133", 10], ["An affordable approach to an architectural computer system.", ["Donald E. Bergeson", "Robert Babbin"], "http://dl.acm.org/citation.cfm?id=809134", 11], ["Evolution of a spatial allocation system: Allocate.", ["Barry Jackson"], "http://dl.acm.org/citation.cfm?id=809135", 0], ["THE SITE MACHINE Computer-aided instruction in architectural education.", ["Edward F. Smith"], "http://dl.acm.org/citation.cfm?id=809136", 9], ["Computer aided design in North American Schools of Architecture.", ["Robert Simpson Frew"], "http://dl.acm.org/citation.cfm?id=809137", 2], ["Computer-aided design and practice in city college school of architecture.", ["Gordon A. Gebert"], "http://dl.acm.org/citation.cfm?id=809138", 2], ["Computer-aided architectural design.", ["Eric Teicholz"], "http://dl.acm.org/citation.cfm?id=809139", 0], ["Department of architecture university of illinois.", ["Kenneth E. Tanaka", "Donald E. Berseson"], "http://dl.acm.org/citation.cfm?id=809140", 0], ["Computer aided design college of architecture University of Kentucky.", ["Michael Kennedy"], "http://dl.acm.org/citation.cfm?id=809141", 0], ["A second chance at automation as a design tool.", ["Robert J. Hogan"], "http://dl.acm.org/citation.cfm?id=809142", 0], ["Yale school of architecture.", ["Robert Simpson Frew"], "http://dl.acm.org/citation.cfm?id=809143", 0], ["A class of min-cut placement algorithms.", ["Melvin A. Breuer"], "http://dl.acm.org/citation.cfm?id=809144", 7], ["The chip layout problem: A placement procedure for lsi.", ["K. H. Khokhani", "Arvind M. Patel"], "http://dl.acm.org/citation.cfm?id=809145", 7], ["The chip layout problem: An automatic wiring procedure.", ["K. A. Chen", "Michael Feuer", "K. H. Khokhani", "Ning Nan", "S. Schmidt"], "http://dl.acm.org/citation.cfm?id=809146", 5], ["Fast algorithms for LSI artwork analysis.", ["Henry S. Baird"], "http://dl.acm.org/citation.cfm?id=809147", 9], ["A comprehensive approach to a connectivity audit, or a fruitful comparison of apples and oranges.", ["R. M. Allgair", "D. S. Evans"], "http://dl.acm.org/citation.cfm?id=809148", 10], ["A layout checking system for large scale integrated circuits.", ["Kenji Yoshida", "Takashi Mitsuhashi", "Yasuo Nakada", "Toshiaki Chiba", "Kiyoshi Ogita", "Shinji Nakatsuka"], "http://dl.acm.org/citation.cfm?id=809149", 9], ["The open shop interactive mask design operation at harris semiconductor.", ["Justin E. Harlow III"], "http://dl.acm.org/citation.cfm?id=809150", 5], ["Automatic optical design with accos v program.", ["Max Amon"], "http://dl.acm.org/citation.cfm?id=809151", 5], ["A design automation system for printed circuit board assemblies.", ["A. Bobas", "J. Valihora"], "http://dl.acm.org/citation.cfm?id=809152", 10], ["Computer designed multilayer hybrid substrate using thick film technology.", ["Chester W. Waldvogel"], "http://dl.acm.org/citation.cfm?id=809153", 3], ["Design verification of large scientific computers.", ["Howard E. Krohn"], "http://dl.acm.org/citation.cfm?id=809154", 8], ["A Design Verification and Logic Validation System.", ["William A. Noon"], "http://dl.acm.org/citation.cfm?id=809155", 7], ["Designing with LCD: language for computer design.", ["Carlo J. Evangelisti", "Gerald Goertzel", "Hillel Ofek"], "http://dl.acm.org/citation.cfm?id=809156", 8], ["An hierarchical language for the structural description of digital systems.", ["William M. van Cleemput"], "http://dl.acm.org/citation.cfm?id=809157", 9], ["Cost effective layout digitizing and mask pen plotting of custom microelectronic devices.", ["Robert P. Larsen"], "http://dl.acm.org/citation.cfm?id=809158", 5], ["Automating analog circuit diagrams using a list processing language.", ["Richard C. Jaffe", "Joseph P. Young"], "http://dl.acm.org/citation.cfm?id=809159", 5], ["CASS: Computer aided schematic system.", ["Hedayat Markus Bayegan"], "http://dl.acm.org/citation.cfm?id=809160", 9], ["Manipulation of design data.", ["Carol A. Linden"], "http://dl.acm.org/citation.cfm?id=809161", 6], ["Measuring designer performance to verify design automation systems.", ["Donald E. Thomas", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=809162", 8], ["A design automation system for telephone electronic switching system.", ["Frank E. Swiatek"], "http://dl.acm.org/citation.cfm?id=809163", 6], ["SWESS - the middle system of a design automation network.", ["Denis K. Carley"], "http://dl.acm.org/citation.cfm?id=809164", 6], ["SPIDER - a Computer Aided Manufacturing Network.", ["Michael E. Walsh"], "http://dl.acm.org/citation.cfm?id=809165", 6], ["PIRAMED project an integrated CAD/CAM system development.", ["R. W. Srch"], "http://dl.acm.org/citation.cfm?id=809166", 8], ["CDL - A tool for concurrent hardware and software development.", ["J. Robert Heath", "B. D. Carroll", "Terry T. Cwik"], "http://dl.acm.org/citation.cfm?id=809167", 5], ["Thick film substrate (Micropackage) design utilizing interactive Computer Aided Design systems.", ["Freddie M. Christley"], "http://dl.acm.org/citation.cfm?id=809168", 10], ["Introduction to an LSI test system.", ["M. Correia", "F. B. Petrini"], "http://dl.acm.org/citation.cfm?id=809169", 2], ["A logic design structure for LSI testability.", ["Edward B. Eichelberger", "Thomas W. Williams"], "http://dl.acm.org/citation.cfm?id=809170", 7], ["Automatic checking of logic design structures For compliance with testability ground rules.", ["Humbert C. Godoy", "G. B. Franklin", "Peter S. Bottorff"], "http://dl.acm.org/citation.cfm?id=809171", 10], ["Test generation for large logic networks.", ["Peter S. Bottorff", "Richard E. France", "N. H. Garges", "E. J. Orosz"], "http://dl.acm.org/citation.cfm?id=809172", 7], ["Delay test generation.", ["E. R. Hsieh", "Robert A. Rasmussen", "L. J. Vidunas", "W. T. Davis"], "http://dl.acm.org/citation.cfm?id=809173", 6], ["Delay test simulation.", ["Thomas M. Storey", "J. W. Barry"], "http://dl.acm.org/citation.cfm?id=809174", 3], ["Software engineering techniques in design automation&madash;a tutorial.", ["Robert J. Smith II"], "http://dl.acm.org/citation.cfm?id=809175", 13]]