============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     1
   Run Date =   Wed Sep 24 17:01:49 2025

   Run on =     LAPTOP-EUGMKLPQ
============================================================
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/syn_1/UDP_EXAMPLE_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.268948s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (42.0%)

PHY-1001 : Build lut bridge;  0.039921s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_5 will be merged with clock cmos_pclk_dup_2
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_four_channel_video_splicer/vid_clk4 will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 31 feed throughs used by 27 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.890212s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (40.5%)

RUN-1004 : used memory is 409 MB, reserved memory is 532 MB, peak memory is 438 MB
