m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dS:/Modelsim/examples
vclk_divider
Z0 !s110 1744202937
!i10b 1
!s100 moc7jXQm1gBo?`4mViY0R3
IjOQY5<YJJ6eja42fA>]e50
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure
w1742265036
8D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/clk_divider.v
FD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/clk_divider.v
L0 1
Z3 OP;L;10.6c;65
r1
!s85 0
31
Z4 !s108 1744202937.000000
!s107 D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/clk_divider.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/clk_divider.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vdc_remover
Z7 !s110 1744197210
!i10b 1
!s100 cheLhVQiTe7PGilogod?Y0
I@W2RQiXA5gEDlzLOo4Qok1
R1
R2
w1744111201
8D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/dc_remover.v
FD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/dc_remover.v
L0 1
R3
r1
!s85 0
31
Z8 !s108 1744197210.000000
!s107 D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/dc_remover.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/dc_remover.v|
!i113 1
R5
R6
vfrequency_counter
R7
!i10b 1
!s100 MFlTnYUVRRKO42M<@]Fh;2
IBU`XnaEib2_;[Jj=:azi;3
R1
R2
w1742268805
8D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/frequency_counter.v
FD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/frequency_counter.v
L0 1
R3
r1
!s85 0
31
R8
!s107 D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/frequency_counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/frequency_counter.v|
!i113 1
R5
R6
vma_measure
R7
!i10b 1
!s100 2dz5=13`j6E9eR@o4@5[90
Ib_SNXd?GmWZXB4]86J55Q2
R1
R2
w1744113280
8D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/ma_measure.v
FD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/ma_measure.v
L0 1
R3
r1
!s85 0
31
R8
!s107 D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/ma_measure.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/ma_measure.v|
!i113 1
R5
R6
vmeasure
R7
!i10b 1
!s100 Bb5NQ<@YPjD39[lh?_;m30
IkNdKEYUB7TgW@Bcj6R;ZL3
R1
R2
w1744170017
8D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/measure.v
FD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/measure.v
L0 1
R3
r1
!s85 0
31
R8
!s107 D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/measure.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/measure.v|
!i113 1
R5
R6
vmeasure_tb
R0
!i10b 1
!s100 a?^_jS6oiY>PJNR5G7ZRJ3
IdMYC7dlEU?YdB?3Tz8b_60
R1
R2
w1744202733
8D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/measure_tb.v
FD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/measure_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/measure_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/measure_tb.v|
!i113 1
R5
R6
vsigned_unsigned_converter
!s110 1744166017
!i10b 1
!s100 XVlg31Z8U8F[NHNPi1@gd1
IW9O@Aa=G^SSzW2lU=DU@b1
R1
R2
w1741790300
8D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/signed_unsigned_converter.v
FD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/signed_unsigned_converter.v
L0 23
R3
r1
!s85 0
31
!s108 1744166017.000000
!s107 D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/signed_unsigned_converter.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/signed_unsigned_converter.v|
!i113 1
R5
R6
vwave_cal
R0
!i10b 1
!s100 UFddK??iV^k[mQj^ZOAz[2
I[0niU=Zl>kXjoC>HN6LKT3
R1
R2
w1744202834
8D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/wave_cal.v
FD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/wave_cal.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/wave_cal.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Wave_Cal/wave_cal.v|
!i113 1
R5
R6
vwave_identifier
R7
!i10b 1
!s100 mGYmcNnNfG_VTG5=:>@2m1
IYh4C@2Xi][;jX@_TOBXNN0
R1
R2
w1744175421
8D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/wave_identifier.v
FD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/wave_identifier.v
L0 1
R3
r1
!s85 0
31
R8
!s107 D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/wave_identifier.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/wave_identifier.v|
!i113 1
R5
R6
vwave_rectifier
R7
!i10b 1
!s100 R_7QdjP<oV]hznnWoOA4R0
I7=5=VY_Le:11m^`JO;:G@2
R1
R2
w1744111333
8D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/wave_rectifier.v
FD:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/wave_rectifier.v
L0 1
R3
r1
!s85 0
31
R8
!s107 D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/wave_rectifier.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024E_Design/2023D/FPGA_Code/2023D_FPGA/Modelsim/Measure/wave_rectifier.v|
!i113 1
R5
R6
