m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/Verilog_Project/ip_clk/sim
T_opt
!s110 1720898825
VUoZ<idmEJZT<Q1I?34RH:2
04 16 4 work tb_uart_loopback fast 0
=1-00d861e3bc76-6692d508-376-3b8
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
R0
vtb_uart_loopback
Z2 !s110 1720899309
!i10b 1
!s100 ]e8VA_]DS];j>N1i[i0=V1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I:;=dnbF@JZ2Ud;:GNV0GT0
Z4 dD:/git-repository/Verilog_Project/uart/sim
w1720890826
8D:/git-repository/Verilog_Project/uart/sim/tb_uart_loopback.v
FD:/git-repository/Verilog_Project/uart/sim/tb_uart_loopback.v
!i122 12
L0 3 48
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2020.4;71
r1
!s85 0
31
Z7 !s108 1720899309.000000
!s107 D:/git-repository/Verilog_Project/uart/sim/tb_uart_loopback.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/git-repository/Verilog_Project/uart/sim/tb_uart_loopback.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vuart_loopback
R2
!i10b 1
!s100 _Z:M3j?ARV;3ioFGSYYFf1
R3
IMQ@?1Moz@UMn`RVS;U[0@0
R4
w1720899222
8D:/git-repository/Verilog_Project/uart/rtl/uart_loopback.v
FD:/git-repository/Verilog_Project/uart/rtl/uart_loopback.v
!i122 13
L0 1 37
R5
R6
r1
!s85 0
31
R7
!s107 D:/git-repository/Verilog_Project/uart/rtl/uart_loopback.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/git-repository/Verilog_Project/uart/rtl/uart_loopback.v|
!i113 0
R8
R1
vuart_rx
R2
!i10b 1
!s100 _7I7JcUaL9K8c51E`^A=d1
R3
IGezLahbDeeXN5eccNOg_z3
R4
w1720895517
8D:/git-repository/Verilog_Project/uart/rtl/uart_rx.v
FD:/git-repository/Verilog_Project/uart/rtl/uart_rx.v
!i122 14
L0 1 108
R5
R6
r1
!s85 0
31
R7
!s107 D:/git-repository/Verilog_Project/uart/rtl/uart_rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/git-repository/Verilog_Project/uart/rtl/uart_rx.v|
!i113 0
R8
R1
vuart_tx
R2
!i10b 1
!s100 MCK:m7RWG4ZEzbbN<ZQ450
R3
I;<J5l3L@b^DeAiUjN]V8]3
R4
w1720897799
8D:/git-repository/Verilog_Project/uart/rtl/uart_tx.v
FD:/git-repository/Verilog_Project/uart/rtl/uart_tx.v
!i122 15
L0 1 76
R5
R6
r1
!s85 0
31
R7
!s107 D:/git-repository/Verilog_Project/uart/rtl/uart_tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/git-repository/Verilog_Project/uart/rtl/uart_tx.v|
!i113 0
R8
R1
