version 3
C:/Xilinx/Adder/Full_adder_design.vhd
Full_adder_design
VHDL
VHDL
test_full_adder.xwv
Comb
50000000
50000000
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
c_out_DIFF
s_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
594619002
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
-X-X-X-

