# ğŸ§  FPGA Convolution Project  
**High-Performance Hardware Implementation of Convolution using VHDL**

---

## ğŸ“˜ Overview | Ù…Ø¹Ø±ÙÛŒ Ù¾Ø±ÙˆÚ˜Ù‡

This project implements a **convolution operation on FPGA** using a **fully structural and modular VHDL design**.  
It leverages a **pipelined architecture** to achieve **high throughput** and **low latency**, efficiently processing **128-point data blocks**.

Ø§ÛŒÙ† Ù¾Ø±ÙˆÚ˜Ù‡ Ø¨Ø§ Ù‡Ø¯Ù Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø¹Ù…Ù„ÛŒØ§Øª **Ú©Ø§Ù†ÙˆÙ„ÙˆØ´Ù† Ø±ÙˆÛŒ FPGA** ØªÙˆØ³Ø¹Ù‡ ÛŒØ§ÙØªÙ‡ Ø§Ø³Øª.  
Ø·Ø±Ø§Ø­ÛŒ Ú©Ø§Ù…Ù„Ø§Ù‹ **Ø³Ø§Ø®ØªØ§Ø±ÛŒ Ùˆ Ù…Ø§Ú˜ÙˆÙ„Ø§Ø±** Ø¨ÙˆØ¯Ù‡ Ùˆ Ø§Ø² Ù…Ø¹Ù…Ø§Ø±ÛŒ **Pipeline** Ø¨Ø±Ø§ÛŒ Ø¯Ø³ØªÛŒØ§Ø¨ÛŒ Ø¨Ù‡ **Ø³Ø±Ø¹Øª Ù¾Ø±Ø¯Ø§Ø²Ø´ Ø¨Ø§Ù„Ø§ Ùˆ ØªØ£Ø®ÛŒØ± Ú©Ù…** Ø¨Ù‡Ø±Ù‡ Ù…ÛŒâ€ŒØ¨Ø±Ø¯.  
Ø³ÛŒØ³ØªÙ… Ù‚Ø§Ø¯Ø± Ø§Ø³Øª Ø¯Ø§Ø¯Ù‡â€ŒÙ‡Ø§ Ø±Ø§ Ø¯Ø± Ø¨Ù„ÙˆÚ©â€ŒÙ‡Ø§ÛŒ **Û±Û²Û¸ Ù†Ù…ÙˆÙ†Ù‡â€ŒØ§ÛŒ** Ù¾Ø±Ø¯Ø§Ø²Ø´ Ú©Ù†Ø¯.

---

## âš™ï¸ Supported Hardware & Tools | Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± Ùˆ Ø§Ø¨Ø²Ø§Ø±Ù‡Ø§

- **Supported FPGA Families:**  
  Virtex-7, Kintex-7, Virtex-6, Virtex-5, Virtex-4, Spartan-6, Spartan-3/XA, Spartan-3E/XA, Spartan-3A/3AN/3A DSP/XA Series  
- **Design Tool:** Xilinx ISE  
- **Design Language:** VHDL  
- **Architecture:** Structural, Pipelined, Modular  

---

## ğŸ” Features | ÙˆÛŒÚ˜Ú¯ÛŒâ€ŒÙ‡Ø§

- âœ… Fully modular design (separate functional blocks and testbench)  
- ğŸš€ Pipelined architecture for high throughput and low latency  
- ğŸ“Š 128-point convolution processing  
- ğŸ§© Scalable and easy to integrate into larger DSP systems  
- ğŸ§  Documented design and testbench (PDF guide included)

---

## ğŸ§ª Usage | Ù†Ø­ÙˆÙ‡ Ø§Ø³ØªÙØ§Ø¯Ù‡

All required files, including the **project source** and **testbench**, are provided.  
Open the project in **Xilinx ISE**, then **run the testbench** to simulate and verify the results.  
Detailed usage instructions are included in the accompanying PDF documentation.

ØªÙ…Ø§Ù… ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ Ù¾Ø±ÙˆÚ˜Ù‡ Ùˆ ØªØ³Øªâ€ŒØ¨Ù†Ú† Ø¯Ø§Ø®Ù„ Ø±ÛŒÙ¾Ø§Ø²ÛŒØªÙˆØ±ÛŒ Ù…ÙˆØ¬ÙˆØ¯ Ù‡Ø³ØªÙ†Ø¯.  
Ú©Ø§ÙÛŒ Ø§Ø³Øª Ù¾Ø±ÙˆÚ˜Ù‡ Ø±Ø§ Ø¯Ø± **Xilinx ISE** Ø¨Ø§Ø² Ú©Ø±Ø¯Ù‡ Ùˆ ØªØ³Øªâ€ŒØ¨Ù†Ú† Ø±Ø§ Ø§Ø¬Ø±Ø§ Ú©Ù†ÛŒØ¯ ØªØ§ Ù†ØªØ§ÛŒØ¬ Ù¾Ø±Ø¯Ø§Ø²Ø´ Ø±Ø§ Ù…Ø´Ø§Ù‡Ø¯Ù‡ Ú©Ù†ÛŒØ¯.  
ØªÙˆØ¶ÛŒØ­Ø§Øª Ú©Ø§Ù…Ù„ Ù†Ø­ÙˆÙ‡ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø¯Ø± ÙØ§ÛŒÙ„ **PDF** Ù…ÙˆØ¬ÙˆØ¯ Ø¯Ø± Ù¾Ø±ÙˆÚ˜Ù‡ Ù†ÙˆØ´ØªÙ‡ Ø´Ø¯Ù‡ Ø§Ø³Øª.

---

## ğŸŒ About the Author | Ø¯Ø±Ø¨Ø§Ø±Ù‡ Ø·Ø±Ø§Ø­

**Milad Zadrafee** â€” FPGA & Digital Systems Engineer  
ğŸ”— [www.loglab.ir](https://www.loglab.ir)

> â­ *"Ø§ÛŒØ¯Ù‡â€ŒÙ‡Ø§ ÙÙ‚Ø· ÙˆÙ‚ØªÛŒ ÙˆØ§Ù‚Ø¹ÛŒâ€ŒØ§Ù†Ø¯ Ú©Ù‡ Ø±ÙˆÛŒ FPGA Ø§Ø¬Ø±Ø§ Ø´ÙˆÙ†Ø¯."*  
> â€” Ù…ÛŒÙ„Ø§Ø¯ Ø²Ø§Ø¯Ø±ÙÛŒØ¹

---

### ğŸ“œ License
This project is released for educational and demonstrational purposes.  
Use at your own discretion; no warranty or liability is provided.

---

