// Seed: 1783983014
module module_0 (
    output wire id_0,
    input  tri1 id_1,
    output wor  id_2
);
  reg id_4 = id_1;
  assign module_1.id_0 = 0;
  assign id_0 = -1;
  always @("" or posedge id_4 >>> id_1) begin : LABEL_0
    id_4 <= id_4 ==? id_4;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_5 = 32'd40,
    parameter id_6 = 32'd26
) (
    output uwire id_0,
    input  uwire _id_1,
    output uwire id_2,
    input  wor   id_3,
    output wor   id_4,
    input  uwire _id_5,
    input  uwire _id_6,
    input  tri   id_7
    , id_10,
    input  wand  id_8
);
  logic [id_1 : id_6] id_11;
  assign id_11 = -1'b0 ? id_3 : -1;
  logic [id_5 : 1] id_12 = 1;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_2
  );
endmodule
