[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of RTL8125BG-CG production of REALTEK SEMICONDUCTOR CORP. from the text:Realtek confidential for \n派腾 reference only \n \n \n \n \n \nRTL8125BG -CG \nRTL8125BG S-CG \n \n \n \nINTEGRATED 10/100/1 000M /2.5G  ETHERNET \nCONTROLLER FOR PCI EXPRESS APPLICATIONS  \n \n \nDATASHEET  \n(CONFIDENTIAL: Development Partners Only)  \n \n \nRev. 1. 5 \n27 July  2020  \nTrack ID: JATR -8275 -15 \n \n  \nRealtek Semiconductor Corp.  \nNo. 2, I nnovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan  \nTel.: +886 -3-578-0211. Fax: +886 -3-577-6047  \nwww.realtek.com  \n\nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  ii Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nCOPYRIGHT  \n©2020 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, \ntransmitted, transcribed , stored in a retrieval system, or translated into any language in any form or by any \nmeans without the written permission of Realtek Semiconductor Corp.  \nDISCLAIMER  \nRealtek provides this document ‘as is’, without warranty of any kind. Realtek may make impr ovements \nand/or changes in this document or in the product described in this document at any time. This document \ncould include technical inaccuracies or typographical errors.  \nTRADEMARKS  \nRealtek is a trademark of Realtek Semiconductor Corporation. Other nam es mentioned in this document \nare trademarks/registered trademarks of their respective owners.  \nLICENSE  \nThis product is covered by one or more of the following patents: US5,307,459, US5,434,872, \nUS5,732,094, US6,570,884, US6,115,776, and US6,327,625.  \nUSING THIS DOCUMENT  \nThis document is intended for the software engineer’s reference and provides detailed programming \ninformation.  \nThough every effort has been made to ensure that this document is current and accurate, more information \nmay have become available subsequent to the production of this guide.  \nELECTROSTATIC DISCHARGE (ESD) WARNING  \nThis product can be damaged by Electrostatic Discharge (ESD). When handling, care must be taken. \nDamage due to inappropriate handling is not covered by warranty.  \nDo not open the protective conductive packaging until you have read the following, and are at an \napproved anti -static workstation.  \n\uf0b7 Use an approved anti -static  mat to cover your work surface  \n\uf0b7 Use a conductive wrist strap attached to a good earth ground  \n\uf0b7 Always discharge yourself by touching a grounded bare metal surface or approved anti -static mat \nbefore picking up an ESD -sensitive electronic component  \n\uf0b7 If working on a prototyping board, use a soldering iron or station that is marked as ESD -safe \n\uf0b7 Always disconnect the micro controller from the prototyping board when it is being worked on  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  iii Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nREVISION HISTORY  \nRevision  Release Date  Summary  \n1.0 2019/09/03 First release . \n1.1 2019/10/04  Removed 1.8V compatible input and output.  \nCorrected minor typing errors.  \n1.2 2019/11/ 28 Revised features for 10M BASE -Te. \nAdded note under Table 22 Power Sequence Parameters , page 32. \nRevised Table 25 Electrostatic Discharge Performance , page 33 (CDM ESD).  \nRevised Table 29 DC Characteristics , page 36 (Icc).  \nCorrected minor typing errors.  \n1.3 2020/01/22  Revised Table 27 Oscillator  Requirements , page 35 (RMS Jitter).  \nCorrected minor typing errors . \n1.4 2020/04/ 20 Revised Table 11 Other  Pins, page 11 (PPS_PIN).  \nRemoved Virtual Machine Queue (VMQ) data.  \nCorrected minor typing errors.  \n1.5 2020/07/27  Added section 7.27 Rx High Priority Interrupt , page 30. \nCorrected minor typing errors.  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  iv Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nTable of Contents  \n1. GENERAL DESCRIPTION  ................................ ................................ ................................ ................................ ....... 1 \n2. FEATURES  ................................ ................................ ................................ ................................ ................................ . 3 \n3. SYSTEM APPLICATIONS  ................................ ................................ ................................ ................................ ........  4 \n4. FUNCTION BLOCK DIAGR AM ................................ ................................ ................................ ...............................  4 \n5. PIN ASSIGNMENTS  ................................ ................................ ................................ ................................ ..................  5 \n5.1. RTL8125BG  PIN ASSIGNMENTS  ................................ ................................ ................................ ............................  5 \n5.2. RTL8125BG  PACKAGE IDENTIFICATION ................................ ................................ ................................ ................  5 \n5.3. RTL8125BGS  PIN ASSIGN MENTS  ................................ ................................ ................................ ..........................  6 \n5.4. RTL8125BGS  PACKAGE IDENTIFICATION  ................................ ................................ ................................ .............  6 \n6. PIN DESCRIPTIONS  ................................ ................................ ................................ ................................ .................  7 \n6.1. POWER MANAGEMENT /ISOLATION  ................................ ................................ ................................ ........................  7 \n6.2. PCI  EXPRESS INTERFACE ................................ ................................ ................................ ................................ ....... 7 \n6.3. TRANSCEIVER INTERFACE  ................................ ................................ ................................ ................................ ..... 8 \n6.4. CLOCK  ................................ ................................ ................................ ................................ ................................ . 8 \n6.5. REGULATOR AND REFERENCE  ................................ ................................ ................................ ...............................  9 \n6.6. EEPROM  ................................ ................................ ................................ ................................ .............................  9 \n6.7. SPI (SERIAL PERIPHERAL INTERFACE ) FLASH ................................ ................................ ................................ ....... 10 \n6.8. LED S ................................ ................................ ................................ ................................ ................................ . 10 \n6.9. POWER AND GROUND  ................................ ................................ ................................ ................................ ..........  11 \n6.10.  GPIO  ................................ ................................ ................................ ................................ ................................ . 11 \n6.11.  OTHER PINS ................................ ................................ ................................ ................................ ........................  11 \n7. FUNCTIONAL DESCRIPTI ON ................................ ................................ ................................ ...............................  12 \n7.1. PCI  EXPRESS BUS INTERFACE  ................................ ................................ ................................ .............................  12 \n7.1.1.  PCI Express Transmitter  ................................ ................................ ................................ ................................  12 \n7.1.2.  PCI Express Receiver  ................................ ................................ ................................ ................................ .... 12 \n7.2. CUSTOMIZABLE LED  CONFIGURATION  ................................ ................................ ................................ ................  13 \n7.2.1.  LED Blinking Frequency Control  ................................ ................................ ................................ ...................  16 \n7.3. PHY  TRANSCEIVER  ................................ ................................ ................................ ................................ .............  17 \n7.3.1.  PHY Transmitter  ................................ ................................ ................................ ................................ ............  17 \n7.3.2.  PHY Receiver  ................................ ................................ ................................ ................................ ................  17 \n7.3.3.  Link Down Power Saving Mode  ................................ ................................ ................................ .....................  18 \n7.3.4.  Next Page  ................................ ................................ ................................ ................................ ......................  18 \n7.4. EEPROM  INTERFACE  ................................ ................................ ................................ ................................ .........  19 \n7.5. SPI (SERIAL PERIPHERAL INTERFACE ) FLASH ................................ ................................ ................................ ....... 20 \n7.6. POWER MANAGEMENT  ................................ ................................ ................................ ................................ ........  20 \n7.7. VITAL PRODUCT DATA (VPD)  ................................ ................................ ................................ .............................  23 \n7.8. RECEIVE -SIDE SCALING (RSS)  ................................ ................................ ................................ ............................  23 \n7.8.1.  Receive -Side Scaling (RSS) Initialization  ................................ ................................ ................................ ........  23 \n7.8.2.  Protocol Offload  ................................ ................................ ................................ ................................ ............  24 \n7.8.3.  RSS Operation  ................................ ................................ ................................ ................................ ...............  25 \n7.8.4.  Improved RSS  ................................ ................................ ................................ ................................ ................  25 \n7.9. PRECISION TIME PROTOC OL (PTP)  ................................ ................................ ................................ .......................  25 \n7.10.  IEEE  802.1Q AV ................................ ................................ ................................ ................................ ..................  26 \n7.11.  DOUBLE VLAN  (DOUBLE VIRTUAL BRIDGED LOCAL AREA NETWORK ) ................................ ...............................  26 \n7.12.  ENERGY EFFICIENT ETHERNET (EEE)  ................................ ................................ ................................ ..................  26 \n7.13.  RADIO FREQUENCY INTERFERENCE (RFI)  ................................ ................................ ................................ ............  26 \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  v Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.14.  FAST RETRAIN (FR) ................................ ................................ ................................ ................................ ............  27 \n7.15.  THERMAL DETECT  ................................ ................................ ................................ ................................ ..............  27 \n7.16.  MDI  SWAP  ................................ ................................ ................................ ................................ ........................  27 \n7.17.  PHY  DISABLE MODE ................................ ................................ ................................ ................................ ..........  28 \n7.18.  LAN  DISABLE MODE ................................ ................................ ................................ ................................ ..........  28 \n7.19.  LATENCY TOLERANCE REPORTING (LTR)  ................................ ................................ ................................ ............  28 \n7.20. REALWOW!’  (WAKE-ON-WAN)  TECHNOLOGY ................................ ................................ ................................ ... 28 \n7.21.  WAKE PACKET INDICATION (WPI)  ................................ ................................ ................................ ......................  28 \n7.22.  L1.1  AND L1.2 ................................ ................................ ................................ ................................ ....................  29 \n7.23.  LITE MODE ................................ ................................ ................................ ................................ .........................  29 \n7.23.1.  Giga Lite  ................................ ................................ ................................ ................................ ...................  29 \n7.23.2.  2.5G Lite  ................................ ................................ ................................ ................................ ...................  29 \n7.24.  GREEN ETHERNET (1000M/100M BPS MODE ONLY) ................................ ................................ .............................  29 \n7.24.1.  Cable Length Power Saving ................................ ................................ ................................ .......................  29 \n7.25.  CROSSOVER DETECTION AND AUTO-CORRECTION  ................................ ................................ ...............................  30 \n7.26.  POLARITY CORRECTION  ................................ ................................ ................................ ................................ ...... 30 \n7.27.  RX HIGH PRIORITY INTERRUPT  ................................ ................................ ................................ ............................  30 \n8. SWITCHING REGULATOR (RTL8125BGS ONLY)  ................................ ................................ .............................  31 \n9. POWER SEQUENCE  ................................ ................................ ................................ ................................ ...............  32 \n9.1. POWER SEQUENCE PARAMETERS  ................................ ................................ ................................ .........................  32 \n10. CHARACTERISTICS ................................ ................................ ................................ ................................ ...............  33 \n10.1.  ABSOLUTE MAXIMUM RATINGS  ................................ ................................ ................................ ..........................  33 \n10.2.  RECOMMENDED OPERATING CONDITIONS  ................................ ................................ ................................ ............  33 \n10.3.  ELECTROSTATIC DISCHARGE PERFORMANCE  ................................ ................................ ................................ ....... 33 \n10.4.  CRYSTAL REQUIREMENTS  ................................ ................................ ................................ ................................ ... 34 \n10.5.  OSCILLATOR REQUIREMENTS  ................................ ................................ ................................ ..............................  35 \n10.6.  ENVIRONMENTAL CHARACTERISTICS  ................................ ................................ ................................ ...................  35 \n10.7.  DC CHARACTERISTICS  ................................ ................................ ................................ ................................ ........  36 \n10.8.  REFLOW PROFILE RECOMMENDATIONS  ................................ ................................ ................................ ................  36 \n10.9.  AC CHARACTERISTICS  ................................ ................................ ................................ ................................ ........  37 \n10.9.1.  Serial EEPROM Interface Timi ng ................................ ................................ ................................ ..............  37 \n10.10.  PCI  EXPRESS BUS PARAMETERS  ................................ ................................ ................................ .....................  38 \n10.10.1.  Differential Transmitter Parameters  ................................ ................................ ................................ ..........  38 \n10.10.2.  Differential Receiver Parameters  ................................ ................................ ................................ ...............  39 \n10.10.3.  REFCLK Parameters  ................................ ................................ ................................ ................................  39 \n10.10.4.  Auxiliary Signal Timing Paramete rs ................................ ................................ ................................ ..........  43 \n10.11.  THERMAL CHARACTERISTICS  ................................ ................................ ................................ ..........................  44 \n11. MECHANICAL DIMENSION S ................................ ................................ ................................ ...............................  45 \n11.1. MECHANICAL DIMENSIONS NOTES  ................................ ................................ ................................ ......................  45 \n12. ORDERING INFORMATION  ................................ ................................ ................................ ................................ . 46 \n \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  vi Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nList of Tables  \nTABLE 1.   POWER MANAGEMENT /ISOLATION  ................................ ................................ ................................ .........................  7 \nTABLE 2.   PCI  EXPRESS INTERFACE  ................................ ................................ ................................ ................................ ....... 7 \nTABLE 3.   TRANSCEIVER INTERFACE  ................................ ................................ ................................ ................................ ...... 8 \nTABLE 4.   CLOCK  ................................ ................................ ................................ ................................ ................................ .. 8 \nTABLE 5.   REGULATOR AND REFERENCE  ................................ ................................ ................................ ................................  9 \nTABLE 6.   EEPROM  ................................ ................................ ................................ ................................ ..............................  9 \nTABLE 7.   SPI FLASH  ................................ ................................ ................................ ................................ ...........................  10 \nTABLE 8.   LED S ................................ ................................ ................................ ................................ ................................ .. 10 \nTABLE 9.   POWER AND GROUND  ................................ ................................ ................................ ................................ ..........  11 \nTABLE 10.  GPIO  ................................ ................................ ................................ ................................ ................................ . 11 \nTABLE 11.  OTHER PINS ................................ ................................ ................................ ................................ ........................  11 \nTABLE 12.  CUSTOMIZED LED S ................................ ................................ ................................ ................................ ............  13 \nTABLE 13.  LED  FEATURE CONTROL ................................ ................................ ................................ ................................ ..... 13 \nTABLE 14.  FIXED LED  MODE ................................ ................................ ................................ ................................ ..............  13 \nTABLE 15.  LED  FEATURE CONTROL -2 ................................ ................................ ................................ ................................ . 13 \nTABLE 16.  LED  OPTION 1 & OPTION 2 SETTINGS  ................................ ................................ ................................ ..................  14 \nTABLE 17.  LED  LOW POWER MODE ................................ ................................ ................................ ................................ ..... 15 \nTABLE 18.  LED  BLINKING FREQUENCY CONTROL  ................................ ................................ ................................ ................  16 \nTABLE 19.  EEPROM  INTERFACE  ................................ ................................ ................................ ................................ .........  19 \nTABLE 20.  SPI FLASH INTERFACE  ................................ ................................ ................................ ................................ ........  20 \nTABLE 21.  L1.1  AND L1.2  PCI E PORT CIRCUIT ON/OFF ................................ ................................ ................................ ........  29 \nTABLE 22.  POWER SEQUENCE PARAMETERS  ................................ ................................ ................................ .........................  32 \nTABLE 23.  ABSOLUTE MAXIMUM RATINGS  ................................ ................................ ................................ ..........................  33 \nTABLE 24.  RECOMMENDED OPERATING CONDITIONS  ................................ ................................ ................................ ............  33 \nTABLE 25.  ELECTROSTATIC DISCHARGE PERFORMANCE  ................................ ................................ ................................ ....... 33 \nTABLE 26.  CRYSTAL REQUIREMENTS  ................................ ................................ ................................ ................................ ... 34 \nTABLE 27.  OSCILLATOR REQUIREMENTS  ................................ ................................ ................................ ..............................  35 \nTABLE 28.  ENVIRON MENTAL CHARACTERISTICS  ................................ ................................ ................................ ...................  35 \nTABLE 29.  DC CHARACTERISTICS  ................................ ................................ ................................ ................................ ........  36 \nTABLE 30.  REFLOW PROFILE RECOMMENDATIONS  ................................ ................................ ................................ ................  36 \nTABLE 31.  EEPROM  ACCESS TIMING PARAMETERS  ................................ ................................ ................................ .............  37 \nTABLE 32.  DIFFERENTIAL TRANSMITTER PARAMETERS  ................................ ................................ ................................ .........  38 \nTABLE 33.  DIFFERENTIAL RECEIVER PARAMETERS  ................................ ................................ ................................ ...............  39 \nTABLE 34.  REFCLK  PARAMETERS ................................ ................................ ................................ ................................ ....... 39 \nTABLE 35.  AUXILIARY SIGNAL TIMING PARAMETERS  ................................ ................................ ................................ ...........  43 \nTABLE 36.  THERMAL CHARACTERISTICS  ................................ ................................ ................................ ..............................  44 \nTABLE 37.  PCB  INFORMATION  ................................ ................................ ................................ ................................ .............  44 \nTABLE 38.  MECHANI CAL DIMENSIONS NOTES  ................................ ................................ ................................ ......................  45 \nTABLE 39.  ORDERING INFORMATION  ................................ ................................ ................................ ................................ .... 46 \n \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  vii Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nList of Figures  \nFIGURE 1.   FUNCTION BLOCK DIAGRAM  ................................ ................................ ................................ ................................ . 4 \nFIGURE 2.   RTL8125BG  PIN ASSIGNMENTS  ................................ ................................ ................................ ...........................  5 \nFIGURE 3.   RTL8125BGS  PIN ASSIGNMENTS  ................................ ................................ ................................ .........................  6 \nFIGURE 4.   LED  BLINKING FREQUENCY EXAMPLE  ................................ ................................ ................................ ................  16 \nFIGURE 5.   MDI  SWAP  ................................ ................................ ................................ ................................ .......................  27 \nFIGURE 6.   POWER SEQUENCE  ................................ ................................ ................................ ................................ ..............  32 \nFIGURE 7.   PHASE  NOISE ................................ ................................ ................................ ................................ ......................  35 \nFIGURE 8.   SERIAL EEPROM  INTERFACE TIMING  ................................ ................................ ................................ .................  37 \nFIGURE 9.   SINGLE -ENDED MEASUREMENT POINTS FOR ABSOLUTE CROSS POINT AND SWING  ................................ ...............  41 \nFIGURE 10.  SINGLE -ENDED MEASUREMENT POINTS FOR DELTA CROSS POINT  ................................ ................................ ....... 41 \nFIGURE 11.  SINGLE -ENDED MEASUREMENT POINTS FOR RISE AND FALL TIME MATCHING  ................................ .....................  41 \nFIGURE 12.  DIFFERENTIAL MEASUREMENT POINTS FOR DUTY CYCLE AND PERIOD  ................................ ................................  42 \nFIGURE 13.  DIFFERENTIAL MEASUREMENT POINTS FOR RISE AND FALL TIME ................................ ................................ ........  42 \nFIGURE 14.  DIFFERENTIAL MEASUREMENT POINTS FOR RINGBACK  ................................ ................................ .......................  42 \nFIGURE 15.  REFERENCE CLOCK SYSTEM MEASUREMENT POINT AND LOADING  ................................ ................................ ...... 43 \nFIGURE 16.  AUXILIARY SIGNAL TIMING  ................................ ................................ ................................ ...............................  43 \n \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  1 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n1. General Description  \nThe Realtek RTL 8125BG /RTL 8125BG S 10/100/1000 M/2.5G Ethernet controller combine s a four-speed \nIEEE 802.3 compatible  Media Access Controller (MAC) with a four-speed Ethernet transceiver, PCI \nExpress bus controller, and embedded memory. With state -of-the-art DSP technology and mix ed-mode \nsignal technology, the RTL 8125BG /RTL 8125BG S offers high -speed transmission over CAT  5e UTP \ncable or CAT  3 UTP (10Mbps only) cable. Functions such as Crossover Detection and Auto -Correction, \npolarity correction, adaptive equalization, cross -talk can cellation, echo cancellation, timing recovery, and \nerror correction are implemented to provide robust transmission and reception capability at high speeds.  \nThe RTL 8125BG S provides a built -in switching regulator.  \n \nThe RTL 8125BG /RTL 8125BG S support s the PCI E xpress 2.1 bus interface for host communications \nwith power management , and is compatible  with the IEEE  802.3u specification for 10/100Mbps Ethernet , \nthe IEEE 802.3ab specification for 1000Mbps Ethernet  and the IEEE 802.3bz specification for 2500Mbps \nEther net. It supports an auxiliary power auto -detect function and will auto -configure related bits of the \nPCI power management registers in PCI configuration space.  \n \nAdvanced Configuration Power management Interface (ACPI) —power management for modern \noperating systems that are capable of Operating System -directed Power Management (OSPM) —is \nsupported to achieve the most efficient power management possible. PCI MSI (Message Signaled \nInterrupt) and MSI -X are also supported.  \n \nIn addition to the ACPI feature, remote wake-up (including AMD Magic Packet and Microsoft Wake -Up \nFrame) is supported in both ACPI and APM (Advanced Power Management) environments. To support \nWOL from a deep power down state (e.g., D3cold, i.e., main power is off and only auxiliary exists), the \nauxiliary power source must be able to provide the needed power for the RTL 8125BG /RTL 8125BG S. To \nfurther reduce power consumption, the RTL 8125BG /RTL 8125BG S also supports PCIe L1  substate L1.1  \nand L1.2 . \n \nThe RTL 8125BG /RTL 8125BG S supports ‘RealWoW!’ technolo gy that enables remote wake -up of a \nsleeping PC through the Internet. This feature allows PCs to reduce power consumption by remaining in \nlow power sleeping state until needed.  \nNote: The ‘RealWoW!’ service requires registration on first time use.  \n \nThe RTL 8125BG /RTL 8125BG S supports Protocol offload. It offloads some of the most common \nprotocols to NIC hardware in order to prevent spurious Wake -Up and further reduce power consumption. \nThe RTL 8125BG /RTL 8125BG S can offload ARP (IPv4) and NS (IPv6) protocols whi le in the D3 power \nsaving state.  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  2 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nThe RTL 8125BG /RTL 8125BG S supports the ECMA (European Computer Manufacturers Association) \nproxy for  sleeping hosts standard. The standard specifies maintenance of network connectivity and \npresence via proxies in order to ex tend the sleep duration of higher -powered hosts. It handles some \nnetwork tasks on behalf of the host, allowing the host to remain in sleep mode for longer periods. \nRequired and optional behavior of an operating proxy includes generating reply packets, igno ring packets , \nand waking the host.  \n \nThe RTL 8125BG /RTL 8125BG S supports IEEE 1588, IEEE 1588 -2008, and IEEE 802.1AS, also known \nas Precision Time Protocol (PTP). IEEE 802.1AS is part of the Ethernet AVB (Audio Video Bridging) \nstandard. PTP provides micro -second level accuracy time synchronization among multiple Ethernet \ndevices. The RTL 8125BG /RTL 8125BG S implements hardware support for these standards. The \nRTL 8125BG /RTL 8125BG S supports IEEE 802.1Qav, also part of the Ethernet AVB standard. IEEE \n802.1Qav is a f orwarding and queuing mechanism enhancement. It provides guarantees for time -sensitive \n(i.e., bounded latency and delivery variation), loss -sensitive real -time audio video (AV) data traffic \ntransmissions.  \n \nThe RTL 8125BG /RTL 8125BG S supports IEEE 802.3az -2010, also known as Energy Efficient Ethernet \n(EEE). IEEE 802.3az -2010  operates with the IEEE 802.3 Media Access Control (MAC) Sublayer to \nsupport operation in Low Power Idle mode. When the Ethernet network is in low link utilization, EEE \nallows  systems on bo th sides of the link to save power.  \n \nThe RTL 8125BG /RTL 8125BG S is compatible  with Microsoft NDIS5, NDIS6  (IPv4, IPv6, TCP, UDP) \nChecksum and Segmentation Task -offload (Large send and Giant send) features, and supports \nIEEE  802.1P Layer 2 priority encoding a nd IEEE  802.1Q Virtual bridged Local Area Network (VLAN)  \nand IEEE 802.1ad Double VLAN . The above features contribute to lowering CPU utilization, especially \nbenefiting performance when in operation on a network server.  \n \nThe RTL 8125BG /RTL 8125BG S supports Re ceive -Side Scaling (RSS) to hash incoming TCP \nconnections and load -balance received data processing across multiple CPUs. RSS improves the number \nof transactions per second and number of connections per second, for increased network throughput.  \n \nThe m aximu m supported jumbo frame length of the RTL 8125BG /RTL 8125BG S is 1638 4 bytes . \n \nThe device features inter -connect PCI Express technology. PCI Express is a high -bandwidth, \nlow-pin-count, serial, interconnect technology that offers significant improvements in pe rformance over \nconventional PCI and also maintains software compatibility with existing PCI infrastructure.  \n \nThe RTL 8125BG /RTL 8125BG S is suitable for multiple market segments and emerging applications, \nsuch as desktop, mobile, workstation, server, communic ations platforms, and embedded applications.  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  3 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n2. Features  \nHardware  \n\uf06e Integrated 10M BASE -Te and \n100/1000M/2.5G BASE -T 802.3 compatible  \ntransceiver  \n\uf06e Supports 2.5G Lite (1G data rate)  mode  \n\uf06e Auto -Negotiation with Extended Next Page \ncapability  (XNP)  \n\uf06e Compatible with N BASE -TTM Alliance \nPHY Specification  \n\uf06e Supports PCI Express 2.1 \n\uf06e Supports pair swap/polarity/skew correction  \n\uf06e Configurable MDI port ordering (MDI swap) \nfor easy PCB layout  \n\uf06e Crossover Detection & Auto -Correction  \n\uf06e Supports 1 -Lane 2.5 /5Gbps PCI Express \nBus \n\uf06e Embedded OTP memory  can replace \nexternal EEPROM   \n\uf06e Supports hardware ECC (Error Correction \nCode) function  \n\uf06e Supports hardware CRC (Cyclic \nRedundancy Check) function  \n\uf06e Transmit/Receive on -chip buffer support  \n\uf06e Supports PCI MSI (Message Signaled \nInterrupt) and MSI -X \n\uf06e Supports  25MHz Crystal /  External  \nOscillator  \uf06e Built -in switching regulator  \n(RTL 8125BG S only)  \n\uf06e Generate reference clock from Crystal  \n\uf06e Supports power down/link down power \nsaving/PHY disable mode  \n\uf06e LAN disable with GP IO pin  \n\uf06e Customized LEDs  \n\uf06e Controllable LED Blinking Frequ ency and \nDuty Cycle  \n\uf06e Self-Loopback diagnostic capability  \n\uf06e Thermal management  \n\uf06e 48-pin QFN ‘Green’ package  \n\uf06e Serial EEPROM  \n\uf06e Supports 32Mbytes External Serial \nPeripheral Interface (SPI) Flash  \n\uf06e Supports ECMA -393 ProxZzzy Standard for \nsleeping hosts  \n\uf06e Supports LTR (Late ncy Tolerance \nReporting)  \n\uf06e Wake -On-LAN and ‘RealWoW!’ \nTechnology (remote wake -up) support  \n\uf06e Supports 32-set 128 -byte Wake -Up Frame \npattern exact matching  \n\uf06e Supports Microsoft WP I (Wake Packet \nIndication ) \n\uf06e Supports PCIe L1  substate L1.1and L1.2  \n\uf06e Supports Rx High Pr iority Interrupt  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  4 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nIEEE  \n\uf06e Compatible  with IEEE  802.3, IEEE  802.3u, \nIEEE  802.3ab  \n\uf06e Supports IEEE 1588v1, IEEE  1588v2, IEEE  \n802.1AS time synchronization   \n\uf06e Supports  IEEE  802.1 Qav credit -based \nshaper algorithm  \n\uf06e Supports IEEE 802.1P Layer 2 Priority \nEncoding  \n\uf06e Supports I EEE 802.1Q VLAN tagging  \n\uf06e Supports IEEE 802.1ad Double VLAN  \n\uf06e Supports IEEE 802.3az  (Energy Efficient \nEthernet)  \n\uf06e Supports IEEE 802.3bz  (2.5GBase -T) \n\uf06e Supports Full Duplex flow control \n(IEEE  802.3x)  Software Offload  \n\uf06e Microsoft NDIS5, NDIS6 Checksum \nOffload (IPv4, I Pv6, TCP, UDP) and \nSegmentation Task -offload (Large send v1 \nand Large send v2) support  \n\uf06e Supports jumbo frame to 16K bytes  \n\uf06e Supports quad core Receive -Side Scaling \n(RSS)  \n\uf06e Support s Protocol Offload  (ARP & N S) \nRealtek Dragon Software  \n\uf06e Smart Auto Adjust Bandwidth Control  \n\uf06e Visual User Friendly UI  \n\uf06e Visual Network Usage Statistics  \n\uf06e Optimized Default Setting for Game, \nBrowser, and Streaming Modes  \n\uf06e User Customized Priority Control  \n \n \n3. System Applications  \n\uf06e PCI Express  10/100/1000 /2500 M Ethernet on Motherboard, Notebook, or Emb edded system s. \n \n \n  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  4 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n4. Function Block Diagram  \nPower-On\nReset\nPower eFuseMCU\nIMEM DMEM\n16 bit BUSI/O \nControl\nTXDMAPower\nManagement\nRXDMAPCI ExpressEthernet\nTransceiverGeneral Control/Status\nRegisters\nPacket\nbufferTXMAC\nRXMACLED \nControlEEPROM\nLinkLED\nTrafficLED\nWAKE#\nPCIe Bus\nGen2 ×1MDI(X)3.3V\n0.95V\n \nFigure 1.   Function Block Diagram  \n  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  5 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n5. Pin Assignments  \n5.1. RTL 8125BG  Pin Assignment s \nRTL8125 BG\nLLLLLLL\nGXXXV\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13 25262728293031323334353637\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n121110987654321 PERSTB\nHSOP\nHSON\nISOLATEB\nDVDD 33\nREFCLK _NREFCLK _PHSIP\nHSIN\nLANWAKEBCLKREQBDVDD 33\nLED2 / EEDO /SPIS0NC\nNCGPI\nLED1 / EESK /SPISCK\nSPICSBDVDD 09\nCKXTAL 2\nCKXTAL 1\nAVDD 09AVDD 33\nMDIP 0MDIN 0MDIP 1MDIN 1\nAVDD 09MDIP 2MDIN 2AVDD 09MDIP 3MDIN 3\nAVDD 33RSETEECS /SCL\nLED0/EEDI /SPISI /SDAEEPROM _SEL/PPS_PIN\nEVDD 09\nGND\nDVDD 09\nDVDD 09\nNCLED3\nAVDD 33\nEVDD 33\nPOW _EXT_SWRAVDD 33_XTAL\n \nFigure 2.   RTL8125BG Pin A ssignments  \n \n5.2. RTL 8125BG  Package Identification  \nGreen package is indicated by the ‘G’ in GXXX V (Figure 2). The letter in the ‘V’ location indicates the \nIC version; a blank is used for version A . \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  6 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n5.3. RTL 8125BG S Pin Assignment s \n24\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13 25262728293031323334353637\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n121110987654321 PERSTB\nHSOP\nHSON\nISOLATEB\nDVDD 33\nREFCLK _NREFCLK _PHSIP\nHSIN\nLANWAKEBCLKREQBDVDD 33\nLED2 / EEDO /SPIS0VDDREG\nREG_OUTGPI\nLED1 / EESK /SPISCK\nSPICSBDVDD 09\nCKXTAL 2\nCKXTAL 1\nAVDD 09AVDD 33\nMDIP 0MDIN 0MDIP 1MDIN 1\nAVDD 09MDIP 2MDIN 2AVDD 09MDIP 3MDIN 3\nAVDD 33RSETEECS /SCL\nLED0/EEDI /SPISI /SDAEEPROM _SEL/PPS_PIN\nEVDD 09\nGND\nDVDD 09\nDVDD 09\nVDDREGLED3\nAVDD 33\nEVDD 33\nENSWREGAVDD 33_XTAL\nRTL8125 BGS\nLLLLLLL\nGXXXV\n \nFigure 3.   RTL8125BGS Pin Assignments  \n \n5.4. RTL 8125BG S Package Identification  \nGreen package is indicated by the ‘G’ in GXXXV ( Figure 3). The letter in the ‘V’ location indicates the \nIC version; a bl ank is used for version A.  \n  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  7 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n6. Pin Descriptions  \nThe signal type codes below are used in the following tables:  \nI: Input  S/T/S:  Sustained Tri -State  \nO: Output  O/D:  Open Drain  \nT/S: Tri-State Bi-Directional Input/Output Pin  P: Power  \n \n6.1. Power Management/Isolatio n \nTable 1.   Power Management/Isolation  \nSymbol  Type  Pin No  Description  \nLANW AKEB  I/O/D  2 Power Management Event: (Open drain, active low ). \nUsed to reactivate the PCI Express slot ’s main power rails and reference clocks.  \nFor Strappin g (internal floating, need external pull up)  \nFor normal function, this pin must be external ly pulled up with a 1K~4.7K ohm \nresistor.  \nIf this pin i s pulled low during power on reset, the RTL8125 BG/RTL8125BGS  will \nenter into test mode . \nISOLA TEB  I 1 Isolate Pin: (Active Low ). \nUsed to isolate the RTL8125BG /RTL 8125BG S from the PCI Express bus. The \nRTL8125BG /RTL 8125BG S will not drive its PCI Express outputs (excluding \nLANW AKEB) and will not sample its PCI Express input as long as the Isolate pin \nis asserted. The  isolate pin will follow the system state S0 to high, and S3/S4 to \nlow. \nNote  1: Power on  reset after 0.95V  core logic ready => min: 21ms  \nNote  2: Test mode is used only by Realtek . \n \n6.2. PCI Express Interface  \nTable 2.   PCI Express Inte rface  \nSymbol  Type  Pin No  Description  \nREFCLK_P  I 44 PCI Express Differential Reference Clock Source: 100MHz ± 300ppm.  REFCLK_N  I 45 \nHSOP  O 38 PCI Express Transmit Differential Pair.  HSON  O 39 \nHSIP  I 41 PCI Express Receive Differential Pair.  HSIN  I 42 \nPERSTB  I 36 PCI Express Reset Signal: (Active Low ). \nWhen the PERSTB is asserted at power -on state, the RTL8125BG /RTL 8125BG S \nreturns to a pre -defined reset state and is ready for initialization and configuration \nafter the de -assertion of the PERSTB.  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  8 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nSymbol  Type  Pin No  Description  \nCLKREQB  I /O/D  48 Reference Clock Request Signal (Open Drain ; Active Low ). \nThis signal is used by the RTL8125BG /RTL 8125BG S to request starting of the \nPCI Express reference clock.  \nThe signal is also used by the L1.2 mechanism . In this case, CLKREQB can be \nasserted by either the system or RTL8125BG /RTL 8125BG S to initiate a L1 exit.  \n \n6.3. Transceiver Interface  \nTable 3.   Transceiver Interface  \nSymbol  Type  Pin No  Description  \nMDIP0  IO 13 In MDI mode, this is the first pair in 2.5G BASE -T, 1000B ASE -T, i.e., the \nBI_DA+/ - pair, and is the transmit pair in 10BASE -Te and 100BASE -TX. \nIn MDI crossover mode, this pair acts as the BI_DB+/ - pair, and is the receive pair \nin 10BASE -Te and 100BASE -TX. \nIf MDI swap is set, this pair is BI_D D+/- in MDI mode and  is BI_D C+/- in MDI \ncrossover mode.  MDIN0  IO 14 \nMDIP1  IO 17 In MDI mode, this is the second pair in 2.5G BASE -T, 1000BASE -T, i.e., the \nBI_DB+/ - pair, and is the receive pair in 10BASE -Te and 100BASE -TX. \nIn MDI crossover mode, this pair acts as the BI_DA +/- pair, and is the transmit \npair in 10BASE -Te and 100BASE -TX. \nIf MDI swap is set, this pair is BI_D C+/- in MDI mode and is BI_D D+/- in MDI \ncrossover mode.  MDIN1  IO 18 \nMDIP2  IO 20 In MDI mode, this is the third pair in 2.5G BASE -T, 1000 BASE -T, i.e., th e \nBI_DC+/ - pair. \nIn MDI crossover mode, this pair acts as the BI_DD+/ - pair. \nIf MDI swap is set, this pair is BI_D B+/- in MDI mode and is BI_D A+/- in MDI \ncrossover mode.  MDIN2  IO 21 \nMDIP3  IO 23 In MDI mode, this is the fourth pair in 2.5G BASE -T, 1000BA SE-T, i.e., the \nBI_DD+/ - pair. \nIn MDI crossover mode, this pair acts as the BI_DC+/ - pair. \nIf MDI swap is set, this pair is BI_D A+/- in MDI mode and is BI_D B+/- in MDI \ncrossover mode.  MDIN3  IO 24 \nNote: BI_DA+/ -, BI_DB+/ -, BI_DC+/ -, BI_DD+/ - means the lo gical wire -pairs as described in the IEEE 802.3 standard.  \nThe MDI swap register option should be set in accordance with the ICM/XFMR pin definition.  \n \n6.4. Clock  \nTable 4.   Clock  \nSymbol  Type  Pin No  Description  \nCKXTAL1  I 10 Input of 25MH z Clock Reference.  \nIf a 25MHz oscillator is used, connect CKXTAL1 pin to the oscillator ’s output.  \nCKXTAL2  O 9 Output of 25MHz Clock Reference  \nKeep this pin floating if an external 25MHz oscillator drives the CKXTAL1 pin.  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  9 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n6.5. Regulator and Reference  \nTable 5.   Regulator and Reference  \nSymbol  Type  Pin No  Description  \nREG_OUT  O 7 For RTL 8125BG S. \nBuilt -in Switching Regulator 0.95V  Output . \nVDDREG  P 4,5 For RTL 8125BG S. \nDigital 3.3V Power Supply for built-in Switching Regulator . \nRSET  I 12 Reference (External resistor  reference) . \n \n6.6. EEPROM  \nTable 6.   EEPROM  \nSymbol  Type  Pin No  Description  \nEESK  I/O 27 Serial Data Clock.  \nFor Strapping (internal floating, need external pull up)  \nFor normal function, this pin must be externa lly pulled up with a  4.7K ohm resistor.  \nIf this pin is p ulled low during power on reset, the RTL8125 BG/RTL8125BGS  will \nenter into test mode . \nNote: This is a share -pin with LED1/SPISCK.  \nEEDI/SDA  O/I 30 EEDI: Output to serial data input pin of  EEPROM.  \nSDA: Data interface for TWSI EEPROM.  \nRefer to the reference schematic for strapping pin information.  \nAll strapping pins are power -on latch pins.  \nTWSI EEPROM: Power On Latch V alue High V oltage  \n3-wire EEPROM: Power On Latch V alue Low Voltage  \nNote: This is a share -pin with LED 0/SPISI.  \nEEDO  I 25 Input from Serial Data Output Pin of EEPROM.  \nNote: This is a share -pin with LED2/SPISO.  \nEECS /SCL  O 31 EECS: EEPROM Chip Select.  \nSCL: Clock interface for TWSI EEPROM.  \nEEPROM_SEL  I 32 EEPROM 93C46/93C56/93C66 Selection.  \nRefer to the reference schematic for strapping pin information.  \nAll strapping pins are power -on latch pins.  \n93C46:  Power On Latch V alue Low Voltage  \n93C56/93C66: Po wer On Latch V alue High V oltage  \nNote: This is a share -pin with PPS_PIN . \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  10 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n6.7. SPI (Serial Peripheral  Interface) Flash  \nTable  7.   SPI Flash  \nSymbol  Type  Pin No  Description  \nSPICS B O 26 SPI Flash Chip Select.  \nSPISCK I/O 27 SPI Flash Serial Data Clock.  \nFor Strapping  (internal floating, need external pull up)  \nFor normal function, this  pin must be external ly pulled up with a 4.7K ohm \nresistor.  \nIf this pin is p ulled low during power on reset, the \nRTL8125 BG/RTL8125BGS  will e nter into test mode . \nNote: This is a share -pin with LED1/ EESK . \nSPISI  O 30 Serial Data Input.  \nNote: This is a share -pin with LED 0/EEDI/SDA . \nSPIS O I 25 Serial Data Output.  \nNote: This is a share -pin with LED2/ EEDO . \n \n6.8. LED s \nTable 8.   LED s \nSymbol  Type  Pin No  Description  \nLED0  O 30 LED Pin.  \nNote: This is a share -pin with EEDI /SPISI/SDA . \nLED1  I/O 27 LED Pin.  \nFor Strapping (internal floating, need external pull up)  \nFor normal function, this pin must be externally pulled up with a 4 .7K ohm \nresistor.  \nIf this pin is p ulled low during power on reset, the RTL8125 BG/RTL8125BGS  will \nenter into test mode . \nNote : This is a share -pin with EESK/SPISCK . \nLED2  O 25 LED Pin.  \nNote: This is a share -pin with EEDO/SPISO . \nLED3  O 35 LED Pin.  \nNote: See section 7.2, page 13 for more details.  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  11 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n6.9. Power and Ground  \nTable  9.   Power and Ground  \nSymbol  Type  Pin No  Description  \nDVDD 09 P 47,28,8  Digital Core  Power 0.95V  Supply.  \nDVDD33  P 46,29  Digital Power  3.3V Supply.  \nA VDD 09 P 22,16 ,11 Analog Core Power 0.95V  Supply.  \nA VDD33  P 15,19,33  Analog Power 3 .3V Supply.  \nEVDD33  P 43 PCIe Power 3.3V Supply.  \nA VDD33_XTAL  P 34 Analog Power 3.3V Supply for XTAL.  \nEVDD09  P 37 PCIe Core Power 0.95V  Supply.  \nGND  P 40 Ground.  \nGND  P 49 Ground (Exposed Pad (E -Pad) is Analog and Digital Ground).  \nNote: Refer to the late st schematic circuit for correct configuration.  \n \n6.10. GPIO \nTable 10.  GPIO \nSymbol  Type  Pin No  Description  \nGPI I /O 3 General Purpose Input  / Output  Pin. \n1. Power Saving Feature : Output pin  \n2. Link OK Feature: Output pin  \n3. PHY Disable mode ( active low): Input pin  \n4. LAN  Disable mode ( active low): Input Pin  \n \n6.11. Other Pins \nTable 11.  Other  Pins \nSymbol  Type  Pin No  Description  \nPOW_EXT_SWR  O 6 For RTL 8125BG . \nEnable external switch regulator to generate 0.95V power . \n1: Enable  \n0: Disable  \nENSWREG  I 6 For RTL 8125BG S. \nEnable built-in switch regulator to generate 0.95V power.  \n1: Enable  \n0: Disable  \nPPS_PIN  IO 32 Pulse Per Second pin.  \nPPS clock output / PPS as input reference clock.  \nNote: This is a share -pin with EEPROM_SEL . \nNC - 4,5,7  For RTL 8125BG . \nNot Connected Pin.  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  12 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7. Functional Description  \n7.1. PCI Express Bus Interface  \nThe RTL 8125BG /RTL 8125BG S is compatible with PCI Express Base Specification Revision 2.1, and \nruns at a 5GHz signaling rate with X1 link width, i.e., one transmi t and one receive differential pair. The \nRTL 8125BG /RTL 8125BG S supports four types of PCI Express messages: interrupt messages, error \nmessages, power management messages, and hot -plug messages. To ease PCB layout constraints, PCI \nExpress lane polarity rever sal is supported.  \n7.1.1.  PCI Express Transmitter  \nThe RTL 8125BG /RTL 8125BG S’s PCI Express block receives digital data from the Ethernet interface \nand performs data scrambling with Linear Feedback Shift Register (LFSR) and 8B/10B coding \ntechnology into 10 -bit code g roups. Data scrambling is used to reduce the possibility of electrical \nresonance on the link, and 8B/10B coding technology is used to benefit embedded clocking, error \ndetection, and DC balance by adding an overhead to the system through the addition of two extra bits. \nThe data code groups are passed through its serializer for packet framing. The generated 5Gbps serial data \nis transmitted onto the PCB trace to its upstream de vice via a differential driver.  \n7.1.2.  PCI Express Receiver  \nThe RTL 8125BG /RTL 8125BG S’s PCI Express block receives 5Gbps serial data from its upstream device \nto generate parallel data. The receiver’s PLL circuits are re -synchronized to maintain bit and symbol lock. \nThrough 8B/10B decoding technology and data de -scrambling, the original digital da ta is recovered and \npassed to the RTL 8125BG /RTL 8125BG S’s internal Ethernet MAC to be transmitted onto the Ethernet \nmedia.  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  13 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.2. Customizable LED Configuration  \nThe RTL 8125BG /RTL 8125BG S supports customizable LED operation modes via control registers. An \nindividua l control register of each LED and a global feature control register are provided to support your \nown LED signals, which are describe d in Table 12 & Table 13. \nTable 12.  Customized LEDs  \nLEDSEL  LINK  ACT/Full  High/Low Active \nControl   Link 10M  Link 1 00M Link 10 00M Link 2500M \nLED 0  LED0 -Bit 0  LED0 -Bit 1  LED0 -Bit 3  LED0 -Bit 5  LED0 -Bit 9 LED0 -Bit 12 \nLED 1  LED1 -Bit 0  LED1 -Bit 1 LED1 -Bit 3 LED1 -Bit 5  LED 1-Bit 9 LED1 -Bit 12 \nLED 2  LED2 -Bit 0 LED2 -Bit 1 LED2 -Bit 3 LED2 -Bit 5  LED2 -Bit 9 LED2 -Bit 12 \nLED 3  LED3 -Bit 0  LED3 -Bit 1  LED3 -Bit 3  LED3 -Bit 5  LED3 -Bit 9  LED3 -Bit 12 \n \nTable 13.  LED Feature Control  \nFeature Control  LED0 -Bit 12 LED 1-Bit 12 LED2 -Bit 12 LED3 -Bit 12 LED Option Table  \n0 LED0 Low \nActive  LED1 Low \nActive  LED2 Low \nActive  LED3 Low \nActive  Indicates Option 1  of \nTable 16 is selected  \n1 LED0 High \nActive  LED1 High \nActive  LED2 High \nActive  LED3 High \nActive  Indicates Option 2  of \nTable 16 is selected  \nThe RTL 8125BG /RTL 8125BG S supports two special modes: LED OFF Mode and Fixed LED Mode. In \nLED OFF Mode all LED pin s output become floating (power saving). The Fixed LED Mode is shown in  \nTable 14. \nTable 14.  Fixed LED Mode  \nLED0  LED1  LED2  \nACT  LINK  Full Duplex + \nCollision  \nTransmit  LINK  Receive  \n \nThe normal mode is set as  shown in  Table 15 and Table 16. \nTable 15.  LED Feature Control -2 \nLED Pin  ACT=0  ACT=1  \nLINK=0  Floating  All Speed ACT  \nLINK>0  Selected Speed LINK  Option 1 (see Selected Speed LINK+ Selected Speed ACT ) \nOption 2 (see Selected Speed LINK+ All Speed ACT ) \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  14 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nTable 16.  LED Option 1 & Option 2 Settings  \nLink Bit  Active \nBit Description  \n10 100 1000  2500   Link  Option 1 LED Activity  Option 2 LED \nActivity  \n0 0 0 0 0 LED Off  \n0 0 0 0 1 - Act 10+Act 100+Act 1000+ \nAct 2500 Act 10+Act 100+Act 1000+ \nAct 2500 \n0 0 0 1 0 Link 2500 - - \n0 0 0 1 1 Link 2500 Act 2500 Act 10+Act 100+Act 1000+\nAct 2500 \n0 0 1 0 0 Link 1000 - - \n0 0 1 0 1 Link 1000 Act 1000 Act 10+Act 100+Act 1000+\nAct 2500 \n0 0 1 1 0 Link 1000+Link 2500 - - \n0 0 1 1 1 Link 1000+Link 2500 Act 1000+Act 2500 Act 10+Act 100+Act 1000+\nAct 2500 \n0 1 0 0 0 Link 100 - - \n0 1 0 0 1 Link 100 Act 100 Act 10+Act 100+Act 1000+\nAct 2500 \n0 1 0 1 0 Link 100+Link 2500 - - \n0 1 0 1 1 Link 100+Link 2500 Act 100+Act 2500 Act 10+Act 100+Act 1000+\nAct 2500 \n0 1 1 0 0 Link 100+Link 1000 - - \n0 1 1 0 1 Link 100+Link 1000 Act 100+Act 1000 Act 10+Act 100+Act 1000+\nAct 2500 \n0 1 1 1 0 Link 100+Link 1000+ \nLink 2500 - - \n0 1 1 1 1 Link 100+Link 1000+ \nLink 2500 Act 100+Act 1000+Act 2500 Act 10+Act 100+Act 1000+\nAct 2500 \n1 0 0 0 0 Link 10 - - \n1 0 0 0 1 Link 10 Act 10 Act 10+Act 100+Act1000+\nAct 2500 \n1 0 0 1 0 Link 10+Link 2500 - - \n1 0 0 1 1 Link 10+Link 2500 Act 10+ Act 2500 Act 10+Act 100+Act 1000+\nAct 2500 \n1 0 1 0 0 Link 10+Link 1000 - - \n1 0 1 0 1 Link 10+Link 1000 Act 10+Act 1000 Act 10+Act 100+Act 1000+\nAct 2500 \n1 0 1 1 0 Link 10+Link 1000+ \nLink 2500 - - \n1 0 1 1 1 Link 10+Link 1000+ \nLink 2500 Act 10+Act 1000+Act 2500 Act 10+Act 100+Act 1000+\nAct 2500 \n1 1 0 0 0 Link 10+Link 100 - - \n1 1 0 0 1 Link 10+Link 100 Act 10+Act 100 Act 10+Act 100+Act 1000+\nAct 2500 \n1 1 0 1 0 Link 10+Link 100+Lin\nk2500 - - \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  15 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nLink Bit  Active \nBit Description  \n10 100 1000  2500   Link  Option 1 LED Activity  Option 2 LED \nActivity  \n1 1 0 1 1 Link 10+Link 100+ \nLink 2500 Act 10+Act 100+Act 2500 Act 10+Act 100+Act 1000+\nAct 2500 \n1 1 1 0 0 Link 10+Link 100+ \nLink 1000 - - \n1 1 1 0 1 Link 10+Link 100+ \nLink 1000 Act 10+Act 100+Act 1000 Act 10+Act 100+Act 1000+\nAct 2500 \n1 1 1 1 0 Link 10+Link 100+ \nLink 1000+Link 2500 - - \n1 1 1 1 1 Link 10+Link 100+ \nLink 1000+Link 2500 Act 10+Act 100+Act 1000+ \nAct 2500 Act 10+Act 100+Act 1000+\nAct 2500 \n Note:  \nAct 10 = LED blinking when Ethernet packets transmitted/received at 10Mbps.  \nAct 100 = LED blinking when Ethernet packets transmitted/received at 100Mbps.  \nAct 1000 = LED b linking when Ethernet packets transmitted/received at 1000Mbps.  \nAct 2500 = LED blinking when Ethernet packets transmitted/received at 2500 Mbps.  \nLink 10 = LED li t when Ethernet connection established at 10Mbps.  \nLink 100 = LED li t when Ethernet connection estab lished at 100Mbps.  \nLink 1000 = LED lit when Ethernet connection established at 1000Mbps.  \nLink 2500 = LED lit when Ethernet connection established at 2500 Mbps.  \n \nAll LEDs  supports low power mode in pr eboot or system  sleep status . Table 17 descri bes this feature.  \nTable 17.  LED Low Power Mode  \nled_lp _en_x If non -preboot and in D3 status:  \n1: Led_x ’s behavior  follow s Table 16 \n0: Default status , LED Off  \nled_preboot_en _x If preboot and in D3 status:  \n1: Led_x ’s behavior follow s Table 16 \n0: Default status , LED Off  \nFor more detailed configuration of the Customizable LED, refer to the LED App N ote. \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  16 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.2.1.  LED Blinking Frequency Control  \nThe RTL 8125BG /RTL 8125BG S supports LED blinking frequency control  to set user’s LED blinking \nfrequency and duty cycle (see Table 18). If the b_freq[1:0] set as 0x2 and the  b_duty_cycle [1:0] set as \n0x3, the LED blinking fre quency is 80ms and the duty cycle is 75%. The LED State is shown in Figure 4. \nTable 18.  LED Blinking Frequency Control  \nBit RW Description  \nb_freq [1:0]  RW LED Blinking Frequency . \n0: 240ms  \n1: 160ms (Default)  \n2: 80ms  \n3: Link Speed Dependent  \nb_duty_cycle [1:0]  RW LED Blinking Duty Cycle . \n0: 12.5%  \n1: 25%  \n2: 50% (Default)  \n3: 75%  \n \n80 msDuty Cycle: 75% \n80 ms 80 msLED StateLED OFF\nLED ON\nNote: Assume the LED is in low active.\n \nFigure 4.   LED Blinking Frequency Example  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  17 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.3. PHY Transceiver  \n7.3.1.  PHY  Transmitter  \nXGMII  (2500 Mbps ) Mode  \nThe RTL 8125BG /RTL 8125BG S’s PCS layer receives data bytes from the MAC through the XGMII  \ninterface and performs LDPC encoding to enhance error correction performance. After LDPC framing, \neach 4 bits are grouped to a PAM16 symbol though gray code mapping scheme . These code groups are \npassed through a waveform -shaping filter to minimize EMI effect, and are transmitted onto the 4 -pair \nCAT .5e cable at 200Mbaud/s through a D/A converter.  \nGMII  (1000Mbps ) Mode  \nThe RTL 8125BG /RTL 8125BG S’s PCS layer receives data bytes from the MAC through the GMII \ninterface and performs the generation of continuous code -groups through 4D -PAM5 coding technology. \nThese code groups are passed through a waveform -shaping filter to minimize EMI effect s, and are \ntransmitted onto the 4 -pair CAT5 cable at 125M baud/s through a D/A converter.  \nMII (100Mbps) Mode  \nThe transmitted 4 -bit nibbles (TXD[3:0]) from the MAC, clocked at 25MHz (TXC), are converted into \n5B symbol code through 4B/5B coding technology, then th rough scrambling and serializing, are \nconverted to 125M Hz NRZ and NRZI signals. After that, the NRZI signals are passed to the MLT3 \nencoder, then to the D/A converter and transmitted onto the media.  \nMII (10Mbps) Mode  \nThe transmitted 4 -bit nibbles (TXD[3:0] ) from the MAC, clocked at 2.5MHz (TXC), are serialized into \n10Mbps serial data. The 10Mbps serial data is converted into a Manchester -encoded data stream and is \ntransmitted onto the media by the D/A converter.  \n \n7.3.2.  PHY Receiver  \nXGMII ( 2500 Mbps ) Mode  \nReceived  bits from the media are first pass ed through the on -chip sophisticated hybrid circuit to eliminate  \nthe transmitted signal interference from the input signal for effective reduction of near -end echo. The \nreceived signal is processed with state -of-the-art te chnology, such as adaptive equalization, BLW \n(Baseline Wander) correction, cross -talk cancellation, echo cancellation, timing recovery, error \ncorrection, RFI cancellation, deskew, and PAM 16 decoding. Each 2048 -bit-wide data is passed through a \nLDPC decoder  and is sent to the XGMII  interface. The Rx MAC retrieves the packet data and sends it to \nthe Rx Buffer Manager . \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  18 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nGMII (1000Mbps) Mode  \nInput signals from the media pass through the sophisticated on -chip hybrid circuit to separate  the \ntransmitted signal from  the input signal for effective reduction of near -end echo. Afterwards, the received \nsignal is processed with state -of-the-art technology, e.g., adaptive equalization, BLW (Baseline Wander) \ncorrection, cross -talk cancellation, echo cancellation, timing rec overy, error correction, and 4D -PAM5 \ndecoding. The 8 -bit-wide data is recovered and is sent to the GMII interface at a clock speed of 125MHz. \nThe RX MAC retrieves the packet data from the receive MII/GMII interface and sends it to the RX \nBuffer Manager.  \nMII (100Mbps) Mode  \nThe MLT3 signal is processed with an ADC, equalizer, BLW (Baseline Wander) correction, timing \nrecovery, MLT3 and NRZI decoder, descrambler, 4B/5B decoder, and is then presented to the MII \ninterface in 4 -bit-wide nibbles at a clock speed of  25MHz.  \nMII (10Mbps) Mode  \nThe received differential signal is converted into a Manchester -encoded stream first. Next, the stream is \nprocessed with a Manchester decoder and is de -serialized into 4 -bit-wide nibbles. The 4 -bit nibbles are \npresented to the MII  interface at a clock speed of 2.5MHz.  \n \n7.3.3.  Link Down Power Saving Mode  \nThe RTL 8125BG /RTL 8125BG S implement s link-down power saving ; greatly cutting power \nconsumption when the network cable is disconnected. The RTL 8125BG /RTL 8125BG S automatically \nenters link dow n power saving mode 3 seconds after the cable is disconnected from it. Once it enters link \ndown power saving mode, it transmits normal link pulses on its TX pins and continues to monitor the RX \npins to detect incoming signals. After it detects an incoming signal, it wakes up from link down power \nsaving mode and operates in normal mode according to the result of the connection.  \n \n7.3.4.  Next Page  \nIf 1000 BASE -T mode is advertised, three additional Next Pages  (1000 BASE -T Message Page, \nUnformatted Page 1, and Unformatt ed Page 2)  are automatically exchanged between the two link \npartners. Users can set PHY MMD7. 0x10 .15 to 1 to manually exchange extra Next Pages via \nMMD 7.0x16  and MMD7. 0x19  as defined in IEEE  802.3  standard . \nTo advertise 2.5G BASE -T capability, both link par tners, sharing the same link medium, should engage in \nXNP  (Extended Next Page) exchange. N BASE -T OUI tagged page exchange would be further needed if \nNBASE -T capability is to be advertised.  Users can set PHY MMD7.0 x0.13 to 1 to manually exchange \nextra Exten ded Next Pages via MMD 7.0x16  ~MMD 7.0x1B  as defined in the IEEE  802.3 standard . \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  19 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.4. EEPROM Interface  \nBoth 3-wire and TWSI EEPROM interfaces are supported. The 3-wire interface utilizes  a \n93C46/93C56 /93C66, which  is a 1K -bit/2K-bit/4K -bit, respectively,  EEPROM . The EEPROM interface \npermits the RTL 8125BG /RTL 8125BG S to read from, and write data to, an external serial EEPROM \ndevice.  \nValues in the internal eMemory OTP  or external EEPROM allow default fields in PCI configuration \nspace and I/O space to be overridden f ollowing a power -on or software EEPROM auto -load command. \nThe RTL 8125BG /RTL 8125BG S will auto -load values from the eMemory OTP or EEPROM. If the \nEEPROM is not present and eMemory OTP  auto-load is bypassed, the RTL 8125BG /RTL 8125BG S \ninitialization uses defaul t values for the appropriate Configuration and Operational Registers. Software \ncan read and write to the EEPROM using bit -bang accesses via the 9346CR Register, or using PCI VPD \n(Vital Product Data). The EEPROM 3-wire interface consists of EESK, EECS, EEDO , and EEDI. The \nTWSI interface shares SCL/SDA with EECS/EEDI.  \nThe correct EEPROM (i.e., 93C46 /93C56/93C66 ) must be used in order to ensure proper LAN function.  \nTable 19.  EEPROM Interface  \nEEPROM  Description  \nEECS /SCL 93C46 /93C56 /93C 66 Chip Select.  \nEESK  EEPROM Serial Data Clock.  \nEEDI /SDA  Output to Serial Data Input Pin of EEPROM.  \nEEDO  Output Data Bus.  \n \n  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  20 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.5. SPI (Serial Peripheral Interface) Flash  \nThe RTL 8125BG /RTL 8125BG S supports the attachment of 32MB (maximum) external Serial Perip heral \nInterface (SPI) Flash. The SPI flash provides 32MB bytes of serial reprogrammable flash memory.  \nSPI Flash is enabled by the RTL 8125BG /RTL 8125BG S through the Chip Select pin, and accessed via a \n3-wire interface consisting of Serial Data Input (SI), Se rial Data Output (SO), and Serial Clock (SCK). \nThe SPI flash utilizes an 8 -bit instruction register. All instructions, addresses, and data are transferred \nwith the MSB first and start with a high -to-low transition.  \nCompared to a parallel bus interface, the  Serial Peripheral Interface provides simpler wiring and much \nless interaction (crosstalk) among the conductors in the cable. This minimizes the number of conductors, \npins, and the IC package size, reducing the cost of making, assembling, and testing the e lectronics.  \nTable  20.  SPI Flash Interface  \nSPI Flash  Description  \nSPISO Input Data Bus . \nSPISI Output Data Bus . \nSPISK  SPI Flash Serial Data Clock . \nSPICSB SPI Flash Chip Select . \n \n7.6. Power Management  \nThe RTL 8125BG /RTL 8125BG S is compat ible with ACPI (Rev 1.0, 1.0b, 2.0 , 3.0 ), PCI Power \nManagement (Rev 1.1), PCI Express Active State Power Management (ASPM), and Network Device \nClass Power Management Reference Specification (V1.0a), such as to support an Operating \nSystem -directed Power Man agement (OSPM) environment.  \nThe RTL 8125BG /RTL 8125BG S can monitor the network for a Wake -Up Frame  or a Magic Packet, and \nnotify the system via a PCI Express Power Management Event (PME) Message, or the LANWAKEB pin \nwhen such a packet or event occurs. The sy stem can then be restored to a normal  state to p rocess \nincoming jobs.  \nWhen the RTL 8125BG /RTL 8125BG S is in power down mode (D1 ~D3):  \n\uf0b7 The RX state machine is stopped. The RTL8125BG /RTL 8125BG S monitors the network for Wake -Up \nevents such as a Magic Packet and Wake -Up Frame in order to wake up the system. When in power \ndown mode, the RTL8125BG /RTL 8125BG S will not reflect the status of any incoming packets in the \nISR register and will not receive any packets into the RX on-chip buffer  \n\uf0b7 The on -chip buffer status an d packets that have already been received into the RX on-chip buffer \nbefore entering power down mode are held by the RTL8125BG /RTL 8125BG S \n\uf0b7 Transmission is stopped. PCI Express transactions are stopped. The TX on-chip buffer is held  \n\uf0b7 After being restored to D 0 state, the RTL8125BG /RTL 8125BG S transmits data that was not moved \ninto the TX on-chip buffer during power down mode. Packets that were not transmitted completely \nlast time are re -transmitted  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  21 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nThe D3 cold_support_PME bit (bit15, PMC register) and the Aux_I_ b2:0 bits (bit8:6, PMC register) in PCI \nconfiguration space depend on the existence of Aux power.  If aux. power is absent, the above 4 bits are \nall 0 in binary . \nExample:  \nIf EEPROM D3c_support_PME = 1:  \n\uf0b7 If aux. power exists, then PMC in PCI config space is t he same as EEPROM PMC  \n(if EEPROM PMC = C3 FF, then PCI PMC = C3 FF)  \n\uf0b7 If aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the \nabove 4 bits are all 0’s (if EEPROM PMC = C 3 FF, then PCI PMC = 03 7E) \nIn the above case, if wake up support is desired when main power is off, it is suggested that the EEPROM \nPMC be set to C 3 FF (Realtek EEPROM default value).  \n \nIf EEPROM D3c_support_PME = 0:  \n\uf0b7 If aux. power exists, then PMC in PCI config space is the same as EEPROM PMC  \n(if EEPROM PMC = C3 7F, then PCI PMC = C3 7F)  \n\uf0b7 If aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the \nabove 4 bits are all 0’s (if EEPROM PMC = C 3 7F, then PCI PMC = 03 7E) \nIn the above case, if wakeup support is not desired when main pow er is off, it is suggested that the \nEEPROM PMC be set to 0 3 7E. \n \nMagic Packet Wake -Up occurs only when the following conditions are met:  \n\uf0b7 The destination address of the received Magic Packet is acceptable to the RTL8125BG /RTL 8125BG S, \ne.g., a broadcast, mult icast, or unicast packet addressed to the current RTL8125BG /RTL 8125BG S \n\uf0b7 The received Magic Pack et does not contain a CRC error  \n\uf0b7 The RTL8125BG /RTL 8125BG S driver has set up the needed register s (automatically set) , and the \ncorresponding Wake -Up method (message  or LANWAKEB) can be asse rted in the current power state  \n\uf0b7 The Magic Packet pattern matches, i.e., 6 * FFh + 16 * DID (Destination ID) in any part of a valid \nEthernet packet  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  22 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nA Wake -Up Frame event occurs only when the following conditions are met:  \n\uf0b7 The destin ation address of the received Wake -Up Frame is acceptable to the \nRTL8125BG /RTL 8125BG S, e.g., a broadcast, multicast, or unicast address to the current \nRTL8125BG /RTL 8125BG S \n\uf0b7 The received Wake -Up Frame does not contain a CRC error  \n\uf0b7 The RTL8125BG /RTL 8125BG S driver has set up the needed register s (automatically set)  \n\uf0b7 The 16 -bit CRC* of the received Wake -Up Frame matches the 16 -bit CRC of the sample Wake -Up \nFrame pattern given by the local machine ’s OS. Or, the RTL8125BG /RTL8125BG S is configured to \nallow direct pac ket wakeup, e.g., a broadcast, multi cast, or unicast network packet  \n\uf0b7 The 128 bytes* of the received Wake -Up Frame exactly  matches the 128 bytes of the sample \nWake -Up Frame pattern given by the local machine ’s OS  \nNote  1: 16 -bit CRC: The RTL8125BG /RTL 8125BG S supports  32-set 16 -bit CRC Wake -Up frames \n(covering 128 mask bytes from offset 0 to 127 of any incoming network packet).  CRC16 polynomial = x16 \n+ x12 + x5 + 1. \nNote  2: 128-byte Wake -Up Frame: The RTL8125BG /RTL 8125BG S supports 32-set 128-byte Wake -Up \nframe s. If enable d, the 16 -bit CRC Wake -Up match  will be disabled.  \n \nThe corresponding Wake -Up method (message  or LANWAKEB) is asserted only when the following \nconditions are met:  \n\uf0b7 The PME_En bit (bit8, PMCSR) in PCI Configuration Space is set to 1  \n\uf0b7 The RTL8125BG /RTL8125BG S may assert the corresponding Wake -Up method (message or \nLANWAKEB) in the current power state or in isolation state, depending on the PME_Support \n(bit15~11) setting of the PMC regi ster in PCI Configuration Space  \n\uf0b7 A Magic Packet, LinkUp, or Wake -Up Frame has been received  \n\uf0b7 Writing a 1 to the PME_Status (bit15) of the PMCSR register in the PCI Configuration Space clears \nthis bit and causes the RTL8125BG /RTL 8125BG S to stop asserting the corresponding Wake -Up \nmethod (me ssage or LANWAKEB) (if enabled)  \nWhe n the RTL 8125BG /RTL 8125BG S is in power down mode, e.g., D1~D3, the IO,  and MEM accesses \nto the RTL 8125BG /RTL 8125BG S are disabled. After a PERSTB assertion, the device’s power state is \nrestored to D0 automatically if the original power state was D3 cold. The re is almost no hardware delay at \nthe device’s power state transition. When in ACPI mode, the device does not support PME (Power \nManagement Enable) from D0 (this is the Realtek default setting). The setting may be changed from the \nEEPROM  or eMemory OTP , if required.  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  23 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.7. Vital Product Data (VPD)  \nBit 31 of the Vital Product Data (VPD) capability structure in the RTL 8125BG /RTL 8125BG S’s PCI \nConfiguration Space  is used to issue VPD read/write commands and is also a flag used to indicate \nwhether the transfer of data  between the VPD data register and the 93C46 /93C56/93C 66 has completed or \nnot. \nWrite VPD register: (write data to the 93C46 /93C56/93C66 ): \nSet the flag bit to 1 at the same time the VPD address is written to write VPD data to EEPROM. When \nthe flag bit is re set to 0 by the RTL 8125BG /RTL 8125BG S, the VPD data (4 bytes per VPD access) has \nbeen transferred from the VPD data register to EEPROM.  \nRead VPD register: (read data from the 93C46 /93C56/93C66 ): \nReset the flag bit to 0 at the same time the VPD address is wr itten to retrieve VPD data from EEPROM. \nWhen the flag bit is set to 1 by the RTL 8125BG /RTL 8125BG S, the VPD data (4 bytes per VPD access) \nhas been transferred from EEPROM to the VPD data register.  \nNote 1: Refer to the PCI 2.3 Specifications for further info rmation.  \nNote 2: The VPD address must be a DWORD -aligned address as defined in the PCI 2.3 Specifications. \nVPD data is always consecutive 4 -byte data starting from the VPD address specified.  \nNote 3: Realtek reserves offset 60h to 7Fh in EEPROM mainly for V PD data to be stored.  \nNote 4: The VPD function of the RTL8125BG /RTL 8125BG S is designed to be able to access the full \nrange of the 93C46 /93C56/93C 66 EEPROM.  \n \n7.8. Receive -Side Scaling (RSS)  \nThe RTL 8125BG /RTL 8125BG S is compatible  with the Network Driver Interface  Specification  (NDIS) \n6.0 Receive -Side Scaling  (RSS) technology for the Microsoft Windows family of operating systems. RSS \nallows packet receive -processing from a network adapter to be balanced across the number of available \ncomputer processors , increasing  performance  on multi -CPU platform s. \n7.8.1.  Receive -Side Scaling (RSS) I nitialization  \nDuring RSS initialization, the Windows operating system will inform the RTL 8125BG /RTL 8125BG S \nthat it should  store the following parameters: hash function, hash type, hash bits, indirection table, \nBaseCPUNumber , and the secret hash key.  \nHash Function  \nThe default hash function is the Toeplitz hash function.  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  24 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nHash T ype \nThe hash types indicate  which field of the packet  needs to be hashed to get the hash result. There are \nseveral combi nations of these fields, mainly, TCP/IPv4, IPv4, TCP/IPv6, IP v6, and IPv6 extension \nheaders.  \n\uf0b7 TCP/IPv4 requires hash calculations over the IPv4 source address, the IPv4 destination address, the \nsource TCP por t and the destination TCP port  \n\uf0b7 IPv4 requires hash  calculations over the IPv4 source address an d the IPv4 destination address  \n\uf0b7 TCP/IPv6 requires hash calculations over the IPv6 source address, the IPv6 destination address, the \nsource TCP por t and the destination TCP port  \n\uf0b7 IPv6 requires hash calculations ove r the IPv6 source address and the IPv6 destination address  \n(Note:  The RTL8125BG /RTL 8125BG S does not support  the IPv6 extension header hash type in RSS .) \nHash Bits \nHash bits are used to index the hash result into the indirection table . \nIndirection Table  \nThe Indirection Table stores values that are added to the BaseCPUNumber to enable RSS interrupts to be \nrestricted from some CPUs . The OS will update the Indirection Table to rebalance the load.  \nBaseCPUNumber  \nThe lowest number CPU to use for RSS. BaseCPUNumber  is added to the result of the indirection table \nlookup . \nSecret Hash Key  \nThe key used in the Toeplitz function. For different hash types, the key size is different . \n \n7.8.2.  Protocol Offload  \nProtocol offload is a task offload support ed by Microsoft Windows 7. It maintains a network presence for \na sleeping higher power host. Protocol offload prevents spurious Wake -Up and further reduces power \nconsumption. It maintains connectivity while hosts are asleep, including re ceiving  requests from other \nnodes on the network, ignoring packets, generating packets while in the sleep state (e.g., the Ethernet  \nController will generate ARP responses if the same MAC and IPv4 address are provided in the \nconfiguration data ), and intelligently waking up host systems.  The RTL 8125BG /RTL 8125BG S supports \nthe ECMA  (European Computer Manufacturers Association) specification  including  proxy configuration \nand manageme nt, IPv4 ARP, IPv6 NDP, and Wake -Up packets.  The RTL 8125BG /RTL 8125BG S also \nsupports option al ECMA  items such as QoS tagged packet s and duplicate address detection.  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  25 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.8.3.  RSS Operation  \nAfter the parameters are set, the RTL 8125BG /RTL 8125BG S will start hash calculation s on each \nincoming packet  and forward each packet  to its correct queue according to the hash result. If the incoming \npacket i s not in the hash type, it will be forwarded to the primary queue. The hash result plus the \nBaseCPUNumber will be indexed into the indirection table to get the correct CPU number. The \nRTL 8125BG /RTL 8125BG S uses three methods  to inform the system of incoming  packets: inline \ninterrupt, MSI, and MSIX. Periodically  the OS will update the indirection table to rebalance the load \nacross the CPUs.  \n7.8.4.  Improve d RSS  \nImproved RSS allows a packet with specific requirements to be assigned to the specific CPU. \nInitialization of Improved RSS is the same as traditional RSS, except that the Indirection Table is updated \nby the RTL 8125BG /RTL 8125BG S rather than the OS.  \nTraditional RSS averages incoming  packets to different CPUs, meaning the probability of any CPU \nprocessing the pack et is equal. With 4 CPUs, each incoming packet has a 75% chance to be forwarded to  \nan incorrect CPU. This results in re -transmission of packets to the correct destination CPU, causing \nwasted utilization of CPUs. The Improved RSS transmits  packets to the sp ecific CPU directly, which \nimproves CPU efficiency.  \n \n7.9. Precision Time Protocol (PTP)  \nThe Precision Time Protocol (PTP) is a series of IEEE 1588v1, IEEE 1588v2, and IEEE 802.1AS . These \nstandards specify the protocol and procedures to provide high -level time s ynchronization on Ethernet \ndevices for time sensitive applications, such as audio and video. The RTL 8125BG /RTL 8125BG S \nsupports the standards by providing the following hardware features.  \n\uf0b7 Supports all versions of PTP standards: 1588, 1588 -2008, and 802.1AS  \n\uf0b7 Layer2, UDP/IPv4, and UDP/IPv6 PTPv2 Ethernet packets supported  \n\uf0b7 Detection and time stamping of PTP packets on both TX and RX sides with resolution of 8ns  \n\uf0b7 Offset and frequency adjustable PTP clock  \n\uf0b7 One-step timestamp insertion on PTP event packets and timest amp update offload on PTP general \npackets  \n\uf0b7 Generation of Pulse Per Second (PPS) signal  \n\uf0b7 Hardware Time maintain Offload feature  \nFor more detailed configuration of the PTP functions, refer to the PTP App N ote. \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  26 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.10. IEEE 802.1Qav  \n802.1Qav is part of the Ethernet AV B (Audio Video Bridging) standard. It enhances the forwarding and \nqueuing mechanism to meet the requirements of time -sensitiv e Audio/Video Streams. The \nRTL 8125BG /RTL 8125BG S implements the credit -based shaper algorithm on all TX queues. User can \nmake bandwi dth reservation on each TX queue. The hardware will control the queuing and transmitting \nto make sure the outgoing traffic matches the bandwidth reservation.  \n \n7.11. Double VLAN  (Double Virtual Bridged Local Area \nNetwork)  \nThe RTL 8125BG /RTL 8125BG S supports a mode where all received and sent packets have one VLAN \ntag or two VLAN tags. When a packet carries two VLAN headers, the first header is referred to as an \nouter VLAN and the second header as an inner VLAN. The RTL 8125BG /RTL 8125BG S supports tag ging \nand de -tagging of both the outer and the inner VLAN tags. The expanded VLAN space allows the service \nprovider to provide certain services, such as Internet access on specific VLANs for specific customers, \nand yet still allows the service provider to provide other types  of services for their other customers on \nother VLANs.  \n \n7.12. Energy Efficient Ethernet (EEE)  \nThe RTL 8125BG /RTL 8125BG S supports IEEE  802.3az -2010 , also known as Energy Efficient Ethernet \n(EEE) , at 10Mb ps, 100Mb ps, 500M bps, and 1000Mb ps and IEEE 802.3bz -2016 EEE at 2.5G BASE -T. It \nprovides a protocol to coordinate transitions to /from a lower power consumption level (Low Power Idle \nmode) based on link utilization . When no packet s are being transmitted, the system goes to Low Power \nIdle mode  to save power. Once pack ets need to be transmit ted, the system returns to normal mode , and \ndoes this without changing the link status and witho ut dropping /corrupting frames . \nTo save power, w hen the system is in Low Power Idle mode most of the circuits  are disabled , however, \nthe transition time to /from Low Power Idle mode  is kept small enough to be transparent to upper layer \nprotocols and applications.  \nEEE also specifies a negotiation method  to enable link partners to determine whether EEE is supported \nand to select the best set of  parameters common to both devices.  \nRefer to http://www.ieee802.org/3/az/index.html  for more details.  \n \n7.13. Radio Frequency Interference ( RFI) \nAmong the many possible causes of interference when connecting two PHYs, Radio Frequency \nInterference (RFI) is the mos t common. The RTL 8125BG /RTL 8125BG S is equipped with RFI \ncancellation ability. This allows the RTL 8125BG /RTL 8125BG S to maintain data transmission in noisy \nenvironments and makes it  immune to RFI strikes.  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  27 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.14. Fast Retrain (FR)  \nThe RTL 8125BG /RTL 8125BG S supports IEEE 802.3 Fast Retrain in 2.5G BASE -T. It provides a \nprotocol to quickly converge a Tx/Rx equalizer at both ends of the link when it is needed. If local Rx \nSNR is bad, or the link partner requests FR, FR is launched and it attempts to train the Tx/Rx equal izer \nbefore the link goes down.  \nThis protocol can reduce link up/link down wait time and provide  better upper layer protocols and \napplications.  This protocol is especially useful when the RTL 8125BG /RTL 8125BG S is used in noisy \nenvironments or a when short time RFI happens to strike the link.  \nThe RTL 8125BG /RTL 8125BG S supports CISCO Negotiated Fast Retrain, which aims for the same \ntarget as IEEE FR but extends some timing specifications to allow b etter weak link recovery.  \n \n7.15. Thermal Detect  \nWhen the RTL 8125BG /RTL 8125BG S operates  in 2.5G and 2.5G Lite mode, a built -in smart thermal \nmanagement c an sense the temperature of the IC, regardless of the surrounding environment temperature. \nTo prevent damage, the RTL 8125BG /RTL 8125BG S will depend on the current link speed to  mask 2.5G \nor 2.5G Lite capability , and will notify the system when an over temperature event occurs . With the aid of \nthis thermal detect mechanism, the RTL 8125BG /RTL 8125BG S can provide  smart power management. \nThe goal of smart power management is to give a balance between power consumption and Ethernet \ntransceiver performance. This feature is especially useful when the RTL 8125BG /RTL 8125BG S is \ndeployed in thermally constrained environments.  \n \n7.16. MDI SWAP  \nDifferent ICM (Integrated Combo Magnetics) might have opp osite phy side s to the cable side definition. \nTo accommodate this, the RTL 8125BG /RTL 8125BG S supports MDI swap to prevent PCB trace routing \nfrom crossing.  \nPHYMDI0\nMDI1\nMDI2\nMDI3ICM PHYMDI3\nMDI2\nMDI1\nMDI0ICMReg \nOption\n \nFigure 5.   MDI SWAP  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  28 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.17. PHY Disable Mode  \nThe RTL 8125BG /RTL 8125BG S can power down the PHY  using board -level control signal s.  \n \n7.18. LAN Disable Mode  \nThe RTL 8125BG /RTL 8125BG S supports ‘LAN Disable Mode’ that can use an external signal  to control \nwhether the NIC is enabled or disabled.  \n \n7.19. Latency Tolerance Reporting (LTR)  \nThe RTL 8125BG /RTL 8125BG S supports PCI e 3.0 LTR (Latency Tolerance Reporting).  \nThe LTR mechanism enab les Endpoints to report service latency requirements for Memory Reads/Writes . \nThe CPU utilizes  LTR to determine  transfer s from low power (C7) to high power (C0) mode.  See the \nPCIe 3.0 specification for details.  \n \n7.20. RealWoW! ’ (Wake -On-WAN) Technology  \nThe RTL 8125BG /RTL 8125BG S supports Realtek ‘RealWoW! ’ technology that allows the \nRTL 8125BG /RTL 8125BG S to send keep alive packets to the Wake Server when the PC is in \nsleeping mode. Realtek ‘RealWoW! ’ can pass w ake-up packets through a NAT (Network \nAddress Translatio n) device. This feature allows PCs to reduce power consumption by \nremaining in low power sleeping state until needed.  \nUsers can login into the Wake Server via the Internet to wake the selected sleeping PC. Registration of \nAccount information to the Wake S erver is required on first time use.  \n \n7.21. Wake Packet Indication (WP I) \nThe RTL 8125BG /RTL 8125BG S supports Microsoft Wake  Packet Indication (WPI) to provide Wake -Up \nFrame information to the OS, e.g., PatternID, OriginalPacketSize, SavedPacketSize, SavedPacketOff set, \netc. WPI helps prevent unwanted/unauthorized wake -up of a sleeping computer. Refer to the Microsoft \nWindows Hardware Certification Requirements for details.  \nNote: Wake Packet Indication (WPI) and Wake Packet Detection (WPD) are the same technology ter ms \ndefined by Microsoft, and  both terms mean  the NIC is required to capture at least the first 128 bytes of the \npacket causing the network wake and generate a status indication to the operating system.  \n \n\nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  29 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.22. L1.1 and L1. 2 \nThe RTL 8125BG /RTL 8125BG S supports PCIe L1 substate L1.1  and L1.2  power management features. \nL1+CLKREQ# stops (or provides) the REFCLK to a device by toggling the CLKREQB pin to enter L1. 1 \nand L1. 2 states (saving more power than L1+CLKREQ# only). Table 21 shows the PCIe Port Circuit \nOn/Off states.  \nTable 21.  L1.1 and L1. 2 PCIe  Port Circuit On/Off  \nState  PLL  Common Mode Keeper  RX/TX  \nL1 On On Off/Idle  \nL1+CLKREQ#  Off On Off/Idle  \nL1.1 Off On Off \nL1.2 Off Off Off \n \n7.23. Lite Mode  \n7.23.1.  Giga Lit e \nThe RTL 8125BG /RTL 8125BG S supports Giga Lite (500M) mode that allows two link partners that both \nsupport 1000 BASE -T and Giga Lite mode to transmit at 500Mbps data rate if only two pairs (AB pairs) \ncan be detected in the CAT.5 UTP cable. This feature is a Realtek proprietary feature and it conforms to \nthe 802.3az -2010  (EEE) specification.  \n7.23.2.  2.5G Lite  \nThe RTL 8125BG /RTL 8125BG S supports 2.5G Lite (1000M) mode that allows two link partners that \nboth support 2.5G BASE -T and 2.5G Lite mode to transmit at 1000Mbps d ata rate if only two pairs (AB \npairs) can be detected in the CAT.5 e UTP cable. This feature is a Realtek proprietary feature and it \nconforms to the 802.3az -2010 (EEE) specification.  \n \n7.24. Green Ethernet (1000M/100Mbps Mode Only)  \n7.24.1.  Cable Length Power Saving  \nIn 1000M/100Mbps  mode the RTL 8125BG /RTL 8125BG S provides dynamic detection of cable length \nand dynamic adjustment of power required for the detected cable length. This feature provides \nintermediate performance with minimum power consumption.  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  30 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n7.25. Crossover Detection and Auto -Correction  \nEthernet needs a crossover mechanism between both link partners to cross the transmit signal to the \nreceiver when the medium is twisted -pair cable. Crossover Detection & Auto -Correction Configuration \neliminate the need for crossover cab les between devices, such as two computers conn ected to each other \nwith a n Ethernet cable. The basic concept is to assume the initial default setting is MDI mode, and then \ncheck the link status. If no link is established after a certain time, change to MDI  Crossover mode and \nrepeat the process until a link is established. An 11 -bit pseudo -random timer is applied to decide the mode \nchange time interval .  \nCrossover Detection & Auto -Correction is not a part of the Auto -Negotiation process, but it utilizes the \nprocess to exchange the MDI/MDI Crossover configuration. If the RTL 8125BG /RTL 8125BG S is \nconfigured to only operate in 100 BASE -TX or only in 10BASE -Te mode, then Auto -Negotiation is \ndisabled only if the Crossover Detection & Auto -Correction function is also  disabled. If Crossover \nDetection & Auto -Correction are enabled, then Auto -Negotiation is enabled and the \nRTL 8125BG /RTL 8125BG S advertises only 100 BASE -TX mode or 10BASE -Te mode. If the speed of \noperation is configured manually and Auto -Negotiation is still  enabled because the Crossover Detection \n& Auto -Correction function is enabled, then the duplex advertised is as follows:  \n1. If it is set to half duplex, then only half duplex is advertised.  \n2. If it is set to full duplex, then both full and half duplex ar e advertised.  \n \n7.26. Polarity Correction  \nThe RTL 8125BG /RTL 8125BG S automatically corrects polarity errors on the receive pairs in \n2.5G BASE -T, 1000 BASE -T and 10BASE -Te modes. In 100 BASE -TX mode polarity is irrelevant. In \n1000 BASE -T mode, receive polarity errors ar e automatically corrected based on the sequence of idle \nsymbols. Once the descrambler is locked, the polarity is also locked on all pairs. Users may manually do \npolarity correction via reg option if polarity is known beforehand. The polarity becomes unlock ed only \nwhen the receiver loses lock.  \nIn 10BASE -Te mode, polarity errors are corrected based on the detection of validly spaced link pulses. \nThe detection begins during the MDI crossover detection phase and locks when the 10BASE -Te link is \nup. The polarit y becomes unlocked when the link is down.  \n \n7.27. Rx High Priority Interrupt  \nThe RTL8125BG/RTL8125BGS  supports R x High Priority  Interrupt.  Rx High Priority Interrupt  allows \nspecial packets to be  responded to immediately. The R x High Priority Interrupt supports 12 8-set TCP or \nUDP ports. TCP and UDP share the 128 -set ports. The R x High Priority Interrupt also supports TCP \npackets with the Push or URG bit enabled.  As a result of this functio n, high priority packets have  a \nseparate Q ueue  and can be dealt first.  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  31 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n8. Switc hing Regulator (RTL 8125BG S Only)  \nThe RTL 8125BG S incorporates a state -of-the-art switching regulator that requires a well -designed PCB \nlayout in order to achieve good power efficiency , and lower the output voltage ripple and input overshoot. \nNote that the s witching regulator 0.95V  output pin (REG _OUT) must be connected only to DVDD09, \nAVDD09  and EVDD09 (do not provide this power source to other devices).  \nNote: Refer to the separate RTL 8125BG S layout guide for details.  \n \n  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  32 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n9. Power Sequence  \n9.1. Power Sequence  Paramet ers \n \n3.3V\n0.95V\n0Vt1\nt2t3 t1\nt2t3\nt4\n \nFigure 6.   Power Sequence  \n \n \nTable 22.  Power Sequence Parameters  \nSymbol  Description  Min Typical  Max  Unit  \nt1 3.3V  Rise Time  0.5 - 10 ms \nt2 SWR Enable Interval  (Note 2) - - ms \nt3 0.95V  Rise Time for RTL 8125BG  0.5 - 5 ms \n0.95V  Rise Time for \nRTL8125BG S - - 5 ms \nt4 On/Off Interval  50  - - ms \nNote 1: The output DC level tolerance is ± 5% of the target voltage therefore the loosest counting of t1 would be the rising \ntime req uired for power rail to output from 0V to 90% target voltage.  \n0.5ms < Rise Time < 10ms and monotonic ramp:  \nNo action to take.  \n0.1ms < Rise Time < 0.5 ms and monotonic ramp:  \nIf the rise time is between 0.1ms~0.5ms and the power supply is in monotonic ramp,  the customer MUST ensure that there \nis at least three times as much margin for inrush current to the RTL8125B G(S) so as to be safely under the system ’s power \nsupply OCP threshold.  \nFor example: Assume customer supply power rise time of the RTL8125BG(S) is 0.374ms . The system power supply OCP is \n9A. The inrush current of other devices is 5.64A . The inrush current to the RTL8125BG(S) must be less than 1.12A; \notherwise an unanticipated system OCP may be triggered. It can be expressed in the following formula:  Inrush current to \nthe RTL8125BG(S) < (System power supply OCP - inrush current of other devices) / 3  \nRise Time < 0.1 ms or non -monotonic ramp:  \nUnder this scenario, there is risk of an unanticipated ESD trigger event, which may cause permanent damage to th e \nRTL8125BG(S) . As well as an unanticipated ESD trigger event, the power supply source with rise time < 0.1ms or > \n100ms or non -monotonic ramp may possibly cause permanent damage to the RTL8125BG(S) . If there is any action that \ninvolves consecutive ON/OFF toggling of the power source, the design must make sure the OFF state of all power domain \nreach 0V , and the time period between the consecutive ON/OFF toggling action must be longer than 50ms.  \nNote 2: t2 should be well controlled by the RTL8125BG(S) . \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  33 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n10. Char acteristics  \n10.1. Absolute Maximum Ratings  \nWARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to \nthe device, or device reliability will be affected. All voltages are specified reference to GND unless \notherwise specified.  \nTable 23.  Absolute Maximum Ratings  \nSymbol  Description  Min Max  Unit  \nDVDD33, A V DD33, \nA VDD33_XTAL, \nEVDD33  Supply V oltage 3.3V  -0.3 3.63 V \nAVDD09, DVDD09, \nEVDD09  Supply V oltage 0.95V  -0.2 1.05 V \nN/A Storage Temperature  -55 +125  \uf0b0C \nNote: Refer to the most updated schematic circuit for correct configuration.  \n \n10.2. Recommended Operating Conditions  \nTable 24.  Recommended Operating Conditions  \nDescription  Supply Voltage  Min Typ Max  Unit  \nSupply V oltage  3.3 3.14 3.3 3.46 V \n0.95 0.92 0.95 0.98 V \nAmbient Operating Temperature T A - 0 - 70 \uf0b0C \nMaximum Junction Temperature  - - - 125 \uf0b0C \nNote: Refer to the most updated schematic circuit for correct configuration.  \n \n10.3. Electrostatic Discharge Performance  \nTable 25.  Electrostatic Discharge Performance  \nTest Item  Results  \nHBM ESD  All Pins: 〡3.5KV〡 \nMM ESD  All Pins: 〡100V〡 \nCDM ESD  All Pins: 〡200V〡 \nLatch Up  I/O Pin: 100mA  \nPower Pin: 1.5xVDD  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  34 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n10.4. Crystal Requirements  \nA 25MHz parallel resonant crystal can be used as the reference clock source to replace the 25MHz \nOscillator. The crystal must be c onnected to CKXTAL1 and CKXTAL2 pins. Shunt each crystal lead to \nground with a 27pF capacitor.  \nTable 26.  Crystal Requirements  \nSymbol  Description/Condition  Min Typ Max  Unit  \nFref Parallel Resonant Crystal Reference Frequency, \nFundam ental Mode, A T -Cut Type.  - 25 - MHz  \nFref Tolerance  \n( Note  1) Parallel Resonant Crystal Frequency Tolerance, \nFundamental Mode, A T -Cut Type. T a=0\uf0b0C~70\uf0b0C. -50 - +50 ppm \nFref Duty Cycle  Reference Clock Input Duty Cycle.  40 - 60 % \nESR Equivalent Series Resis tance.  - - 70 Ω \nVih_CKXTAL  Crystal Output High Level  1.4 - - V \nVil_CKXTAL  \n(Note 2)  Crystal Output Low Level  - - 0.4 V \nOperating \nTemperature \nRange  - -40 - 85 °C \nPackage (Note  3) - - SMD  - - \nNote  1: Fref Tolerance  +/- 50ppm including effects of aging of  the first year , external crystal capacitors, and PCB layout.  \nNote 2: Base d on XTAL  drive  level spec to choose  the appropriate  resistor  on CKXTAL2 pin to meet Vih and Vil \nrequirement.  \nNote  3: An SMD type crystal MUST be used for the RTL8125BG/RTL8125B GS. \n \n  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  35 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n10.5. Oscillator Requirements  \nTable 27.  Oscillator  Requirements  \nParameter  Condition  Min Typ Max  Unit  \nFrequency  - - 25 - MHz  \nFrequency Tolerance  (Note 1)  Ta=0°C~ 70°C -50 - 50 ppm \nDuty Cycle  - 40 - 60 % \nRMS  Jitter (Note 2)  10kHz~20M Hz - - 2 ps \nVih - 1.4 - - V \nVil - - - 0.4 V \nRise Time (10%~90%)  - - - 11 ns \nFall Time (10%~90%)  - - - 11 ns \nOperating Temperature Range  - -40 - 125 °C \nNote 1: Frequency Tolerance +/ - 50ppm including effects of aging of the first year , external crysta l capacitors, and PCB \nlayout.  \nNote 2: The phase noise of 25MHz clock input should be at least that as shown in Figure 7. \n \nFigure 7.   Phase  Noise  \n \n10.6. Environmental Characteristics  \nTable 28.  Environmental Characteristics  \nParameter  Range  Units  \nStorage Temperature  -55 ~ +125  \uf0b0C \nAmbient Operating Temperature  0 ~ 70 \uf0b0C \nMoisture Sensitivity Level (MSL)  Level 3  N/A \n\nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  36 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n10.7. DC Characteristics  \nTable 29.  DC Characteristics  \nSymbol  Parameter  Conditions  Min Typ Max  Units  \nAVDD33, \nDVDD33 , \nA VDD33_XTAL  \nEVDD33  3.3V Supply V oltage  - 3.14 3.3 3.46 V \nAVDD09, \nDVDD 09, \nEVDD09  0.95V  Supply V oltage  - 0.92 0.95 0.98 V \nV oh  Minimum High Level Output \nV oltage  3.3V domain  2.4 3.3 VDD33 + 0.3  V \nV ol Maximum Low Level Output \nV oltage  3.3V domain  -0.3 0 0.4 V \nVih Minimum High Level Input \nV oltage  3.3V domain  2.0 3.3 - V \nVil Maximum Low Level Input \nV oltage  3.3V domain  - 0 0.8 V \nIin Input Current  Vin=VDD33  \nor GND  0 - 0.5 µA \nIcc Maximum Operating Supply \nCurrent  (Note 2)  3.3V domain  - 88 100 mA 0.95V  domain  - 364 650 \nNote  1: Pins not mentioned above remain at 3.3V .  \nNote 2: The Maximum Operating Supply Current was measured under the specific conditions of 100 meter Cat5e, +5% of \nall power rails and 𝑇𝑎 = 85°C. This will help the PCB designer have a better understanding o f each power rail budget.  \n \n10.8. Reflow Profile Recommendations  \nTable 30.  Reflow Profile Recommendations  \nProfile Feature  Sn-Pb Eutectic Assembly  Pb-Free Assem bly \nMinimum Preheat Temperature (T smin) 100\uf0b0C 150\uf0b0C \nMaximum Preheat Temperature (T smax) 150\uf0b0C 200\uf0b0C \nPreheat Time (t S) from Tsmin to T smax 60~120 seconds  60~120 seconds  \nRamp -Up Rate (T L to T p) 3°C/second max.  3°C/second max.  \nLiquidus Temperature (T L) 183\uf0b0C 217\uf0b0C \nTime (t L) Maintained above T L 60~150 seconds  60~150 seconds  \nPeak Package Body Temperature (T p) 235\uf0b0C 260\uf0b0C \nTime  (tp)2 within 5°C of Peak T P 20 seconds  20 seconds  \nRamp -Down Rate (T p to T L) 6°C/second max.  6°C/second max.  \nTime 25°C to Peak Te mperature (T p) 6 minutes max.  8 minutes max.  \nNote 1: All temperatures refer to the topside of the package, measured on the package ’s body surface.  \nNote 2: Tolerance for Tp is defined as a supplier ’s minimum and a user ’s maximum.  \nNote 3: Reference document : IPC/JEDEC J -STD-020D.1.  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  37 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n10.9. AC Characteristics  \n10.9.1.  Serial EEPROM Interface Timing  \nRead Timing\nEESKEECS\nEEDI\nEEDOtcs\nHigh Impedance Dn D1 D0 01 1 0 An A2 A0 A1\n \n \nEESK\nEEDI\nEEDOWrite Timing\nEECS tcs\n1 1 0 An A0..\n.Dn..\n.D0\nHigh Impedance \ntwpBUSY\nREADY\n \n \nEESK\nEECS\nEEDItsk\ntskh tskl\ntcss\ntdis tdihtcshSynchronous Data Timig\n \nFigure 8.   Serial EEPROM Interface Timing  \n \nTable 31.  EEPROM Access Timing Parameters  \nSymbol  Parameter  Min Typ Max  Unit  \ntcs Minimum CS Low Time  4500  4600 4700 ns \ntcss CS Setup Time  494 504 514 ns \ntcsh CS Hold Time  - 0 - ns \ntskh SK High Time  494 504 514 ns \ntskl SK Low Time  494 504 514 ns \ntsk SK Clock Cycle Time  988 1008  1028  ns \ntdis DI Setup Time  494 504 514 ns \ntdih DI Hold Time  494 504 514 ns \ntwp Write Cycle Time  5.88 6 6.12 ms \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  38 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n10.10.  PCI Express Bus Parameters  \n10.10.1.  Differential Transmitter Parameters  \nTable 32.  Different ial Transmitter Parameters  \nSymbol  Parameter  Min Typ Max  Units  \nUI Unit Interval 399.88  400 400.12  ps \nVTX-DIFFp -p Differential Peak -to-Peak Output V oltage  0.800  - 1.05 V \nVTX-DE-RA TIO  De-Emphasized Differential Output V oltage (Ratio)  -3.0 -3.5 -4.0 dB \nTTX-EYE  Minimum TX Eye Width  0.75 - - UI \nTTX-EYE -MEDIAN - \nto-MAX -JITTER  Maximum Time between The Jitter Median and \nMaximum Deviation from The Median  - - 0.125 UI \nTTX-RISE, TTX-FALL D+/D - TX Output Rise/Fall Time  0.125  - - UI \nVTX-CM-ACp  RMS AC Peak Common Mo de Output V oltage  - - 20 mV \nVTX-CM-DCACTIVE - \nIDLEDELTA  Absolute Delta of DC Common Mode V oltage During \nL0 and Electrical Idle  0 - 100 mV \nVTX-CM-DCLINE - \nDELTA  Absolute Delta of DC Common Mode V oltage \nbetween D+ and D - 0 - 25 mV \nVTX-IDLE -DIFFp Electrical Idle Differential Peak Output V oltage  0 - 20 mV \nVTX-RCV -DETECT  The Amount of V oltage Change Allowed During \nReceiver Detection  - - 600 mV \nVTX-DC-CM The TX DC Common Mode V oltage  0 - 3.6 V \nITX-SHORT  TX Short Circuit Current Limit  - - 90 mA \nTTX-IDLE -MIN Minimum Time Spent in Electrical Idle  50 - - UI \nTTX-IDLE - SETTO -IDLE Maximum Time to Transition to A V alid Electrical Idle \nAfter Sending An Electrical Idle Ordered Set  - - 20 UI \nTTX-IDLE -TOTO - \nDIFF -DA TA Maximum Time to Transition to V alid TX \nSpecification s After Leaving An Electrical Idle \nCondition  - - 20 UI \nRL TX-DIFF Differential Return Loss  10 - - dB \nRL TX-CM Common Mode Return Loss  6 - - dB \nZTX-DIFF -DC DC Differential TX Impedance  80 100 120 Ω \nLTX-SKEW Lane -to-Lane Output Skew  - - 500+2 *UI ps \nCTX AC Coupling Capacitor  75 - 200 nF \nTcrosslink  Crosslink Random Timeout  0 - 1 ms \nNote 1: Refer to PCI Express Base Specification, rev.1. 1, for correct measurement environment setting of each paramet er . \nNote 2: The data rate can be modulated with an SSC (Spread Spectrum Clock) from +0 to -0.5% of the nominal data rate \nfrequency, at a modulation rate in the range not exceeding 30kHz – 33kHz. The ±300ppm requirement still holds, which \nrequires the two c ommunicating ports be modulated such that they never exceed a total of 600ppm difference.  \n \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  39 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n10.10.2.  Differential Receiver Parameters  \nTable 33.  Differential Receiver Parameters  \nSymbol  Parameter  Min Typ Max  Units  \nUI Unit Interval  399.88  400 400.12  ps \nVRX-DIFFp -p Differential Input Peak -to-Peak V oltage  0.175  - 1.05 V \nTRX-EYE  Minimum Receiver Eye Width  0.4 - - UI \nTRX-EYE -MEDIAN -to- \nMAX -JITTER  Maximum Time Between The Jitter Median and \nMaximum Deviation from The Median  - - 0.3 UI \nVRX-CM-ACp  AC Peak Common Mode Input V oltage  - - 150 mV \nRL RX-DIFF Differential Return Loss  10 - - dB \nRL RX-CM Common Mode Return Loss  6 - - dB \nZRX-DIFF -DC DC Differential Input Impedance  80 100 120 Ω \nZRX-DC DC Input Impedance  40 50 60 Ω \nZRX-HIGH -IMP-DC Powered Down DC Input Impedance  200k  - - Ω \nVRX-IDLE -DET -DIFFp -p Electrical Idle Detect Threshold  65 - 175 mV \nTRX-IDLE -DET - \nDIFFENTERTIME  Unexpected Electrical Idle Enter Detect Threshold \nIntegratio n Time  - - 10 ms \nLRX-SKEW Total Skew  - - 20 ns \nNote: Refer to PCI Express Base Specification, rev.1. 1, for correct measurement environment setting of each parameter .  \n \n10.10.3.  REFCLK Parameters  \nTable 34.  REFCLK Parameters  \nSymbol  Paramete r 100MHz Input  \nMin      Max  Units  Note  \nRise Edge Rate  Rising Edge Rate  0.6 4.0 V/ns  2, 3 \nFall Edge Rate  Falling Edge Rate  0.6 4.0 V/ns  2, 3 \nVIH Differential Input High V oltage  +150  - mV 2 \nVIL Differential Input Low V oltage  - -150 mV 2 \nVCROSS  Absolute Crossing Point V oltage  +250  +550  mV 1, 4, 5 \nVCROSS DELTA  V ariation of V CROSS Over All Rising Clock Edges  - +140  mV 1, 4, 9 \nVRB Ring -Back V oltage Margin  -100 +100  mV 2, 12 \nTSTABLE  Time before V RB is Allowed  500 - ps 2, 12 \nTPERIOD A VG  Average Clock Perio d Accuracy  -300 +2800  ppm 2, 10, 13 \nTPERIOD ABS  Absolute Period  \n(Including Jitter and Spread Spectrum)  9.847  10.203  ns 2, 6 \nTCCJITTER  Cycle to Cycle Jitter  - 150 ps 2 \nVMAX Absolute Max imum  Input V oltage  - +1.15  V 1, 7 \nVMIN Absolute Min imum  Input V oltag e -0.3 - V 1, 8 \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  40 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \nSymbol  Paramete r 100MHz Input  \nMin      Max  Units  Note  \nDuty Cycle  Duty Cycle  40 60 % 2 \nRise-Fall Matching  Rising Edge Rate  (REFCLK+) to  \nFalling Edge Rate (REFCLK -) Matching  - 20 % 1, 14 \nZC-DC Clock Source DC Impedance  40 60 Ω 1, 11 \nNote 1: Measurement taken from single -ended waveform.  \nNote  2: Measurement taken from differential waveform.  \nNote 3: Measured from -150mV to +150mV on the differential waveform (derived from REFCLK+ minus REFCLK -). The \nsignal must be monotonic through the measurement region for rise and fall time. The 300mV measur ement window is \ncentered on the differential zero crossing. See  Figu re 12, page  42. \nNote 4: Measured at crossing point where the instantaneous voltage value of the rising edge of REFCL K+ equals the \nfalling edge of REFCLK -. See Figure 9, page 41. \nNote 5: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing.  \nRefers to all crossing points for this measurement. See Figure 9, page 41. \nNote 6: Defines as the absolute minimum or maximum instantaneous period. This includes cycle to cycle jitter , relative \nppm tolerance, and spread spectrum modulation. See Figure 11, page 41. \nNote 7: Defined as the maximum instantaneous voltage including overshoot. See Figure 9, page 41. \nNote 8: Defined as the minimum instantaneous voltage including undershoot. See Figure 9, page 41. \nNote 9: Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK -. This is the \nmaximum allowed variance in VCROSS for any particular system. See Figure 9, page 41. \nNote 10: Refer to Section 4.3.2.1 of the PCI Express Base Specification, Revision 1.1 for information regarding ppm \nconsiderations.  \nNote 11: System board compliance measurements must use the test load card described in Figure 15, page 43. REFCLK+ \nand REFCLK - are to be measured at the load capacitors CL. Single ended probes must be used for measurements \nrequiring single ended measurements. Either single ended probes with math or differentia l probe can be used for \ndifferential measurements. T est load C L=2pF .  \nNote 12: T STABLE  is the time the differential clock must maintain a minimum ±150mV differential voltage after \nrising/falling edges before it is allowed to droop back into the V RB ±100mV d ifferential range. See Figure 14, page 42. \nNote 13: PPM  refers to parts per million and is a DC absolute period accuracy specification. 1 ppm is 1/1,000,000th of \n100.000000MHz exactly , or 100Hz. For 300 ppm then we have a n error budget of 100Hz/ ppm*300 ppm=30kHz. The \nperiod is to be measured with a frequency counter with measurement window set to 100ms  or greater . The ±300ppm \napplies to systems that do not employ Spread Spectrum or that us e common clock source. For systems employing Spread \nSpectrum there is an additional 2500 ppm nominal shift in maximum period resulting from the 0.5% down spread resulting \nin a maximum average period specification of +2800 ppm. \nNote 14: Matching applies to ri sing edge rate for REFCLK+ and falling edge rate for REFCLK -. It is measured using a \n±75mV window centered on the median cross point where REFCLK+ rising meets REFCLK - falling. The median cross \npoint is used to calculate the voltage thresholds the oscillos cope is to use for the edge rate calculations. The Rise Edge \nRate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK -; the maximum allowed difference should not \nexceed 20% of the slowest edge rate. See Figure 10, page 41. \nNote 15: Refer to PCI Express Card Electromechanical Specification, rev.1.1, for correct measurement environment \nsetting of each parameter .  \n \n  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  41 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n \nFigure 9.   Single -Ended Measuremen t Points for Absolute Cross Point and Swing  \n \n \n \n \nFigure 10.  Single -Ended Measurement Points for Delta Cross Point  \n \n \n \n \nFigure 11.  Single -Ended Measurement Points for Rise and Fall Time Matching  \n \n \n  \n\nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  42 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n \nFigu re 12.  Differential Measurement Points for Duty Cycle and Period  \n \n \n \nFigure 13.  Differential Measurement Points for Rise and Fall Time  \n \n \n \nFigure 14.  Differential Measurement Poi nts for Ringback  \n \n\nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  43 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n \nFigure 15.  Reference Clock System Measurement Point and Loading  \n \n10.10.4.  Auxiliary Signal Timing Parameters  \nTable 35.  Auxiliary Signal Timing Parameters  \nSymbol  Parameter  Min Max  Units  \nTPVPERL  Power Stable to PERSTB Inactive  100 - ms \nTPERST -CLK REFCLK Stable before PERSTB Inactive  100 - µs \nTPERST  PERSTB Active Time  100 - µs \nTPERSTB -RTD PERSTB Rising Time Duration  10 - ms \nTFAIL* Power Level Invalid to PWRGD Inactive  - 500 ns \nTPWRON  3.3 Vaux Power On Time  (Refer to Section  8, Page  31) - - ms \nNote 1: T F AIL means 500 ns (maximum) from the power rail going out of specification (exceeding the specified tolerances \nby more than 500 mV). Ref er to PCI Local Bus Specification rev. 3.0 for further information. T F AIL can be disregarded \nwhen implementation and timing of T F AIL will not affect any LAN functions.  \nNote 2: The ISOLATEB pin should follow the behavior of the 3.3V main power waveform.  \n \n3.3 Vaux\n3.3V Main Power\nPERSTB\nREFCLK\nPCIe LinkPower Stable\nInactive Active InactiveWakeup Event\nT\nTTPERST\nTFAILClock not \nStable\nPVPERL\nPERST-CLKActiveClock Stable Clock StablePower Stable\nTPERSTB-RTDTPWRON\n \nFigure 16.  Auxiliary Signal Timing  \n\nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  44 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n10.11.  Thermal Characteristics  \nTable 36.  Thermal Characteristics  \nSymbol  Parameter  Conditions  Min Typ Max  Units  \n𝜃𝐽𝐴 Junction -to-ambient thermal  \nresistance  \n \n𝜃𝐽𝐴=(𝑇𝐽−𝑇𝐴)/𝑃𝐻 No air flow  - 19.06  - °C/W  \nΨ𝐽𝑇 Junction -to-top-center \nthermal characterization \nparameter  \n \nΨ𝐽𝑇=(𝑇𝐽−𝑇𝑇)/𝑃𝐻 No air flow  - 0.28 - °C/W  \nNote:  𝑇𝐽= junction temperature (°C),  𝑇𝐴= ambient temperature (°C),  𝑇𝑇= temperature on the top -center of the package \n(°C),  𝑃𝐻= total power dissipation (W).  \n \nThe above thermal characteristics are based on customized PCB information , as shown in Table  37. \nTable  37.  PCB Information  \nPCB Type  Customized PCB  \nPCB Layers  4 \nPCB Dimensions  119.9 mm  X 56 mm  \nCu Coverage (%)  L1: 61%  \nL2: 85%  \nL3: 83%  \nL4: 80%  \nExternal Heat Sink  No \n \nΨJT is better than θJA and θJC (Junction -to-case thermal  resistance) for the estimation of the junction \ntemperature  (TJ). The temperature on the top -center of the package ( TT) is effected by not only the \nambient temperature ( TA), but also the PCB conditions.  \nPH includes  the power dissipation from th e top, bottom , and sides of the package, but θJC assumes that \nall the power is dissipated only from the top of the package. Thus,  θJC is appropriate  for the package \nattached with an external heat sink. In an actual environment, ΨJT brings a closer value to the actual TJ \nby measuring TT. \n \n  \nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  45 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n11. Mechanical Dimensions  \n \n \n11.1. Mechanical Dimensions Notes  \nTable 38.  Mechanical Dimensions Notes  \nSymbol  Dimension in mm  Dimension in inch  \n Min Nom  Max  Min Nom  Max  \nA 0.750 0.850 1.000 0.030  0.034  0.039 \nA1 0.000 0.020 0.050 0.000 0.001 0.002  \nA3 0.200 REF 0.008 REF  \nb 0.150 0.200 0.250 0.006 0.008 0.010 \nD/E 6.000BSC 0.236 BSC \nD2/ E2 4.040  4.300  4.550 0.159  0.169  0.179  \ne 0.400BSC 0.016BSC \nL 0.300 0.400 0.500 0.012 0.016 0.020 \nNote 1: CONTROLLING DIMENSION: MILLIMETER (mm).  \nNote 2 : REFERENCE DOCUMENT: JEDEC MO -220. \nNote 3: The Max/Min for REF and BSC are +/ - 0.1 MILLIMETER (mm).  \n\nRealtek confidential for \n派腾 reference onlyRTL8125BG /RTL8125BGS  \nDatasheet  \nIntegrated 10/100/1000 M/2.5G  Ethernet Controller for  PCI \nExpress  46 Track ID: JATR -8275 -15   Rev. 1. 5 \n  \n12. Ordering Information  \nTable 39.  Ordering Information  \nPart Number  Package  Status  \nRTL8125BG -CG 48-Pin QFN ‘Green ’ Package  MP \nRTL8125BG S-CG 48-Pin QFN ‘Green ’ Package  (with b uilt-in switching regulator)  MP \nNote: See page s 5(RTL 8125BG ) or page  6 (RTL 8125BG S) for package identification information.  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nRealtek Semiconductor Corp.  \nHeadquarters  \nNo. 2, Innovation Road II  \nHsinchu Science Park, Hsinchu 300, Taiwan  \nTel.: +886 -3-578-0211. Fax: +886 -3-577-6047  \nwww.realtek.com  \n\n'}]
!==============================================================================!
### Component Summary: RTL8125BG-CG

**Description:**
The RTL8125BG-CG is an integrated 10/100/1000 M/2.5G Ethernet controller designed for PCI Express applications. It combines a Media Access Controller (MAC) with a transceiver, PCI Express bus controller, and embedded memory, enabling high-speed Ethernet connectivity. The device supports various Ethernet standards, including IEEE 802.3, and is suitable for desktop, mobile, workstation, server, and embedded applications.

**Key Specifications:**

- **Voltage Ratings:**
  - Supply Voltage: 3.3V (±5%) and 0.95V (±5%)
  
- **Current Ratings:**
  - Maximum Operating Supply Current: 
    - 3.3V domain: 100 mA
    - 0.95V domain: 650 mA

- **Power Consumption:**
  - Power management features including PCIe L1 substate L1.1 and L1.2 for reduced power consumption during low activity.

- **Operating Temperature Range:**
  - Ambient Operating Temperature: 0°C to 70°C
  - Storage Temperature: -55°C to +125°C

- **Package Type:**
  - 48-Pin QFN ‘Green’ Package

- **Special Features:**
  - Supports Wake-On-LAN (WOL) and RealWoW! technology for remote wake-up.
  - Energy Efficient Ethernet (EEE) support for low power operation.
  - Crossover Detection and Auto-Correction.
  - Receive-Side Scaling (RSS) for load balancing across multiple CPUs.
  - Precision Time Protocol (PTP) support for time-sensitive applications.
  - Built-in switching regulator (for RTL8125BG S variant).

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 (according to JEDEC J-STD-020E).

### Typical Applications:
The RTL8125BG-CG is typically used in:
- **Networking Equipment:** Such as motherboards, notebooks, and embedded systems requiring high-speed Ethernet connectivity.
- **Data Centers:** For server applications where high throughput and low latency are critical.
- **Consumer Electronics:** In devices that require reliable network connections, such as gaming consoles and smart TVs.
- **Industrial Automation:** For connecting devices in factory settings where robust communication is necessary.

This Ethernet controller is designed to provide efficient and reliable network connectivity, making it suitable for a wide range of applications in both consumer and industrial markets.