<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p74" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_74{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t2_74{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_74{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_74{left:173px;bottom:1085px;}
#t5_74{left:322px;bottom:1085px;letter-spacing:-0.16px;}
#t6_74{left:173px;bottom:1068px;}
#t7_74{left:322px;bottom:1068px;letter-spacing:-0.17px;}
#t8_74{left:173px;bottom:1051px;}
#t9_74{left:198px;bottom:1051px;letter-spacing:-0.16px;}
#ta_74{left:173px;bottom:1034px;}
#tb_74{left:462px;bottom:1034px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tc_74{left:173px;bottom:1017px;}
#td_74{left:198px;bottom:1017px;letter-spacing:-0.16px;}
#te_74{left:173px;bottom:1001px;}
#tf_74{left:173px;bottom:984px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#tg_74{left:173px;bottom:967px;letter-spacing:-0.15px;}
#th_74{left:165px;bottom:933px;letter-spacing:-0.17px;}
#ti_74{left:193px;bottom:917px;letter-spacing:-0.18px;}
#tj_74{left:248px;bottom:917px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tk_74{left:412px;bottom:917px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tl_74{left:193px;bottom:900px;letter-spacing:-0.18px;}
#tm_74{left:248px;bottom:900px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tn_74{left:412px;bottom:900px;letter-spacing:-0.16px;word-spacing:0.01px;}
#to_74{left:193px;bottom:883px;letter-spacing:-0.18px;}
#tp_74{left:248px;bottom:883px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tq_74{left:412px;bottom:883px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tr_74{left:193px;bottom:866px;letter-spacing:-0.15px;}
#ts_74{left:247px;bottom:866px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tt_74{left:413px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#tu_74{left:193px;bottom:849px;letter-spacing:-0.15px;}
#tv_74{left:247px;bottom:849px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tw_74{left:412px;bottom:849px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tx_74{left:193px;bottom:833px;letter-spacing:-0.15px;}
#ty_74{left:247px;bottom:833px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tz_74{left:413px;bottom:833px;letter-spacing:-0.16px;}
#t10_74{left:193px;bottom:816px;letter-spacing:-0.18px;}
#t11_74{left:248px;bottom:816px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t12_74{left:412px;bottom:816px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t13_74{left:193px;bottom:799px;letter-spacing:-0.15px;}
#t14_74{left:247px;bottom:799px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t15_74{left:413px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t16_74{left:701px;bottom:797px;}
#t17_74{left:722px;bottom:799px;letter-spacing:-0.15px;}
#t18_74{left:192px;bottom:782px;letter-spacing:-0.15px;}
#t19_74{left:247px;bottom:782px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1a_74{left:412px;bottom:782px;letter-spacing:-0.16px;}
#t1b_74{left:192px;bottom:765px;letter-spacing:-0.18px;}
#t1c_74{left:247px;bottom:765px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1d_74{left:412px;bottom:765px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1e_74{left:192px;bottom:748px;letter-spacing:-0.15px;}
#t1f_74{left:247px;bottom:748px;letter-spacing:-0.15px;}
#t1g_74{left:412px;bottom:748px;letter-spacing:-0.16px;}
#t1h_74{left:192px;bottom:732px;letter-spacing:-0.15px;}
#t1i_74{left:165px;bottom:698px;letter-spacing:-0.15px;}
#t1j_74{left:173px;bottom:681px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1k_74{left:173px;bottom:665px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1l_74{left:173px;bottom:648px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1m_74{left:173px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#t1n_74{left:404px;bottom:631px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1o_74{left:173px;bottom:614px;letter-spacing:-0.16px;}
#t1p_74{left:173px;bottom:597px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1q_74{left:173px;bottom:580px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1r_74{left:173px;bottom:564px;}
#t1s_74{left:173px;bottom:547px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1t_74{left:173px;bottom:530px;}
#t1u_74{left:206px;bottom:530px;letter-spacing:-0.16px;}
#t1v_74{left:173px;bottom:513px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1w_74{left:173px;bottom:496px;}
#t1x_74{left:206px;bottom:496px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1y_74{left:173px;bottom:480px;}
#t1z_74{left:206px;bottom:480px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t20_74{left:173px;bottom:463px;}
#t21_74{left:206px;bottom:463px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t22_74{left:173px;bottom:446px;}
#t23_74{left:206px;bottom:446px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t24_74{left:420px;bottom:444px;}
#t25_74{left:442px;bottom:446px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t26_74{left:173px;bottom:429px;}
#t27_74{left:209px;bottom:429px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t28_74{left:173px;bottom:412px;letter-spacing:-0.15px;}
#t29_74{left:165px;bottom:379px;letter-spacing:-0.16px;}
#t2a_74{left:165px;bottom:362px;letter-spacing:-0.15px;}
#t2b_74{left:173px;bottom:345px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t2c_74{left:173px;bottom:328px;letter-spacing:-0.16px;}
#t2d_74{left:173px;bottom:312px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2e_74{left:173px;bottom:295px;letter-spacing:-0.16px;}
#t2f_74{left:173px;bottom:278px;letter-spacing:-0.15px;}
#t2g_74{left:193px;bottom:261px;letter-spacing:-0.18px;}
#t2h_74{left:413px;bottom:261px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2i_74{left:165px;bottom:228px;letter-spacing:-0.16px;}
#t2j_74{left:165px;bottom:211px;letter-spacing:-0.15px;}
#t2k_74{left:173px;bottom:194px;letter-spacing:-0.16px;}
#t2l_74{left:173px;bottom:177px;letter-spacing:-0.16px;}
#t2m_74{left:173px;bottom:160px;letter-spacing:-0.16px;}
#t2n_74{left:173px;bottom:143px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2o_74{left:173px;bottom:127px;letter-spacing:-0.16px;word-spacing:-0.01px;}

.s1_74{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_74{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_74{font-size:14px;font-family:Courier_mw;color:#000;}
.s4_74{font-size:11px;font-family:Courier_mw;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts74" type="text/css" >

@font-face {
	font-family: Courier_mw;
	src: url("fonts/Courier_mw.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg74Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg74" style="-webkit-user-select: none;"><object width="935" height="1210" data="74/74.svg" type="image/svg+xml" id="pdf74" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_74" class="t s1_74">Interrupts and Exceptions </span>
<span id="t2_74" class="t s2_74">74 </span><span id="t3_74" class="t s2_74">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t4_74" class="t s3_74">* </span><span id="t5_74" class="t s3_74">be isolated from the general exception vector before getting </span>
<span id="t6_74" class="t s3_74">* </span><span id="t7_74" class="t s3_74">here) </span>
<span id="t8_74" class="t s3_74">* </span><span id="t9_74" class="t s3_74">- GPRs k0 and k1 are available (no shadow register switches invoked in </span>
<span id="ta_74" class="t s3_74">* </span><span id="tb_74" class="t s3_74">compatibility mode) </span>
<span id="tc_74" class="t s3_74">* </span><span id="td_74" class="t s3_74">- The software priority is IP7..IP0 (HW5..HW0, SW1..SW0) </span>
<span id="te_74" class="t s3_74">* </span>
<span id="tf_74" class="t s3_74">* Location: Offset 0x200 from exception base </span>
<span id="tg_74" class="t s3_74">*/ </span>
<span id="th_74" class="t s3_74">IVexception: </span>
<span id="ti_74" class="t s3_74">mfc0 </span><span id="tj_74" class="t s3_74">k0, C0_Cause </span><span id="tk_74" class="t s3_74">/* Read Cause register for IP bits */ </span>
<span id="tl_74" class="t s3_74">mfc0 </span><span id="tm_74" class="t s3_74">k1, C0_Status </span><span id="tn_74" class="t s3_74">/* and Status register for IM bits */ </span>
<span id="to_74" class="t s3_74">andi </span><span id="tp_74" class="t s3_74">k0, k0, M_CauseIM </span><span id="tq_74" class="t s3_74">/* Keep only IP bits from Cause */ </span>
<span id="tr_74" class="t s3_74">and </span><span id="ts_74" class="t s3_74">k0, k0, k1 </span><span id="tt_74" class="t s3_74">/* and mask with IM bits */ </span>
<span id="tu_74" class="t s3_74">beq </span><span id="tv_74" class="t s3_74">k0, zero, Dismiss </span><span id="tw_74" class="t s3_74">/* no bits set - spurious interrupt */ </span>
<span id="tx_74" class="t s3_74">clz </span><span id="ty_74" class="t s3_74">k0, k0 </span><span id="tz_74" class="t s3_74">/* Find first bit set, IP7..IP0; k0 = 16..23 */ </span>
<span id="t10_74" class="t s3_74">xori </span><span id="t11_74" class="t s3_74">k0, k0, 0x17 </span><span id="t12_74" class="t s3_74">/* 16..23 =&gt; 7..0 */ </span>
<span id="t13_74" class="t s3_74">sll </span><span id="t14_74" class="t s3_74">k0, k0, VS </span><span id="t15_74" class="t s3_74">/* Shift to emulate software IntCtl </span>
<span id="t16_74" class="t s4_74">VS </span>
<span id="t17_74" class="t s3_74">*/ </span>
<span id="t18_74" class="t s3_74">la </span><span id="t19_74" class="t s3_74">k1, VectorBase </span><span id="t1a_74" class="t s3_74">/* Get base of 8 interrupt vectors */ </span>
<span id="t1b_74" class="t s3_74">addu </span><span id="t1c_74" class="t s3_74">k0, k0, k1 </span><span id="t1d_74" class="t s3_74">/* Compute target from base and offset */ </span>
<span id="t1e_74" class="t s3_74">jr </span><span id="t1f_74" class="t s3_74">k0 </span><span id="t1g_74" class="t s3_74">/* Jump to specific exception routine */ </span>
<span id="t1h_74" class="t s3_74">nop </span>
<span id="t1i_74" class="t s3_74">/* </span>
<span id="t1j_74" class="t s3_74">* Each interrupt processing routine processes a specific interrupt, analogous </span>
<span id="t1k_74" class="t s3_74">* to those reached in VI or EIC interrupt mode. Since each processing routine </span>
<span id="t1l_74" class="t s3_74">* is dedicated to a particular interrupt line, it has the context to know </span>
<span id="t1m_74" class="t s3_74">* which line was asserted. </span><span id="t1n_74" class="t s3_74">Each processing routine may need to look further </span>
<span id="t1o_74" class="t s3_74">* to determine the actual source of the interrupt if multiple interrupt requests </span>
<span id="t1p_74" class="t s3_74">* are ORed together on a single IP line. Once that task is performed, the </span>
<span id="t1q_74" class="t s3_74">* interrupt may be processed in one of two ways: </span>
<span id="t1r_74" class="t s3_74">* </span>
<span id="t1s_74" class="t s3_74">* - Completely at interrupt level (e.g., a simply UART interrupt). The </span>
<span id="t1t_74" class="t s3_74">* </span><span id="t1u_74" class="t s3_74">SimpleInterrupt routine below is an example of this type. </span>
<span id="t1v_74" class="t s3_74">* - By saving sufficient state and re-enabling other interrupts. In this </span>
<span id="t1w_74" class="t s3_74">* </span><span id="t1x_74" class="t s3_74">case the software model determines which interrupts are disabled during </span>
<span id="t1y_74" class="t s3_74">* </span><span id="t1z_74" class="t s3_74">the processing of this interrupt. Typically, this is either the single </span>
<span id="t20_74" class="t s3_74">* </span><span id="t21_74" class="t s3_74">StatusIM bit that corresponds to the interrupt being processed, or some </span>
<span id="t22_74" class="t s3_74">* </span><span id="t23_74" class="t s3_74">collection of other Status </span>
<span id="t24_74" class="t s4_74">IM </span>
<span id="t25_74" class="t s3_74">bits so that “lower” priority interrupts are </span>
<span id="t26_74" class="t s3_74">* </span><span id="t27_74" class="t s3_74">also disabled. The NestedInterrupt routine below is an example of this type. </span>
<span id="t28_74" class="t s3_74">*/ </span>
<span id="t29_74" class="t s3_74">SimpleInterrupt: </span>
<span id="t2a_74" class="t s3_74">/* </span>
<span id="t2b_74" class="t s3_74">* Process the device interrupt here and clear the interupt request </span>
<span id="t2c_74" class="t s3_74">* at the device. In order to do this, some registers may need to be </span>
<span id="t2d_74" class="t s3_74">* saved and restored. The coprocessor 0 state is such that an ERET </span>
<span id="t2e_74" class="t s3_74">* will simply return to the interrupted code. </span>
<span id="t2f_74" class="t s3_74">*/ </span>
<span id="t2g_74" class="t s3_74">eret </span><span id="t2h_74" class="t s3_74">/* Return to interrupted code */ </span>
<span id="t2i_74" class="t s3_74">NestedException: </span>
<span id="t2j_74" class="t s3_74">/* </span>
<span id="t2k_74" class="t s3_74">* Nested exceptions typically require saving the EPC and Status registers, </span>
<span id="t2l_74" class="t s3_74">* any GPRs that may be modified by the nested exception routine, disabling </span>
<span id="t2m_74" class="t s3_74">* the appropriate IM bits in Status to prevent an interrupt loop, putting </span>
<span id="t2n_74" class="t s3_74">* the processor in kernel mode, and re-enabling interrupts. The sample code </span>
<span id="t2o_74" class="t s3_74">* below cannot cover all nuances of this processing and is intended only </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
