// Seed: 2629702508
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [-1 : id_5] id_6;
  ;
endmodule
module module_2 #(
    parameter id_6 = 32'd12
) (
    input wor id_0,
    output supply0 id_1,
    output tri id_2,
    output tri0 id_3,
    input uwire id_4,
    output wire id_5,
    input wand _id_6
);
  tri1 id_8;
  always begin : LABEL_0
    `define pp_9 0
  end
  assign id_8 = -1;
  logic [ "" : id_6] id_10 = -1;
  logic [1 : -1 'h0] id_11;
  ;
  logic id_12;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  logic [-1 'b0 : id_6] id_13;
endmodule
