-- Testbench created online at:
--   https://www.doulos.com/knowhow/perl/vhdl-testbench-creation-using-perl/
-- Copyright Doulos Ltd

library IEEE;
use IEEE.Std_logic_1164.all;
use IEEE.Numeric_Std.all;

entity ROM_tb is
end;

architecture bench of ROM_tb is

  component ROM
      Port ( addr : in STD_LOGIC_VECTOR (1 downto 0);
             Cout : out STD_LOGIC_VECTOR (15 downto 0));
  end component;

  signal addr: STD_LOGIC_VECTOR (1 downto 0);
  signal Cout: STD_LOGIC_VECTOR (15 downto 0);

begin

  uut: ROM port map ( addr => addr,
                      Cout => Cout );

  stimulus: process
  begin
  
    -- Put initialisation code here
    ADDR<="00";
    wait for 10 ns;
    ADDR<="01";
    wait for 10 ns;
    ADDR<="10";
    wait for 10 ns;
    ADDR<="11";

    -- Put test bench stimulus code here

    wait;
  end process;


end;