{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.289202,
	"cts__clock__skew__setup__pre_repair": 0.0178233,
	"cts__clock__skew__hold__pre_repair": 0.0178233,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.335516,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0265269,
	"cts__timing__drv__max_cap__pre_repair": 3,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00764622,
	"cts__power__switching__total__pre_repair": 0.00445478,
	"cts__power__leakage__total__pre_repair": 0.000504388,
	"cts__power__total__pre_repair": 0.0126054,
	"cts__design__io__pre_repair": 693,
	"cts__design__die__area__pre_repair": 60631.7,
	"cts__design__core__area__pre_repair": 55502.5,
	"cts__design__instance__count__pre_repair": 11126,
	"cts__design__instance__area__pre_repair": 23947.4,
	"cts__design__instance__count__stdcell__pre_repair": 11126,
	"cts__design__instance__area__stdcell__pre_repair": 23947.4,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.431466,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.431466,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.289202,
	"cts__clock__skew__setup__post_repair": 0.0178233,
	"cts__clock__skew__hold__post_repair": 0.0178233,
	"cts__timing__drv__max_slew_limit__post_repair": 0.335516,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0265269,
	"cts__timing__drv__max_cap__post_repair": 3,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00764622,
	"cts__power__switching__total__post_repair": 0.00445478,
	"cts__power__leakage__total__post_repair": 0.000504388,
	"cts__power__total__post_repair": 0.0126054,
	"cts__design__io__post_repair": 693,
	"cts__design__die__area__post_repair": 60631.7,
	"cts__design__core__area__post_repair": 55502.5,
	"cts__design__instance__count__post_repair": 11126,
	"cts__design__instance__area__post_repair": 23947.4,
	"cts__design__instance__count__stdcell__post_repair": 11126,
	"cts__design__instance__area__stdcell__post_repair": 23947.4,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.431466,
	"cts__design__instance__utilization__stdcell__post_repair": 0.431466,
	"cts__design__instance__displacement__total": 152.143,
	"cts__design__instance__displacement__mean": 0.0135,
	"cts__design__instance__displacement__max": 3.238,
	"cts__route__wirelength__estimated": 145492,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 145492,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.290408,
	"cts__clock__skew__setup": 0.0185782,
	"cts__clock__skew__hold": 0.0185782,
	"cts__timing__drv__max_slew_limit": 0.335674,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0265269,
	"cts__timing__drv__max_cap": 3,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00764771,
	"cts__power__switching__total": 0.00447158,
	"cts__power__leakage__total": 0.000504388,
	"cts__power__total": 0.0126237,
	"cts__design__io": 693,
	"cts__design__die__area": 60631.7,
	"cts__design__core__area": 55502.5,
	"cts__design__instance__count": 11126,
	"cts__design__instance__area": 23947.4,
	"cts__design__instance__count__stdcell": 11126,
	"cts__design__instance__area__stdcell": 23947.4,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.431466,
	"cts__design__instance__utilization__stdcell": 0.431466
}