
KinematicFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c9c  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08005e64  08005e64  00015e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005f24  08005f24  00015f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005f2c  08005f2c  00015f2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005f30  08005f30  00015f30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000028  20000000  08005f34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000608  20000028  08005f5c  00020028  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000630  08005f5c  00020630  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001e2bb  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000034f2  00000000  00000000  0003e313  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001180  00000000  00000000  00041808  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001008  00000000  00000000  00042988  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000086e4  00000000  00000000  00043990  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004c94  00000000  00000000  0004c074  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00050d08  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000049ec  00000000  00000000  00050d84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000028 	.word	0x20000028
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08005e4c 	.word	0x08005e4c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	2000002c 	.word	0x2000002c
 8000204:	08005e4c 	.word	0x08005e4c

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f092 0f00 	teq	r2, #0
 80004f2:	bf14      	ite	ne
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e720      	b.n	800034c <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aedc 	beq.w	80002fa <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6c1      	b.n	80002fa <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_d2iz>:
 8000aac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab4:	d215      	bcs.n	8000ae2 <__aeabi_d2iz+0x36>
 8000ab6:	d511      	bpl.n	8000adc <__aeabi_d2iz+0x30>
 8000ab8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000abc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac0:	d912      	bls.n	8000ae8 <__aeabi_d2iz+0x3c>
 8000ac2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ace:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	4240      	negne	r0, r0
 8000ada:	4770      	bx	lr
 8000adc:	f04f 0000 	mov.w	r0, #0
 8000ae0:	4770      	bx	lr
 8000ae2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae6:	d105      	bne.n	8000af4 <__aeabi_d2iz+0x48>
 8000ae8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aec:	bf08      	it	eq
 8000aee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_d2uiz>:
 8000afc:	004a      	lsls	r2, r1, #1
 8000afe:	d211      	bcs.n	8000b24 <__aeabi_d2uiz+0x28>
 8000b00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b04:	d211      	bcs.n	8000b2a <__aeabi_d2uiz+0x2e>
 8000b06:	d50d      	bpl.n	8000b24 <__aeabi_d2uiz+0x28>
 8000b08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b10:	d40e      	bmi.n	8000b30 <__aeabi_d2uiz+0x34>
 8000b12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2e:	d102      	bne.n	8000b36 <__aeabi_d2uiz+0x3a>
 8000b30:	f04f 30ff 	mov.w	r0, #4294967295
 8000b34:	4770      	bx	lr
 8000b36:	f04f 0000 	mov.w	r0, #0
 8000b3a:	4770      	bx	lr

08000b3c <__aeabi_uldivmod>:
 8000b3c:	b953      	cbnz	r3, 8000b54 <__aeabi_uldivmod+0x18>
 8000b3e:	b94a      	cbnz	r2, 8000b54 <__aeabi_uldivmod+0x18>
 8000b40:	2900      	cmp	r1, #0
 8000b42:	bf08      	it	eq
 8000b44:	2800      	cmpeq	r0, #0
 8000b46:	bf1c      	itt	ne
 8000b48:	f04f 31ff 	movne.w	r1, #4294967295
 8000b4c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b50:	f000 b97a 	b.w	8000e48 <__aeabi_idiv0>
 8000b54:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b5c:	f000 f806 	bl	8000b6c <__udivmoddi4>
 8000b60:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b68:	b004      	add	sp, #16
 8000b6a:	4770      	bx	lr

08000b6c <__udivmoddi4>:
 8000b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b70:	468c      	mov	ip, r1
 8000b72:	460d      	mov	r5, r1
 8000b74:	4604      	mov	r4, r0
 8000b76:	9e08      	ldr	r6, [sp, #32]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d151      	bne.n	8000c20 <__udivmoddi4+0xb4>
 8000b7c:	428a      	cmp	r2, r1
 8000b7e:	4617      	mov	r7, r2
 8000b80:	d96d      	bls.n	8000c5e <__udivmoddi4+0xf2>
 8000b82:	fab2 fe82 	clz	lr, r2
 8000b86:	f1be 0f00 	cmp.w	lr, #0
 8000b8a:	d00b      	beq.n	8000ba4 <__udivmoddi4+0x38>
 8000b8c:	f1ce 0c20 	rsb	ip, lr, #32
 8000b90:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b94:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b98:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b9c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ba0:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ba4:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ba8:	0c25      	lsrs	r5, r4, #16
 8000baa:	fbbc f8fa 	udiv	r8, ip, sl
 8000bae:	fa1f f987 	uxth.w	r9, r7
 8000bb2:	fb0a cc18 	mls	ip, sl, r8, ip
 8000bb6:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000bba:	fb08 f309 	mul.w	r3, r8, r9
 8000bbe:	42ab      	cmp	r3, r5
 8000bc0:	d90a      	bls.n	8000bd8 <__udivmoddi4+0x6c>
 8000bc2:	19ed      	adds	r5, r5, r7
 8000bc4:	f108 32ff 	add.w	r2, r8, #4294967295
 8000bc8:	f080 8123 	bcs.w	8000e12 <__udivmoddi4+0x2a6>
 8000bcc:	42ab      	cmp	r3, r5
 8000bce:	f240 8120 	bls.w	8000e12 <__udivmoddi4+0x2a6>
 8000bd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000bd6:	443d      	add	r5, r7
 8000bd8:	1aed      	subs	r5, r5, r3
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb5 f0fa 	udiv	r0, r5, sl
 8000be0:	fb0a 5510 	mls	r5, sl, r0, r5
 8000be4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000be8:	fb00 f909 	mul.w	r9, r0, r9
 8000bec:	45a1      	cmp	r9, r4
 8000bee:	d909      	bls.n	8000c04 <__udivmoddi4+0x98>
 8000bf0:	19e4      	adds	r4, r4, r7
 8000bf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bf6:	f080 810a 	bcs.w	8000e0e <__udivmoddi4+0x2a2>
 8000bfa:	45a1      	cmp	r9, r4
 8000bfc:	f240 8107 	bls.w	8000e0e <__udivmoddi4+0x2a2>
 8000c00:	3802      	subs	r0, #2
 8000c02:	443c      	add	r4, r7
 8000c04:	eba4 0409 	sub.w	r4, r4, r9
 8000c08:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	2e00      	cmp	r6, #0
 8000c10:	d061      	beq.n	8000cd6 <__udivmoddi4+0x16a>
 8000c12:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c16:	2300      	movs	r3, #0
 8000c18:	6034      	str	r4, [r6, #0]
 8000c1a:	6073      	str	r3, [r6, #4]
 8000c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c20:	428b      	cmp	r3, r1
 8000c22:	d907      	bls.n	8000c34 <__udivmoddi4+0xc8>
 8000c24:	2e00      	cmp	r6, #0
 8000c26:	d054      	beq.n	8000cd2 <__udivmoddi4+0x166>
 8000c28:	2100      	movs	r1, #0
 8000c2a:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c2e:	4608      	mov	r0, r1
 8000c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c34:	fab3 f183 	clz	r1, r3
 8000c38:	2900      	cmp	r1, #0
 8000c3a:	f040 808e 	bne.w	8000d5a <__udivmoddi4+0x1ee>
 8000c3e:	42ab      	cmp	r3, r5
 8000c40:	d302      	bcc.n	8000c48 <__udivmoddi4+0xdc>
 8000c42:	4282      	cmp	r2, r0
 8000c44:	f200 80fa 	bhi.w	8000e3c <__udivmoddi4+0x2d0>
 8000c48:	1a84      	subs	r4, r0, r2
 8000c4a:	eb65 0503 	sbc.w	r5, r5, r3
 8000c4e:	2001      	movs	r0, #1
 8000c50:	46ac      	mov	ip, r5
 8000c52:	2e00      	cmp	r6, #0
 8000c54:	d03f      	beq.n	8000cd6 <__udivmoddi4+0x16a>
 8000c56:	e886 1010 	stmia.w	r6, {r4, ip}
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	b912      	cbnz	r2, 8000c66 <__udivmoddi4+0xfa>
 8000c60:	2701      	movs	r7, #1
 8000c62:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c66:	fab7 fe87 	clz	lr, r7
 8000c6a:	f1be 0f00 	cmp.w	lr, #0
 8000c6e:	d134      	bne.n	8000cda <__udivmoddi4+0x16e>
 8000c70:	1beb      	subs	r3, r5, r7
 8000c72:	0c3a      	lsrs	r2, r7, #16
 8000c74:	fa1f fc87 	uxth.w	ip, r7
 8000c78:	2101      	movs	r1, #1
 8000c7a:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c7e:	0c25      	lsrs	r5, r4, #16
 8000c80:	fb02 3318 	mls	r3, r2, r8, r3
 8000c84:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c88:	fb0c f308 	mul.w	r3, ip, r8
 8000c8c:	42ab      	cmp	r3, r5
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x134>
 8000c90:	19ed      	adds	r5, r5, r7
 8000c92:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0x132>
 8000c98:	42ab      	cmp	r3, r5
 8000c9a:	f200 80d1 	bhi.w	8000e40 <__udivmoddi4+0x2d4>
 8000c9e:	4680      	mov	r8, r0
 8000ca0:	1aed      	subs	r5, r5, r3
 8000ca2:	b2a3      	uxth	r3, r4
 8000ca4:	fbb5 f0f2 	udiv	r0, r5, r2
 8000ca8:	fb02 5510 	mls	r5, r2, r0, r5
 8000cac:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000cb0:	fb0c fc00 	mul.w	ip, ip, r0
 8000cb4:	45a4      	cmp	ip, r4
 8000cb6:	d907      	bls.n	8000cc8 <__udivmoddi4+0x15c>
 8000cb8:	19e4      	adds	r4, r4, r7
 8000cba:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0x15a>
 8000cc0:	45a4      	cmp	ip, r4
 8000cc2:	f200 80b8 	bhi.w	8000e36 <__udivmoddi4+0x2ca>
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	eba4 040c 	sub.w	r4, r4, ip
 8000ccc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cd0:	e79d      	b.n	8000c0e <__udivmoddi4+0xa2>
 8000cd2:	4631      	mov	r1, r6
 8000cd4:	4630      	mov	r0, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	f1ce 0420 	rsb	r4, lr, #32
 8000cde:	fa05 f30e 	lsl.w	r3, r5, lr
 8000ce2:	fa07 f70e 	lsl.w	r7, r7, lr
 8000ce6:	fa20 f804 	lsr.w	r8, r0, r4
 8000cea:	0c3a      	lsrs	r2, r7, #16
 8000cec:	fa25 f404 	lsr.w	r4, r5, r4
 8000cf0:	ea48 0803 	orr.w	r8, r8, r3
 8000cf4:	fbb4 f1f2 	udiv	r1, r4, r2
 8000cf8:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000cfc:	fb02 4411 	mls	r4, r2, r1, r4
 8000d00:	fa1f fc87 	uxth.w	ip, r7
 8000d04:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d08:	fb01 f30c 	mul.w	r3, r1, ip
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x1bc>
 8000d14:	19ed      	adds	r5, r5, r7
 8000d16:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d1a:	f080 808a 	bcs.w	8000e32 <__udivmoddi4+0x2c6>
 8000d1e:	42ab      	cmp	r3, r5
 8000d20:	f240 8087 	bls.w	8000e32 <__udivmoddi4+0x2c6>
 8000d24:	3902      	subs	r1, #2
 8000d26:	443d      	add	r5, r7
 8000d28:	1aeb      	subs	r3, r5, r3
 8000d2a:	fa1f f588 	uxth.w	r5, r8
 8000d2e:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d32:	fb02 3310 	mls	r3, r2, r0, r3
 8000d36:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d3a:	fb00 f30c 	mul.w	r3, r0, ip
 8000d3e:	42ab      	cmp	r3, r5
 8000d40:	d907      	bls.n	8000d52 <__udivmoddi4+0x1e6>
 8000d42:	19ed      	adds	r5, r5, r7
 8000d44:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d48:	d26f      	bcs.n	8000e2a <__udivmoddi4+0x2be>
 8000d4a:	42ab      	cmp	r3, r5
 8000d4c:	d96d      	bls.n	8000e2a <__udivmoddi4+0x2be>
 8000d4e:	3802      	subs	r0, #2
 8000d50:	443d      	add	r5, r7
 8000d52:	1aeb      	subs	r3, r5, r3
 8000d54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d58:	e78f      	b.n	8000c7a <__udivmoddi4+0x10e>
 8000d5a:	f1c1 0720 	rsb	r7, r1, #32
 8000d5e:	fa22 f807 	lsr.w	r8, r2, r7
 8000d62:	408b      	lsls	r3, r1
 8000d64:	fa05 f401 	lsl.w	r4, r5, r1
 8000d68:	ea48 0303 	orr.w	r3, r8, r3
 8000d6c:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d70:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d74:	40fd      	lsrs	r5, r7
 8000d76:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d7a:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d7e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d82:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d86:	fa1f f883 	uxth.w	r8, r3
 8000d8a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d8e:	fb09 f408 	mul.w	r4, r9, r8
 8000d92:	42ac      	cmp	r4, r5
 8000d94:	fa02 f201 	lsl.w	r2, r2, r1
 8000d98:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d9c:	d908      	bls.n	8000db0 <__udivmoddi4+0x244>
 8000d9e:	18ed      	adds	r5, r5, r3
 8000da0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000da4:	d243      	bcs.n	8000e2e <__udivmoddi4+0x2c2>
 8000da6:	42ac      	cmp	r4, r5
 8000da8:	d941      	bls.n	8000e2e <__udivmoddi4+0x2c2>
 8000daa:	f1a9 0902 	sub.w	r9, r9, #2
 8000dae:	441d      	add	r5, r3
 8000db0:	1b2d      	subs	r5, r5, r4
 8000db2:	fa1f fe8e 	uxth.w	lr, lr
 8000db6:	fbb5 f0fc 	udiv	r0, r5, ip
 8000dba:	fb0c 5510 	mls	r5, ip, r0, r5
 8000dbe:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000dc2:	fb00 f808 	mul.w	r8, r0, r8
 8000dc6:	45a0      	cmp	r8, r4
 8000dc8:	d907      	bls.n	8000dda <__udivmoddi4+0x26e>
 8000dca:	18e4      	adds	r4, r4, r3
 8000dcc:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dd0:	d229      	bcs.n	8000e26 <__udivmoddi4+0x2ba>
 8000dd2:	45a0      	cmp	r8, r4
 8000dd4:	d927      	bls.n	8000e26 <__udivmoddi4+0x2ba>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	441c      	add	r4, r3
 8000dda:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dde:	eba4 0408 	sub.w	r4, r4, r8
 8000de2:	fba0 8902 	umull	r8, r9, r0, r2
 8000de6:	454c      	cmp	r4, r9
 8000de8:	46c6      	mov	lr, r8
 8000dea:	464d      	mov	r5, r9
 8000dec:	d315      	bcc.n	8000e1a <__udivmoddi4+0x2ae>
 8000dee:	d012      	beq.n	8000e16 <__udivmoddi4+0x2aa>
 8000df0:	b156      	cbz	r6, 8000e08 <__udivmoddi4+0x29c>
 8000df2:	ebba 030e 	subs.w	r3, sl, lr
 8000df6:	eb64 0405 	sbc.w	r4, r4, r5
 8000dfa:	fa04 f707 	lsl.w	r7, r4, r7
 8000dfe:	40cb      	lsrs	r3, r1
 8000e00:	431f      	orrs	r7, r3
 8000e02:	40cc      	lsrs	r4, r1
 8000e04:	6037      	str	r7, [r6, #0]
 8000e06:	6074      	str	r4, [r6, #4]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	e6f8      	b.n	8000c04 <__udivmoddi4+0x98>
 8000e12:	4690      	mov	r8, r2
 8000e14:	e6e0      	b.n	8000bd8 <__udivmoddi4+0x6c>
 8000e16:	45c2      	cmp	sl, r8
 8000e18:	d2ea      	bcs.n	8000df0 <__udivmoddi4+0x284>
 8000e1a:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e1e:	eb69 0503 	sbc.w	r5, r9, r3
 8000e22:	3801      	subs	r0, #1
 8000e24:	e7e4      	b.n	8000df0 <__udivmoddi4+0x284>
 8000e26:	4628      	mov	r0, r5
 8000e28:	e7d7      	b.n	8000dda <__udivmoddi4+0x26e>
 8000e2a:	4640      	mov	r0, r8
 8000e2c:	e791      	b.n	8000d52 <__udivmoddi4+0x1e6>
 8000e2e:	4681      	mov	r9, r0
 8000e30:	e7be      	b.n	8000db0 <__udivmoddi4+0x244>
 8000e32:	4601      	mov	r1, r0
 8000e34:	e778      	b.n	8000d28 <__udivmoddi4+0x1bc>
 8000e36:	3802      	subs	r0, #2
 8000e38:	443c      	add	r4, r7
 8000e3a:	e745      	b.n	8000cc8 <__udivmoddi4+0x15c>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	e708      	b.n	8000c52 <__udivmoddi4+0xe6>
 8000e40:	f1a8 0802 	sub.w	r8, r8, #2
 8000e44:	443d      	add	r5, r7
 8000e46:	e72b      	b.n	8000ca0 <__udivmoddi4+0x134>

08000e48 <__aeabi_idiv0>:
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop

08000e4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e50:	4a0e      	ldr	r2, [pc, #56]	; (8000e8c <HAL_Init+0x40>)
 8000e52:	4b0e      	ldr	r3, [pc, #56]	; (8000e8c <HAL_Init+0x40>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e5c:	4a0b      	ldr	r2, [pc, #44]	; (8000e8c <HAL_Init+0x40>)
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <HAL_Init+0x40>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e68:	4a08      	ldr	r2, [pc, #32]	; (8000e8c <HAL_Init+0x40>)
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <HAL_Init+0x40>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e74:	2003      	movs	r0, #3
 8000e76:	f000 f93f 	bl	80010f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e7a:	2000      	movs	r0, #0
 8000e7c:	f000 f808 	bl	8000e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e80:	f004 fc9e 	bl	80057c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e84:	2300      	movs	r3, #0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40023c00 	.word	0x40023c00

08000e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e98:	4b12      	ldr	r3, [pc, #72]	; (8000ee4 <HAL_InitTick+0x54>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4b12      	ldr	r3, [pc, #72]	; (8000ee8 <HAL_InitTick+0x58>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 f965 	bl	800117e <HAL_SYSTICK_Config>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e00e      	b.n	8000edc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b0f      	cmp	r3, #15
 8000ec2:	d80a      	bhi.n	8000eda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	6879      	ldr	r1, [r7, #4]
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ecc:	f000 f91f 	bl	800110e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ed0:	4a06      	ldr	r2, [pc, #24]	; (8000eec <HAL_InitTick+0x5c>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	e000      	b.n	8000edc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000024 	.word	0x20000024
 8000ee8:	20000004 	.word	0x20000004
 8000eec:	20000000 	.word	0x20000000

08000ef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ef4:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <HAL_IncTick+0x20>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <HAL_IncTick+0x24>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4413      	add	r3, r2
 8000f00:	4a04      	ldr	r2, [pc, #16]	; (8000f14 <HAL_IncTick+0x24>)
 8000f02:	6013      	str	r3, [r2, #0]
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20000004 	.word	0x20000004
 8000f14:	20000370 	.word	0x20000370

08000f18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f1c:	4b03      	ldr	r3, [pc, #12]	; (8000f2c <HAL_GetTick+0x14>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	20000370 	.word	0x20000370

08000f30 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f40:	4b0c      	ldr	r3, [pc, #48]	; (8000f74 <NVIC_SetPriorityGrouping+0x44>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f46:	68ba      	ldr	r2, [r7, #8]
 8000f48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f62:	4a04      	ldr	r2, [pc, #16]	; (8000f74 <NVIC_SetPriorityGrouping+0x44>)
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	60d3      	str	r3, [r2, #12]
}
 8000f68:	bf00      	nop
 8000f6a:	3714      	adds	r7, #20
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <NVIC_GetPriorityGrouping+0x18>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	0a1b      	lsrs	r3, r3, #8
 8000f82:	f003 0307 	and.w	r3, r3, #7
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f9e:	4909      	ldr	r1, [pc, #36]	; (8000fc4 <NVIC_EnableIRQ+0x30>)
 8000fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa4:	095b      	lsrs	r3, r3, #5
 8000fa6:	79fa      	ldrb	r2, [r7, #7]
 8000fa8:	f002 021f 	and.w	r2, r2, #31
 8000fac:	2001      	movs	r0, #1
 8000fae:	fa00 f202 	lsl.w	r2, r0, r2
 8000fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000e100 	.word	0xe000e100

08000fc8 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000fd2:	4909      	ldr	r1, [pc, #36]	; (8000ff8 <NVIC_DisableIRQ+0x30>)
 8000fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd8:	095b      	lsrs	r3, r3, #5
 8000fda:	79fa      	ldrb	r2, [r7, #7]
 8000fdc:	f002 021f 	and.w	r2, r2, #31
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fe6:	3320      	adds	r3, #32
 8000fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	e000e100 	.word	0xe000e100

08000ffc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	6039      	str	r1, [r7, #0]
 8001006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100c:	2b00      	cmp	r3, #0
 800100e:	da0b      	bge.n	8001028 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001010:	490d      	ldr	r1, [pc, #52]	; (8001048 <NVIC_SetPriority+0x4c>)
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	f003 030f 	and.w	r3, r3, #15
 8001018:	3b04      	subs	r3, #4
 800101a:	683a      	ldr	r2, [r7, #0]
 800101c:	b2d2      	uxtb	r2, r2
 800101e:	0112      	lsls	r2, r2, #4
 8001020:	b2d2      	uxtb	r2, r2
 8001022:	440b      	add	r3, r1
 8001024:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001026:	e009      	b.n	800103c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001028:	4908      	ldr	r1, [pc, #32]	; (800104c <NVIC_SetPriority+0x50>)
 800102a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102e:	683a      	ldr	r2, [r7, #0]
 8001030:	b2d2      	uxtb	r2, r2
 8001032:	0112      	lsls	r2, r2, #4
 8001034:	b2d2      	uxtb	r2, r2
 8001036:	440b      	add	r3, r1
 8001038:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00
 800104c:	e000e100 	.word	0xe000e100

08001050 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001050:	b480      	push	{r7}
 8001052:	b089      	sub	sp, #36	; 0x24
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f003 0307 	and.w	r3, r3, #7
 8001062:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	f1c3 0307 	rsb	r3, r3, #7
 800106a:	2b04      	cmp	r3, #4
 800106c:	bf28      	it	cs
 800106e:	2304      	movcs	r3, #4
 8001070:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	3304      	adds	r3, #4
 8001076:	2b06      	cmp	r3, #6
 8001078:	d902      	bls.n	8001080 <NVIC_EncodePriority+0x30>
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	3b03      	subs	r3, #3
 800107e:	e000      	b.n	8001082 <NVIC_EncodePriority+0x32>
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001084:	2201      	movs	r2, #1
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	1e5a      	subs	r2, r3, #1
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	401a      	ands	r2, r3
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001096:	2101      	movs	r1, #1
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	fa01 f303 	lsl.w	r3, r1, r3
 800109e:	1e59      	subs	r1, r3, #1
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a4:	4313      	orrs	r3, r2
         );
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3724      	adds	r7, #36	; 0x24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
	...

080010b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	3b01      	subs	r3, #1
 80010c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010c4:	d301      	bcc.n	80010ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010c6:	2301      	movs	r3, #1
 80010c8:	e00f      	b.n	80010ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010ca:	4a0a      	ldr	r2, [pc, #40]	; (80010f4 <SysTick_Config+0x40>)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010d2:	210f      	movs	r1, #15
 80010d4:	f04f 30ff 	mov.w	r0, #4294967295
 80010d8:	f7ff ff90 	bl	8000ffc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010dc:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <SysTick_Config+0x40>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010e2:	4b04      	ldr	r3, [pc, #16]	; (80010f4 <SysTick_Config+0x40>)
 80010e4:	2207      	movs	r2, #7
 80010e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	e000e010 	.word	0xe000e010

080010f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f7ff ff15 	bl	8000f30 <NVIC_SetPriorityGrouping>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800110e:	b580      	push	{r7, lr}
 8001110:	b086      	sub	sp, #24
 8001112:	af00      	add	r7, sp, #0
 8001114:	4603      	mov	r3, r0
 8001116:	60b9      	str	r1, [r7, #8]
 8001118:	607a      	str	r2, [r7, #4]
 800111a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001120:	f7ff ff2a 	bl	8000f78 <NVIC_GetPriorityGrouping>
 8001124:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	68b9      	ldr	r1, [r7, #8]
 800112a:	6978      	ldr	r0, [r7, #20]
 800112c:	f7ff ff90 	bl	8001050 <NVIC_EncodePriority>
 8001130:	4602      	mov	r2, r0
 8001132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001136:	4611      	mov	r1, r2
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ff5f 	bl	8000ffc <NVIC_SetPriority>
}
 800113e:	bf00      	nop
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	4603      	mov	r3, r0
 800114e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff1d 	bl	8000f94 <NVIC_EnableIRQ>
}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	4603      	mov	r3, r0
 800116a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ff29 	bl	8000fc8 <NVIC_DisableIRQ>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ff94 	bl	80010b4 <SysTick_Config>
 800118c:	4603      	mov	r3, r0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80011a4:	f7ff feb8 	bl	8000f18 <HAL_GetTick>
 80011a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d101      	bne.n	80011b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e099      	b.n	80012e8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2202      	movs	r2, #2
 80011c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	6812      	ldr	r2, [r2, #0]
 80011cc:	6812      	ldr	r2, [r2, #0]
 80011ce:	f022 0201 	bic.w	r2, r2, #1
 80011d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011d4:	e00f      	b.n	80011f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011d6:	f7ff fe9f 	bl	8000f18 <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	d908      	bls.n	80011f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2220      	movs	r2, #32
 80011e8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2203      	movs	r2, #3
 80011ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e078      	b.n	80012e8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f003 0301 	and.w	r3, r3, #1
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1e8      	bne.n	80011d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800120c:	697a      	ldr	r2, [r7, #20]
 800120e:	4b38      	ldr	r3, [pc, #224]	; (80012f0 <HAL_DMA_Init+0x158>)
 8001210:	4013      	ands	r3, r2
 8001212:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685a      	ldr	r2, [r3, #4]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001222:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800122e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800123a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001242:	697a      	ldr	r2, [r7, #20]
 8001244:	4313      	orrs	r3, r2
 8001246:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124c:	2b04      	cmp	r3, #4
 800124e:	d107      	bne.n	8001260 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001258:	4313      	orrs	r3, r2
 800125a:	697a      	ldr	r2, [r7, #20]
 800125c:	4313      	orrs	r3, r2
 800125e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	697a      	ldr	r2, [r7, #20]
 8001266:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	695b      	ldr	r3, [r3, #20]
 800126e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	f023 0307 	bic.w	r3, r3, #7
 8001276:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800127c:	697a      	ldr	r2, [r7, #20]
 800127e:	4313      	orrs	r3, r2
 8001280:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001286:	2b04      	cmp	r3, #4
 8001288:	d117      	bne.n	80012ba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800128e:	697a      	ldr	r2, [r7, #20]
 8001290:	4313      	orrs	r3, r2
 8001292:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001298:	2b00      	cmp	r3, #0
 800129a:	d00e      	beq.n	80012ba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f000 fa99 	bl	80017d4 <DMA_CheckFifoParam>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d008      	beq.n	80012ba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2240      	movs	r2, #64	; 0x40
 80012ac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2201      	movs	r2, #1
 80012b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80012b6:	2301      	movs	r3, #1
 80012b8:	e016      	b.n	80012e8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	697a      	ldr	r2, [r7, #20]
 80012c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f000 fa50 	bl	8001768 <DMA_CalcBaseAndBitshift>
 80012c8:	4603      	mov	r3, r0
 80012ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012d0:	223f      	movs	r2, #63	; 0x3f
 80012d2:	409a      	lsls	r2, r3
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2201      	movs	r2, #1
 80012e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3718      	adds	r7, #24
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	f010803f 	.word	0xf010803f

080012f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001302:	2300      	movs	r3, #0
 8001304:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800130a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001312:	2b01      	cmp	r3, #1
 8001314:	d101      	bne.n	800131a <HAL_DMA_Start_IT+0x26>
 8001316:	2302      	movs	r3, #2
 8001318:	e048      	b.n	80013ac <HAL_DMA_Start_IT+0xb8>
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2201      	movs	r2, #1
 800131e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b01      	cmp	r3, #1
 800132c:	d137      	bne.n	800139e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2202      	movs	r2, #2
 8001332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	2200      	movs	r2, #0
 800133a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	68b9      	ldr	r1, [r7, #8]
 8001342:	68f8      	ldr	r0, [r7, #12]
 8001344:	f000 f9e2 	bl	800170c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800134c:	223f      	movs	r2, #63	; 0x3f
 800134e:	409a      	lsls	r2, r3
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	68fa      	ldr	r2, [r7, #12]
 800135a:	6812      	ldr	r2, [r2, #0]
 800135c:	6812      	ldr	r2, [r2, #0]
 800135e:	f042 0216 	orr.w	r2, r2, #22
 8001362:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	6812      	ldr	r2, [r2, #0]
 800136c:	6952      	ldr	r2, [r2, #20]
 800136e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001372:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001378:	2b00      	cmp	r3, #0
 800137a:	d007      	beq.n	800138c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	68fa      	ldr	r2, [r7, #12]
 8001382:	6812      	ldr	r2, [r2, #0]
 8001384:	6812      	ldr	r2, [r2, #0]
 8001386:	f042 0208 	orr.w	r2, r2, #8
 800138a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	68fa      	ldr	r2, [r7, #12]
 8001392:	6812      	ldr	r2, [r2, #0]
 8001394:	6812      	ldr	r2, [r2, #0]
 8001396:	f042 0201 	orr.w	r2, r2, #1
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	e005      	b.n	80013aa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80013a6:	2302      	movs	r3, #2
 80013a8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80013aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d004      	beq.n	80013d2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2280      	movs	r2, #128	; 0x80
 80013cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e00c      	b.n	80013ec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2205      	movs	r2, #5
 80013d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	6812      	ldr	r2, [r2, #0]
 80013e2:	6812      	ldr	r2, [r2, #0]
 80013e4:	f022 0201 	bic.w	r2, r2, #1
 80013e8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001400:	2300      	movs	r3, #0
 8001402:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001404:	4b92      	ldr	r3, [pc, #584]	; (8001650 <HAL_DMA_IRQHandler+0x258>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a92      	ldr	r2, [pc, #584]	; (8001654 <HAL_DMA_IRQHandler+0x25c>)
 800140a:	fba2 2303 	umull	r2, r3, r2, r3
 800140e:	0a9b      	lsrs	r3, r3, #10
 8001410:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001416:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001422:	2208      	movs	r2, #8
 8001424:	409a      	lsls	r2, r3
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	4013      	ands	r3, r2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d01a      	beq.n	8001464 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0304 	and.w	r3, r3, #4
 8001438:	2b00      	cmp	r3, #0
 800143a:	d013      	beq.n	8001464 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	6812      	ldr	r2, [r2, #0]
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	f022 0204 	bic.w	r2, r2, #4
 800144a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001450:	2208      	movs	r2, #8
 8001452:	409a      	lsls	r2, r3
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800145c:	f043 0201 	orr.w	r2, r3, #1
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001468:	2201      	movs	r2, #1
 800146a:	409a      	lsls	r2, r3
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4013      	ands	r3, r2
 8001470:	2b00      	cmp	r3, #0
 8001472:	d012      	beq.n	800149a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800147e:	2b00      	cmp	r3, #0
 8001480:	d00b      	beq.n	800149a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001486:	2201      	movs	r2, #1
 8001488:	409a      	lsls	r2, r3
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001492:	f043 0202 	orr.w	r2, r3, #2
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800149e:	2204      	movs	r2, #4
 80014a0:	409a      	lsls	r2, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	4013      	ands	r3, r2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d012      	beq.n	80014d0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0302 	and.w	r3, r3, #2
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d00b      	beq.n	80014d0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014bc:	2204      	movs	r2, #4
 80014be:	409a      	lsls	r2, r3
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014c8:	f043 0204 	orr.w	r2, r3, #4
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014d4:	2210      	movs	r2, #16
 80014d6:	409a      	lsls	r2, r3
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	4013      	ands	r3, r2
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d043      	beq.n	8001568 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0308 	and.w	r3, r3, #8
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d03c      	beq.n	8001568 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014f2:	2210      	movs	r2, #16
 80014f4:	409a      	lsls	r2, r3
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d018      	beq.n	800153a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d108      	bne.n	8001528 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	2b00      	cmp	r3, #0
 800151c:	d024      	beq.n	8001568 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	4798      	blx	r3
 8001526:	e01f      	b.n	8001568 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800152c:	2b00      	cmp	r3, #0
 800152e:	d01b      	beq.n	8001568 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	4798      	blx	r3
 8001538:	e016      	b.n	8001568 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001544:	2b00      	cmp	r3, #0
 8001546:	d107      	bne.n	8001558 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	6812      	ldr	r2, [r2, #0]
 8001550:	6812      	ldr	r2, [r2, #0]
 8001552:	f022 0208 	bic.w	r2, r2, #8
 8001556:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800156c:	2220      	movs	r2, #32
 800156e:	409a      	lsls	r2, r3
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4013      	ands	r3, r2
 8001574:	2b00      	cmp	r3, #0
 8001576:	f000 808e 	beq.w	8001696 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f003 0310 	and.w	r3, r3, #16
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 8086 	beq.w	8001696 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800158e:	2220      	movs	r2, #32
 8001590:	409a      	lsls	r2, r3
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b05      	cmp	r3, #5
 80015a0:	d136      	bne.n	8001610 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	6812      	ldr	r2, [r2, #0]
 80015aa:	6812      	ldr	r2, [r2, #0]
 80015ac:	f022 0216 	bic.w	r2, r2, #22
 80015b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	6952      	ldr	r2, [r2, #20]
 80015bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d103      	bne.n	80015d2 <HAL_DMA_IRQHandler+0x1da>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d007      	beq.n	80015e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	6812      	ldr	r2, [r2, #0]
 80015dc:	f022 0208 	bic.w	r2, r2, #8
 80015e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015e6:	223f      	movs	r2, #63	; 0x3f
 80015e8:	409a      	lsls	r2, r3
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2200      	movs	r2, #0
 80015f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2201      	movs	r2, #1
 80015fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001602:	2b00      	cmp	r3, #0
 8001604:	d07d      	beq.n	8001702 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	4798      	blx	r3
        }
        return;
 800160e:	e078      	b.n	8001702 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d01c      	beq.n	8001658 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d108      	bne.n	800163e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001630:	2b00      	cmp	r3, #0
 8001632:	d030      	beq.n	8001696 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	4798      	blx	r3
 800163c:	e02b      	b.n	8001696 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001642:	2b00      	cmp	r3, #0
 8001644:	d027      	beq.n	8001696 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	4798      	blx	r3
 800164e:	e022      	b.n	8001696 <HAL_DMA_IRQHandler+0x29e>
 8001650:	20000024 	.word	0x20000024
 8001654:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10f      	bne.n	8001686 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	6812      	ldr	r2, [r2, #0]
 8001670:	f022 0210 	bic.w	r2, r2, #16
 8001674:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2201      	movs	r2, #1
 8001682:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800168a:	2b00      	cmp	r3, #0
 800168c:	d003      	beq.n	8001696 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800169a:	2b00      	cmp	r3, #0
 800169c:	d032      	beq.n	8001704 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d022      	beq.n	80016f0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2205      	movs	r2, #5
 80016ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	6812      	ldr	r2, [r2, #0]
 80016ba:	6812      	ldr	r2, [r2, #0]
 80016bc:	f022 0201 	bic.w	r2, r2, #1
 80016c0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	3301      	adds	r3, #1
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	697a      	ldr	r2, [r7, #20]
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d807      	bhi.n	80016de <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1f2      	bne.n	80016c2 <HAL_DMA_IRQHandler+0x2ca>
 80016dc:	e000      	b.n	80016e0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80016de:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2201      	movs	r2, #1
 80016ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d005      	beq.n	8001704 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	4798      	blx	r3
 8001700:	e000      	b.n	8001704 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001702:	bf00      	nop
    }
  }
}
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop

0800170c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
 8001718:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	6812      	ldr	r2, [r2, #0]
 8001722:	6812      	ldr	r2, [r2, #0]
 8001724:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001728:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	683a      	ldr	r2, [r7, #0]
 8001730:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	2b40      	cmp	r3, #64	; 0x40
 8001738:	d108      	bne.n	800174c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	68ba      	ldr	r2, [r7, #8]
 8001748:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800174a:	e007      	b.n	800175c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	68ba      	ldr	r2, [r7, #8]
 8001752:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	60da      	str	r2, [r3, #12]
}
 800175c:	bf00      	nop
 800175e:	3714      	adds	r7, #20
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	b2db      	uxtb	r3, r3
 8001776:	3b10      	subs	r3, #16
 8001778:	4a14      	ldr	r2, [pc, #80]	; (80017cc <DMA_CalcBaseAndBitshift+0x64>)
 800177a:	fba2 2303 	umull	r2, r3, r2, r3
 800177e:	091b      	lsrs	r3, r3, #4
 8001780:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001782:	4a13      	ldr	r2, [pc, #76]	; (80017d0 <DMA_CalcBaseAndBitshift+0x68>)
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4413      	add	r3, r2
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	461a      	mov	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2b03      	cmp	r3, #3
 8001794:	d909      	bls.n	80017aa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800179e:	f023 0303 	bic.w	r3, r3, #3
 80017a2:	1d1a      	adds	r2, r3, #4
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	659a      	str	r2, [r3, #88]	; 0x58
 80017a8:	e007      	b.n	80017ba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80017b2:	f023 0303 	bic.w	r3, r3, #3
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3714      	adds	r7, #20
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	aaaaaaab 	.word	0xaaaaaaab
 80017d0:	08005f04 	.word	0x08005f04

080017d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	699b      	ldr	r3, [r3, #24]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d11f      	bne.n	800182e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	2b03      	cmp	r3, #3
 80017f2:	d855      	bhi.n	80018a0 <DMA_CheckFifoParam+0xcc>
 80017f4:	a201      	add	r2, pc, #4	; (adr r2, 80017fc <DMA_CheckFifoParam+0x28>)
 80017f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017fa:	bf00      	nop
 80017fc:	0800180d 	.word	0x0800180d
 8001800:	0800181f 	.word	0x0800181f
 8001804:	0800180d 	.word	0x0800180d
 8001808:	080018a1 	.word	0x080018a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001810:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d045      	beq.n	80018a4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800181c:	e042      	b.n	80018a4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001822:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001826:	d13f      	bne.n	80018a8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001828:	2301      	movs	r3, #1
 800182a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800182c:	e03c      	b.n	80018a8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001836:	d121      	bne.n	800187c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	2b03      	cmp	r3, #3
 800183c:	d836      	bhi.n	80018ac <DMA_CheckFifoParam+0xd8>
 800183e:	a201      	add	r2, pc, #4	; (adr r2, 8001844 <DMA_CheckFifoParam+0x70>)
 8001840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001844:	08001855 	.word	0x08001855
 8001848:	0800185b 	.word	0x0800185b
 800184c:	08001855 	.word	0x08001855
 8001850:	0800186d 	.word	0x0800186d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	73fb      	strb	r3, [r7, #15]
      break;
 8001858:	e02f      	b.n	80018ba <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800185e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d024      	beq.n	80018b0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800186a:	e021      	b.n	80018b0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001870:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001874:	d11e      	bne.n	80018b4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800187a:	e01b      	b.n	80018b4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	2b02      	cmp	r3, #2
 8001880:	d902      	bls.n	8001888 <DMA_CheckFifoParam+0xb4>
 8001882:	2b03      	cmp	r3, #3
 8001884:	d003      	beq.n	800188e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001886:	e018      	b.n	80018ba <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	73fb      	strb	r3, [r7, #15]
      break;
 800188c:	e015      	b.n	80018ba <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001892:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d00e      	beq.n	80018b8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	73fb      	strb	r3, [r7, #15]
      break;
 800189e:	e00b      	b.n	80018b8 <DMA_CheckFifoParam+0xe4>
      break;
 80018a0:	bf00      	nop
 80018a2:	e00a      	b.n	80018ba <DMA_CheckFifoParam+0xe6>
      break;
 80018a4:	bf00      	nop
 80018a6:	e008      	b.n	80018ba <DMA_CheckFifoParam+0xe6>
      break;
 80018a8:	bf00      	nop
 80018aa:	e006      	b.n	80018ba <DMA_CheckFifoParam+0xe6>
      break;
 80018ac:	bf00      	nop
 80018ae:	e004      	b.n	80018ba <DMA_CheckFifoParam+0xe6>
      break;
 80018b0:	bf00      	nop
 80018b2:	e002      	b.n	80018ba <DMA_CheckFifoParam+0xe6>
      break;   
 80018b4:	bf00      	nop
 80018b6:	e000      	b.n	80018ba <DMA_CheckFifoParam+0xe6>
      break;
 80018b8:	bf00      	nop
    }
  } 
  
  return status; 
 80018ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3714      	adds	r7, #20
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b089      	sub	sp, #36	; 0x24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018d6:	2300      	movs	r3, #0
 80018d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018da:	2300      	movs	r3, #0
 80018dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
 80018e2:	e14d      	b.n	8001b80 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018e4:	2201      	movs	r2, #1
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018f8:	693a      	ldr	r2, [r7, #16]
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	f040 813c 	bne.w	8001b7a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b02      	cmp	r3, #2
 8001908:	d003      	beq.n	8001912 <HAL_GPIO_Init+0x4a>
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	2b12      	cmp	r3, #18
 8001910:	d123      	bne.n	800195a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	08da      	lsrs	r2, r3, #3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	3208      	adds	r2, #8
 800191a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800191e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	220f      	movs	r2, #15
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43db      	mvns	r3, r3
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	4013      	ands	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	691a      	ldr	r2, [r3, #16]
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	f003 0307 	and.w	r3, r3, #7
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4313      	orrs	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	08da      	lsrs	r2, r3, #3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	3208      	adds	r2, #8
 8001954:	69b9      	ldr	r1, [r7, #24]
 8001956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	2203      	movs	r2, #3
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	4013      	ands	r3, r2
 8001970:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	f003 0203 	and.w	r2, r3, #3
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	69ba      	ldr	r2, [r7, #24]
 8001984:	4313      	orrs	r3, r2
 8001986:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d00b      	beq.n	80019ae <HAL_GPIO_Init+0xe6>
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2b02      	cmp	r3, #2
 800199c:	d007      	beq.n	80019ae <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019a2:	2b11      	cmp	r3, #17
 80019a4:	d003      	beq.n	80019ae <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b12      	cmp	r3, #18
 80019ac:	d130      	bne.n	8001a10 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	2203      	movs	r2, #3
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	43db      	mvns	r3, r3
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	4013      	ands	r3, r2
 80019c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	68da      	ldr	r2, [r3, #12]
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019e4:	2201      	movs	r2, #1
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	43db      	mvns	r3, r3
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	4013      	ands	r3, r2
 80019f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	091b      	lsrs	r3, r3, #4
 80019fa:	f003 0201 	and.w	r2, r3, #1
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	2203      	movs	r2, #3
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	43db      	mvns	r3, r3
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	4013      	ands	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	f000 8096 	beq.w	8001b7a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	4a50      	ldr	r2, [pc, #320]	; (8001b94 <HAL_GPIO_Init+0x2cc>)
 8001a54:	4b4f      	ldr	r3, [pc, #316]	; (8001b94 <HAL_GPIO_Init+0x2cc>)
 8001a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a5e:	4b4d      	ldr	r3, [pc, #308]	; (8001b94 <HAL_GPIO_Init+0x2cc>)
 8001a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a6a:	4a4b      	ldr	r2, [pc, #300]	; (8001b98 <HAL_GPIO_Init+0x2d0>)
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	089b      	lsrs	r3, r3, #2
 8001a70:	3302      	adds	r3, #2
 8001a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	f003 0303 	and.w	r3, r3, #3
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	220f      	movs	r2, #15
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	43db      	mvns	r3, r3
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a42      	ldr	r2, [pc, #264]	; (8001b9c <HAL_GPIO_Init+0x2d4>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d00d      	beq.n	8001ab2 <HAL_GPIO_Init+0x1ea>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a41      	ldr	r2, [pc, #260]	; (8001ba0 <HAL_GPIO_Init+0x2d8>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d007      	beq.n	8001aae <HAL_GPIO_Init+0x1e6>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a40      	ldr	r2, [pc, #256]	; (8001ba4 <HAL_GPIO_Init+0x2dc>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d101      	bne.n	8001aaa <HAL_GPIO_Init+0x1e2>
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	e004      	b.n	8001ab4 <HAL_GPIO_Init+0x1ec>
 8001aaa:	2307      	movs	r3, #7
 8001aac:	e002      	b.n	8001ab4 <HAL_GPIO_Init+0x1ec>
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e000      	b.n	8001ab4 <HAL_GPIO_Init+0x1ec>
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	69fa      	ldr	r2, [r7, #28]
 8001ab6:	f002 0203 	and.w	r2, r2, #3
 8001aba:	0092      	lsls	r2, r2, #2
 8001abc:	4093      	lsls	r3, r2
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ac4:	4934      	ldr	r1, [pc, #208]	; (8001b98 <HAL_GPIO_Init+0x2d0>)
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	089b      	lsrs	r3, r3, #2
 8001aca:	3302      	adds	r3, #2
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ad2:	4b35      	ldr	r3, [pc, #212]	; (8001ba8 <HAL_GPIO_Init+0x2e0>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	43db      	mvns	r3, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d003      	beq.n	8001af6 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001af6:	4a2c      	ldr	r2, [pc, #176]	; (8001ba8 <HAL_GPIO_Init+0x2e0>)
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001afc:	4b2a      	ldr	r3, [pc, #168]	; (8001ba8 <HAL_GPIO_Init+0x2e0>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	43db      	mvns	r3, r3
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d003      	beq.n	8001b20 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b20:	4a21      	ldr	r2, [pc, #132]	; (8001ba8 <HAL_GPIO_Init+0x2e0>)
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b26:	4b20      	ldr	r3, [pc, #128]	; (8001ba8 <HAL_GPIO_Init+0x2e0>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	43db      	mvns	r3, r3
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4013      	ands	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d003      	beq.n	8001b4a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b4a:	4a17      	ldr	r2, [pc, #92]	; (8001ba8 <HAL_GPIO_Init+0x2e0>)
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b50:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <HAL_GPIO_Init+0x2e0>)
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b74:	4a0c      	ldr	r2, [pc, #48]	; (8001ba8 <HAL_GPIO_Init+0x2e0>)
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	61fb      	str	r3, [r7, #28]
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	2b0f      	cmp	r3, #15
 8001b84:	f67f aeae 	bls.w	80018e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b88:	bf00      	nop
 8001b8a:	3724      	adds	r7, #36	; 0x24
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40013800 	.word	0x40013800
 8001b9c:	40020000 	.word	0x40020000
 8001ba0:	40020400 	.word	0x40020400
 8001ba4:	40020800 	.word	0x40020800
 8001ba8:	40013c00 	.word	0x40013c00

08001bac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	807b      	strh	r3, [r7, #2]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bbc:	787b      	ldrb	r3, [r7, #1]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bc2:	887a      	ldrh	r2, [r7, #2]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bc8:	e003      	b.n	8001bd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bca:	887b      	ldrh	r3, [r7, #2]
 8001bcc:	041a      	lsls	r2, r3, #16
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	619a      	str	r2, [r3, #24]
}
 8001bd2:	bf00      	nop
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b083      	sub	sp, #12
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
 8001be6:	460b      	mov	r3, r1
 8001be8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	695a      	ldr	r2, [r3, #20]
 8001bee:	887b      	ldrh	r3, [r7, #2]
 8001bf0:	405a      	eors	r2, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	615a      	str	r2, [r3, #20]
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
	...

08001c04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001c0e:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c10:	695a      	ldr	r2, [r3, #20]
 8001c12:	88fb      	ldrh	r3, [r7, #6]
 8001c14:	4013      	ands	r3, r2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d006      	beq.n	8001c28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c1a:	4a05      	ldr	r2, [pc, #20]	; (8001c30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c1c:	88fb      	ldrh	r3, [r7, #6]
 8001c1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c20:	88fb      	ldrh	r3, [r7, #6]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f000 f806 	bl	8001c34 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40013c00 	.word	0x40013c00

08001c34 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8001c54:	2300      	movs	r3, #0
 8001c56:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e0c8      	b.n	8001df8 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d106      	bne.n	8001c80 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f003 fcb8 	bl	80055f0 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2224      	movs	r2, #36	; 0x24
 8001c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	6812      	ldr	r2, [r2, #0]
 8001c90:	6812      	ldr	r2, [r2, #0]
 8001c92:	f022 0201 	bic.w	r2, r2, #1
 8001c96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c98:	f000 fa7e 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8001c9c:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	4a57      	ldr	r2, [pc, #348]	; (8001e00 <HAL_I2C_Init+0x1b4>)
 8001ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca6:	0c9b      	lsrs	r3, r3, #18
 8001ca8:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4952      	ldr	r1, [pc, #328]	; (8001e04 <HAL_I2C_Init+0x1b8>)
 8001cbc:	428b      	cmp	r3, r1
 8001cbe:	d802      	bhi.n	8001cc6 <HAL_I2C_Init+0x7a>
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	e009      	b.n	8001cda <HAL_I2C_Init+0x8e>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001ccc:	fb01 f303 	mul.w	r3, r1, r3
 8001cd0:	494d      	ldr	r1, [pc, #308]	; (8001e08 <HAL_I2C_Init+0x1bc>)
 8001cd2:	fba1 1303 	umull	r1, r3, r1, r3
 8001cd6:	099b      	lsrs	r3, r3, #6
 8001cd8:	3301      	adds	r3, #1
 8001cda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6819      	ldr	r1, [r3, #0]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	4a47      	ldr	r2, [pc, #284]	; (8001e04 <HAL_I2C_Init+0x1b8>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d812      	bhi.n	8001d10 <HAL_I2C_Init+0xc4>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	68ba      	ldr	r2, [r7, #8]
 8001cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cfa:	2b03      	cmp	r3, #3
 8001cfc:	d906      	bls.n	8001d0c <HAL_I2C_Init+0xc0>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	68ba      	ldr	r2, [r7, #8]
 8001d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d0a:	e045      	b.n	8001d98 <HAL_I2C_Init+0x14c>
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	e043      	b.n	8001d98 <HAL_I2C_Init+0x14c>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d10f      	bne.n	8001d38 <HAL_I2C_Init+0xec>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	4413      	add	r3, r2
 8001d22:	68ba      	ldr	r2, [r7, #8]
 8001d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	bf0c      	ite	eq
 8001d30:	2301      	moveq	r3, #1
 8001d32:	2300      	movne	r3, #0
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	e010      	b.n	8001d5a <HAL_I2C_Init+0x10e>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	009a      	lsls	r2, r3, #2
 8001d44:	4413      	add	r3, r2
 8001d46:	68ba      	ldr	r2, [r7, #8]
 8001d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	bf0c      	ite	eq
 8001d54:	2301      	moveq	r3, #1
 8001d56:	2300      	movne	r3, #0
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <HAL_I2C_Init+0x116>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e01a      	b.n	8001d98 <HAL_I2C_Init+0x14c>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d10a      	bne.n	8001d80 <HAL_I2C_Init+0x134>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	4413      	add	r3, r2
 8001d74:	68ba      	ldr	r2, [r7, #8]
 8001d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d7e:	e00b      	b.n	8001d98 <HAL_I2C_Init+0x14c>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	4613      	mov	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4413      	add	r3, r2
 8001d8a:	009a      	lsls	r2, r3, #2
 8001d8c:	4413      	add	r3, r2
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d98:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	69d1      	ldr	r1, [r2, #28]
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	6a12      	ldr	r2, [r2, #32]
 8001da6:	430a      	orrs	r2, r1
 8001da8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	6911      	ldr	r1, [r2, #16]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	68d2      	ldr	r2, [r2, #12]
 8001db6:	430a      	orrs	r2, r1
 8001db8:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6951      	ldr	r1, [r2, #20]
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	6992      	ldr	r2, [r2, #24]
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	6812      	ldr	r2, [r2, #0]
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	f042 0201 	orr.w	r2, r2, #1
 8001dd8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2220      	movs	r2, #32
 8001de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	431bde83 	.word	0x431bde83
 8001e04:	000186a0 	.word	0x000186a0
 8001e08:	10624dd3 	.word	0x10624dd3

08001e0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d101      	bne.n	8001e20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e0ca      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e20:	4b67      	ldr	r3, [pc, #412]	; (8001fc0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 020f 	and.w	r2, r3, #15
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d20c      	bcs.n	8001e48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e2e:	4b64      	ldr	r3, [pc, #400]	; (8001fc0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e36:	4b62      	ldr	r3, [pc, #392]	; (8001fc0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 020f 	and.w	r2, r3, #15
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d001      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0b6      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0302 	and.w	r3, r3, #2
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d020      	beq.n	8001e96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d005      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e60:	4a58      	ldr	r2, [pc, #352]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e62:	4b58      	ldr	r3, [pc, #352]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0308 	and.w	r3, r3, #8
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d005      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e78:	4a52      	ldr	r2, [pc, #328]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e7a:	4b52      	ldr	r3, [pc, #328]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e84:	494f      	ldr	r1, [pc, #316]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e86:	4b4f      	ldr	r3, [pc, #316]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d044      	beq.n	8001f2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d107      	bne.n	8001eba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eaa:	4b46      	ldr	r3, [pc, #280]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d119      	bne.n	8001eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e07d      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d003      	beq.n	8001eca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ec6:	2b03      	cmp	r3, #3
 8001ec8:	d107      	bne.n	8001eda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eca:	4b3e      	ldr	r3, [pc, #248]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d109      	bne.n	8001eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e06d      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eda:	4b3a      	ldr	r3, [pc, #232]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e065      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eea:	4936      	ldr	r1, [pc, #216]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001eec:	4b35      	ldr	r3, [pc, #212]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f023 0203 	bic.w	r2, r3, #3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001efc:	f7ff f80c 	bl	8000f18 <HAL_GetTick>
 8001f00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f02:	e00a      	b.n	8001f1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f04:	f7ff f808 	bl	8000f18 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e04d      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1a:	4b2a      	ldr	r3, [pc, #168]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f003 020c 	and.w	r2, r3, #12
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d1eb      	bne.n	8001f04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f2c:	4b24      	ldr	r3, [pc, #144]	; (8001fc0 <HAL_RCC_ClockConfig+0x1b4>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 020f 	and.w	r2, r3, #15
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d90c      	bls.n	8001f54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f3a:	4b21      	ldr	r3, [pc, #132]	; (8001fc0 <HAL_RCC_ClockConfig+0x1b4>)
 8001f3c:	683a      	ldr	r2, [r7, #0]
 8001f3e:	b2d2      	uxtb	r2, r2
 8001f40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f42:	4b1f      	ldr	r3, [pc, #124]	; (8001fc0 <HAL_RCC_ClockConfig+0x1b4>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 020f 	and.w	r2, r3, #15
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d001      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e030      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d008      	beq.n	8001f72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f60:	4918      	ldr	r1, [pc, #96]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f62:	4b18      	ldr	r3, [pc, #96]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0308 	and.w	r3, r3, #8
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d009      	beq.n	8001f92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f7e:	4911      	ldr	r1, [pc, #68]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f80:	4b10      	ldr	r3, [pc, #64]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	691b      	ldr	r3, [r3, #16]
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f92:	f000 f81d 	bl	8001fd0 <HAL_RCC_GetSysClockFreq>
 8001f96:	4601      	mov	r1, r0
 8001f98:	4b0a      	ldr	r3, [pc, #40]	; (8001fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	091b      	lsrs	r3, r3, #4
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	4a09      	ldr	r2, [pc, #36]	; (8001fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa4:	5cd3      	ldrb	r3, [r2, r3]
 8001fa6:	fa21 f303 	lsr.w	r3, r1, r3
 8001faa:	4a08      	ldr	r2, [pc, #32]	; (8001fcc <HAL_RCC_ClockConfig+0x1c0>)
 8001fac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f7fe ff6e 	bl	8000e90 <HAL_InitTick>

  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40023c00 	.word	0x40023c00
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	08005f0c 	.word	0x08005f0c
 8001fcc:	20000024 	.word	0x20000024

08001fd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fd4:	b08f      	sub	sp, #60	; 0x3c
 8001fd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fdc:	2300      	movs	r3, #0
 8001fde:	637b      	str	r3, [r7, #52]	; 0x34
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fe8:	4b62      	ldr	r3, [pc, #392]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f003 030c 	and.w	r3, r3, #12
 8001ff0:	2b04      	cmp	r3, #4
 8001ff2:	d007      	beq.n	8002004 <HAL_RCC_GetSysClockFreq+0x34>
 8001ff4:	2b08      	cmp	r3, #8
 8001ff6:	d008      	beq.n	800200a <HAL_RCC_GetSysClockFreq+0x3a>
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f040 80b2 	bne.w	8002162 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ffe:	4b5e      	ldr	r3, [pc, #376]	; (8002178 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002000:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8002002:	e0b1      	b.n	8002168 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002004:	4b5d      	ldr	r3, [pc, #372]	; (800217c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002006:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002008:	e0ae      	b.n	8002168 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800200a:	4b5a      	ldr	r3, [pc, #360]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002012:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002014:	4b57      	ldr	r3, [pc, #348]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d04e      	beq.n	80020be <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002020:	4b54      	ldr	r3, [pc, #336]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	099b      	lsrs	r3, r3, #6
 8002026:	f04f 0400 	mov.w	r4, #0
 800202a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800202e:	f04f 0200 	mov.w	r2, #0
 8002032:	ea01 0103 	and.w	r1, r1, r3
 8002036:	ea02 0204 	and.w	r2, r2, r4
 800203a:	460b      	mov	r3, r1
 800203c:	4614      	mov	r4, r2
 800203e:	0160      	lsls	r0, r4, #5
 8002040:	6278      	str	r0, [r7, #36]	; 0x24
 8002042:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002044:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002048:	6278      	str	r0, [r7, #36]	; 0x24
 800204a:	015b      	lsls	r3, r3, #5
 800204c:	623b      	str	r3, [r7, #32]
 800204e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002052:	1a5b      	subs	r3, r3, r1
 8002054:	eb64 0402 	sbc.w	r4, r4, r2
 8002058:	ea4f 1984 	mov.w	r9, r4, lsl #6
 800205c:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002060:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002064:	ebb8 0803 	subs.w	r8, r8, r3
 8002068:	eb69 0904 	sbc.w	r9, r9, r4
 800206c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002070:	61fb      	str	r3, [r7, #28]
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002078:	61fb      	str	r3, [r7, #28]
 800207a:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800207e:	61bb      	str	r3, [r7, #24]
 8002080:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002084:	eb18 0801 	adds.w	r8, r8, r1
 8002088:	eb49 0902 	adc.w	r9, r9, r2
 800208c:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80020a4:	4640      	mov	r0, r8
 80020a6:	4649      	mov	r1, r9
 80020a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020aa:	f04f 0400 	mov.w	r4, #0
 80020ae:	461a      	mov	r2, r3
 80020b0:	4623      	mov	r3, r4
 80020b2:	f7fe fd43 	bl	8000b3c <__aeabi_uldivmod>
 80020b6:	4603      	mov	r3, r0
 80020b8:	460c      	mov	r4, r1
 80020ba:	637b      	str	r3, [r7, #52]	; 0x34
 80020bc:	e043      	b.n	8002146 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020be:	4b2d      	ldr	r3, [pc, #180]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	099b      	lsrs	r3, r3, #6
 80020c4:	f04f 0400 	mov.w	r4, #0
 80020c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80020cc:	f04f 0200 	mov.w	r2, #0
 80020d0:	ea01 0103 	and.w	r1, r1, r3
 80020d4:	ea02 0204 	and.w	r2, r2, r4
 80020d8:	460b      	mov	r3, r1
 80020da:	4614      	mov	r4, r2
 80020dc:	0160      	lsls	r0, r4, #5
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	015b      	lsls	r3, r3, #5
 80020ea:	60bb      	str	r3, [r7, #8]
 80020ec:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80020f0:	1a5b      	subs	r3, r3, r1
 80020f2:	eb64 0402 	sbc.w	r4, r4, r2
 80020f6:	01a6      	lsls	r6, r4, #6
 80020f8:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 80020fc:	019d      	lsls	r5, r3, #6
 80020fe:	1aed      	subs	r5, r5, r3
 8002100:	eb66 0604 	sbc.w	r6, r6, r4
 8002104:	00f3      	lsls	r3, r6, #3
 8002106:	607b      	str	r3, [r7, #4]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800210e:	607b      	str	r3, [r7, #4]
 8002110:	00eb      	lsls	r3, r5, #3
 8002112:	603b      	str	r3, [r7, #0]
 8002114:	e897 0060 	ldmia.w	r7, {r5, r6}
 8002118:	186d      	adds	r5, r5, r1
 800211a:	eb46 0602 	adc.w	r6, r6, r2
 800211e:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8002122:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8002126:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 800212a:	4655      	mov	r5, sl
 800212c:	465e      	mov	r6, fp
 800212e:	4628      	mov	r0, r5
 8002130:	4631      	mov	r1, r6
 8002132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002134:	f04f 0400 	mov.w	r4, #0
 8002138:	461a      	mov	r2, r3
 800213a:	4623      	mov	r3, r4
 800213c:	f7fe fcfe 	bl	8000b3c <__aeabi_uldivmod>
 8002140:	4603      	mov	r3, r0
 8002142:	460c      	mov	r4, r1
 8002144:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002146:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	0c1b      	lsrs	r3, r3, #16
 800214c:	f003 0303 	and.w	r3, r3, #3
 8002150:	3301      	adds	r3, #1
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8002156:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800215a:	fbb2 f3f3 	udiv	r3, r2, r3
 800215e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002160:	e002      	b.n	8002168 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002162:	4b05      	ldr	r3, [pc, #20]	; (8002178 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002164:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002166:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800216a:	4618      	mov	r0, r3
 800216c:	373c      	adds	r7, #60	; 0x3c
 800216e:	46bd      	mov	sp, r7
 8002170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002174:	40023800 	.word	0x40023800
 8002178:	00f42400 	.word	0x00f42400
 800217c:	007a1200 	.word	0x007a1200

08002180 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002184:	4b03      	ldr	r3, [pc, #12]	; (8002194 <HAL_RCC_GetHCLKFreq+0x14>)
 8002186:	681b      	ldr	r3, [r3, #0]
}
 8002188:	4618      	mov	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000024 	.word	0x20000024

08002198 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800219c:	f7ff fff0 	bl	8002180 <HAL_RCC_GetHCLKFreq>
 80021a0:	4601      	mov	r1, r0
 80021a2:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	0a9b      	lsrs	r3, r3, #10
 80021a8:	f003 0307 	and.w	r3, r3, #7
 80021ac:	4a03      	ldr	r2, [pc, #12]	; (80021bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80021ae:	5cd3      	ldrb	r3, [r2, r3]
 80021b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40023800 	.word	0x40023800
 80021bc:	08005f1c 	.word	0x08005f1c

080021c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80021c4:	f7ff ffdc 	bl	8002180 <HAL_RCC_GetHCLKFreq>
 80021c8:	4601      	mov	r1, r0
 80021ca:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	0b5b      	lsrs	r3, r3, #13
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	4a03      	ldr	r2, [pc, #12]	; (80021e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021d6:	5cd3      	ldrb	r3, [r2, r3]
 80021d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80021dc:	4618      	mov	r0, r3
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40023800 	.word	0x40023800
 80021e4:	08005f1c 	.word	0x08005f1c

080021e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d075      	beq.n	80022ec <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002200:	4ba2      	ldr	r3, [pc, #648]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f003 030c 	and.w	r3, r3, #12
 8002208:	2b04      	cmp	r3, #4
 800220a:	d00c      	beq.n	8002226 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800220c:	4b9f      	ldr	r3, [pc, #636]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002214:	2b08      	cmp	r3, #8
 8002216:	d112      	bne.n	800223e <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002218:	4b9c      	ldr	r3, [pc, #624]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002220:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002224:	d10b      	bne.n	800223e <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002226:	4b99      	ldr	r3, [pc, #612]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d05b      	beq.n	80022ea <HAL_RCC_OscConfig+0x102>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d157      	bne.n	80022ea <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e20b      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002246:	d106      	bne.n	8002256 <HAL_RCC_OscConfig+0x6e>
 8002248:	4a90      	ldr	r2, [pc, #576]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 800224a:	4b90      	ldr	r3, [pc, #576]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002252:	6013      	str	r3, [r2, #0]
 8002254:	e01d      	b.n	8002292 <HAL_RCC_OscConfig+0xaa>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800225e:	d10c      	bne.n	800227a <HAL_RCC_OscConfig+0x92>
 8002260:	4a8a      	ldr	r2, [pc, #552]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002262:	4b8a      	ldr	r3, [pc, #552]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800226a:	6013      	str	r3, [r2, #0]
 800226c:	4a87      	ldr	r2, [pc, #540]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 800226e:	4b87      	ldr	r3, [pc, #540]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002276:	6013      	str	r3, [r2, #0]
 8002278:	e00b      	b.n	8002292 <HAL_RCC_OscConfig+0xaa>
 800227a:	4a84      	ldr	r2, [pc, #528]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 800227c:	4b83      	ldr	r3, [pc, #524]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	4a81      	ldr	r2, [pc, #516]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002288:	4b80      	ldr	r3, [pc, #512]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002290:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d013      	beq.n	80022c2 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800229a:	f7fe fe3d 	bl	8000f18 <HAL_GetTick>
 800229e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a0:	e008      	b.n	80022b4 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022a2:	f7fe fe39 	bl	8000f18 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b64      	cmp	r3, #100	; 0x64
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e1d0      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b4:	4b75      	ldr	r3, [pc, #468]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d0f0      	beq.n	80022a2 <HAL_RCC_OscConfig+0xba>
 80022c0:	e014      	b.n	80022ec <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c2:	f7fe fe29 	bl	8000f18 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022ca:	f7fe fe25 	bl	8000f18 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b64      	cmp	r3, #100	; 0x64
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e1bc      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022dc:	4b6b      	ldr	r3, [pc, #428]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1f0      	bne.n	80022ca <HAL_RCC_OscConfig+0xe2>
 80022e8:	e000      	b.n	80022ec <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d063      	beq.n	80023c0 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80022f8:	4b64      	ldr	r3, [pc, #400]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 030c 	and.w	r3, r3, #12
 8002300:	2b00      	cmp	r3, #0
 8002302:	d00b      	beq.n	800231c <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002304:	4b61      	ldr	r3, [pc, #388]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800230c:	2b08      	cmp	r3, #8
 800230e:	d11c      	bne.n	800234a <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002310:	4b5e      	ldr	r3, [pc, #376]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d116      	bne.n	800234a <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800231c:	4b5b      	ldr	r3, [pc, #364]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <HAL_RCC_OscConfig+0x14c>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d001      	beq.n	8002334 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e190      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002334:	4955      	ldr	r1, [pc, #340]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002336:	4b55      	ldr	r3, [pc, #340]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	4313      	orrs	r3, r2
 8002346:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002348:	e03a      	b.n	80023c0 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d020      	beq.n	8002394 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002352:	4b4f      	ldr	r3, [pc, #316]	; (8002490 <HAL_RCC_OscConfig+0x2a8>)
 8002354:	2201      	movs	r2, #1
 8002356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002358:	f7fe fdde 	bl	8000f18 <HAL_GetTick>
 800235c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235e:	e008      	b.n	8002372 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002360:	f7fe fdda 	bl	8000f18 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e171      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002372:	4b46      	ldr	r3, [pc, #280]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d0f0      	beq.n	8002360 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237e:	4943      	ldr	r1, [pc, #268]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002380:	4b42      	ldr	r3, [pc, #264]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	691b      	ldr	r3, [r3, #16]
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	4313      	orrs	r3, r2
 8002390:	600b      	str	r3, [r1, #0]
 8002392:	e015      	b.n	80023c0 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002394:	4b3e      	ldr	r3, [pc, #248]	; (8002490 <HAL_RCC_OscConfig+0x2a8>)
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239a:	f7fe fdbd 	bl	8000f18 <HAL_GetTick>
 800239e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023a0:	e008      	b.n	80023b4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023a2:	f7fe fdb9 	bl	8000f18 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e150      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023b4:	4b35      	ldr	r3, [pc, #212]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d1f0      	bne.n	80023a2 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0308 	and.w	r3, r3, #8
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d030      	beq.n	800242e <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	695b      	ldr	r3, [r3, #20]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d016      	beq.n	8002402 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023d4:	4b2f      	ldr	r3, [pc, #188]	; (8002494 <HAL_RCC_OscConfig+0x2ac>)
 80023d6:	2201      	movs	r2, #1
 80023d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023da:	f7fe fd9d 	bl	8000f18 <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023e2:	f7fe fd99 	bl	8000f18 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e130      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023f4:	4b25      	ldr	r3, [pc, #148]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 80023f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCC_OscConfig+0x1fa>
 8002400:	e015      	b.n	800242e <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002402:	4b24      	ldr	r3, [pc, #144]	; (8002494 <HAL_RCC_OscConfig+0x2ac>)
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002408:	f7fe fd86 	bl	8000f18 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002410:	f7fe fd82 	bl	8000f18 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e119      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002422:	4b1a      	ldr	r3, [pc, #104]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002424:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 809f 	beq.w	800257a <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800243c:	2300      	movs	r3, #0
 800243e:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002440:	4b12      	ldr	r3, [pc, #72]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002444:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d10f      	bne.n	800246c <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800244c:	2300      	movs	r3, #0
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	4a0e      	ldr	r2, [pc, #56]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002452:	4b0e      	ldr	r3, [pc, #56]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800245a:	6413      	str	r3, [r2, #64]	; 0x40
 800245c:	4b0b      	ldr	r3, [pc, #44]	; (800248c <HAL_RCC_OscConfig+0x2a4>)
 800245e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002464:	60fb      	str	r3, [r7, #12]
 8002466:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002468:	2301      	movs	r3, #1
 800246a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800246c:	4b0a      	ldr	r3, [pc, #40]	; (8002498 <HAL_RCC_OscConfig+0x2b0>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002474:	2b00      	cmp	r3, #0
 8002476:	d120      	bne.n	80024ba <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002478:	4a07      	ldr	r2, [pc, #28]	; (8002498 <HAL_RCC_OscConfig+0x2b0>)
 800247a:	4b07      	ldr	r3, [pc, #28]	; (8002498 <HAL_RCC_OscConfig+0x2b0>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002482:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002484:	f7fe fd48 	bl	8000f18 <HAL_GetTick>
 8002488:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800248a:	e010      	b.n	80024ae <HAL_RCC_OscConfig+0x2c6>
 800248c:	40023800 	.word	0x40023800
 8002490:	42470000 	.word	0x42470000
 8002494:	42470e80 	.word	0x42470e80
 8002498:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800249c:	f7fe fd3c 	bl	8000f18 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e0d3      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ae:	4b6c      	ldr	r3, [pc, #432]	; (8002660 <HAL_RCC_OscConfig+0x478>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d0f0      	beq.n	800249c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d106      	bne.n	80024d0 <HAL_RCC_OscConfig+0x2e8>
 80024c2:	4a68      	ldr	r2, [pc, #416]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 80024c4:	4b67      	ldr	r3, [pc, #412]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 80024c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024c8:	f043 0301 	orr.w	r3, r3, #1
 80024cc:	6713      	str	r3, [r2, #112]	; 0x70
 80024ce:	e01c      	b.n	800250a <HAL_RCC_OscConfig+0x322>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	2b05      	cmp	r3, #5
 80024d6:	d10c      	bne.n	80024f2 <HAL_RCC_OscConfig+0x30a>
 80024d8:	4a62      	ldr	r2, [pc, #392]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 80024da:	4b62      	ldr	r3, [pc, #392]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 80024dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024de:	f043 0304 	orr.w	r3, r3, #4
 80024e2:	6713      	str	r3, [r2, #112]	; 0x70
 80024e4:	4a5f      	ldr	r2, [pc, #380]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 80024e6:	4b5f      	ldr	r3, [pc, #380]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 80024e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6713      	str	r3, [r2, #112]	; 0x70
 80024f0:	e00b      	b.n	800250a <HAL_RCC_OscConfig+0x322>
 80024f2:	4a5c      	ldr	r2, [pc, #368]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 80024f4:	4b5b      	ldr	r3, [pc, #364]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 80024f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024f8:	f023 0301 	bic.w	r3, r3, #1
 80024fc:	6713      	str	r3, [r2, #112]	; 0x70
 80024fe:	4a59      	ldr	r2, [pc, #356]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 8002500:	4b58      	ldr	r3, [pc, #352]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 8002502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002504:	f023 0304 	bic.w	r3, r3, #4
 8002508:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d015      	beq.n	800253e <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002512:	f7fe fd01 	bl	8000f18 <HAL_GetTick>
 8002516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002518:	e00a      	b.n	8002530 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800251a:	f7fe fcfd 	bl	8000f18 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	f241 3288 	movw	r2, #5000	; 0x1388
 8002528:	4293      	cmp	r3, r2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e092      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002530:	4b4c      	ldr	r3, [pc, #304]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 8002532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d0ee      	beq.n	800251a <HAL_RCC_OscConfig+0x332>
 800253c:	e014      	b.n	8002568 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800253e:	f7fe fceb 	bl	8000f18 <HAL_GetTick>
 8002542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002544:	e00a      	b.n	800255c <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002546:	f7fe fce7 	bl	8000f18 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	f241 3288 	movw	r2, #5000	; 0x1388
 8002554:	4293      	cmp	r3, r2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e07c      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800255c:	4b41      	ldr	r3, [pc, #260]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 800255e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002560:	f003 0302 	and.w	r3, r3, #2
 8002564:	2b00      	cmp	r3, #0
 8002566:	d1ee      	bne.n	8002546 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002568:	7dfb      	ldrb	r3, [r7, #23]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d105      	bne.n	800257a <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800256e:	4a3d      	ldr	r2, [pc, #244]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 8002570:	4b3c      	ldr	r3, [pc, #240]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 8002572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002574:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002578:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d068      	beq.n	8002654 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002582:	4b38      	ldr	r3, [pc, #224]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 030c 	and.w	r3, r3, #12
 800258a:	2b08      	cmp	r3, #8
 800258c:	d060      	beq.n	8002650 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	2b02      	cmp	r3, #2
 8002594:	d145      	bne.n	8002622 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002596:	4b34      	ldr	r3, [pc, #208]	; (8002668 <HAL_RCC_OscConfig+0x480>)
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800259c:	f7fe fcbc 	bl	8000f18 <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025a2:	e008      	b.n	80025b6 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025a4:	f7fe fcb8 	bl	8000f18 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e04f      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025b6:	4b2b      	ldr	r3, [pc, #172]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1f0      	bne.n	80025a4 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025c2:	4928      	ldr	r1, [pc, #160]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	69da      	ldr	r2, [r3, #28]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	431a      	orrs	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d2:	019b      	lsls	r3, r3, #6
 80025d4:	431a      	orrs	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025da:	085b      	lsrs	r3, r3, #1
 80025dc:	3b01      	subs	r3, #1
 80025de:	041b      	lsls	r3, r3, #16
 80025e0:	431a      	orrs	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e6:	061b      	lsls	r3, r3, #24
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	071b      	lsls	r3, r3, #28
 80025f0:	4313      	orrs	r3, r2
 80025f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025f4:	4b1c      	ldr	r3, [pc, #112]	; (8002668 <HAL_RCC_OscConfig+0x480>)
 80025f6:	2201      	movs	r2, #1
 80025f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fa:	f7fe fc8d 	bl	8000f18 <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002602:	f7fe fc89 	bl	8000f18 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e020      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002614:	4b13      	ldr	r3, [pc, #76]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d0f0      	beq.n	8002602 <HAL_RCC_OscConfig+0x41a>
 8002620:	e018      	b.n	8002654 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002622:	4b11      	ldr	r3, [pc, #68]	; (8002668 <HAL_RCC_OscConfig+0x480>)
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002628:	f7fe fc76 	bl	8000f18 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002630:	f7fe fc72 	bl	8000f18 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e009      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002642:	4b08      	ldr	r3, [pc, #32]	; (8002664 <HAL_RCC_OscConfig+0x47c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f0      	bne.n	8002630 <HAL_RCC_OscConfig+0x448>
 800264e:	e001      	b.n	8002654 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e000      	b.n	8002656 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40007000 	.word	0x40007000
 8002664:	40023800 	.word	0x40023800
 8002668:	42470060 	.word	0x42470060

0800266c <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d101      	bne.n	800267e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e01d      	b.n	80026ba <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d106      	bne.n	8002698 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f003 fa16 	bl	8005ac4 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2202      	movs	r2, #2
 800269c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3304      	adds	r3, #4
 80026a8:	4619      	mov	r1, r3
 80026aa:	4610      	mov	r0, r2
 80026ac:	f000 fb42 	bl	8002d34 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b083      	sub	sp, #12
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	6812      	ldr	r2, [r2, #0]
 80026d2:	68d2      	ldr	r2, [r2, #12]
 80026d4:	f042 0201 	orr.w	r2, r2, #1
 80026d8:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	6812      	ldr	r2, [r2, #0]
 80026e2:	6812      	ldr	r2, [r2, #0]
 80026e4:	f042 0201 	orr.w	r2, r2, #1
 80026e8:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e01d      	b.n	8002746 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	d106      	bne.n	8002724 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f003 f9a8 	bl	8005a74 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2202      	movs	r2, #2
 8002728:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3304      	adds	r3, #4
 8002734:	4619      	mov	r1, r3
 8002736:	4610      	mov	r0, r2
 8002738:	f000 fafc 	bl	8002d34 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}  
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
	...

08002750 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	2b0c      	cmp	r3, #12
 800275e:	d841      	bhi.n	80027e4 <HAL_TIM_PWM_Start_IT+0x94>
 8002760:	a201      	add	r2, pc, #4	; (adr r2, 8002768 <HAL_TIM_PWM_Start_IT+0x18>)
 8002762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002766:	bf00      	nop
 8002768:	0800279d 	.word	0x0800279d
 800276c:	080027e5 	.word	0x080027e5
 8002770:	080027e5 	.word	0x080027e5
 8002774:	080027e5 	.word	0x080027e5
 8002778:	080027af 	.word	0x080027af
 800277c:	080027e5 	.word	0x080027e5
 8002780:	080027e5 	.word	0x080027e5
 8002784:	080027e5 	.word	0x080027e5
 8002788:	080027c1 	.word	0x080027c1
 800278c:	080027e5 	.word	0x080027e5
 8002790:	080027e5 	.word	0x080027e5
 8002794:	080027e5 	.word	0x080027e5
 8002798:	080027d3 	.word	0x080027d3
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	6812      	ldr	r2, [r2, #0]
 80027a4:	68d2      	ldr	r2, [r2, #12]
 80027a6:	f042 0202 	orr.w	r2, r2, #2
 80027aa:	60da      	str	r2, [r3, #12]
    }
    break;
 80027ac:	e01b      	b.n	80027e6 <HAL_TIM_PWM_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6812      	ldr	r2, [r2, #0]
 80027b6:	68d2      	ldr	r2, [r2, #12]
 80027b8:	f042 0204 	orr.w	r2, r2, #4
 80027bc:	60da      	str	r2, [r3, #12]
    }
    break;
 80027be:	e012      	b.n	80027e6 <HAL_TIM_PWM_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6812      	ldr	r2, [r2, #0]
 80027c8:	68d2      	ldr	r2, [r2, #12]
 80027ca:	f042 0208 	orr.w	r2, r2, #8
 80027ce:	60da      	str	r2, [r3, #12]
    }
    break;
 80027d0:	e009      	b.n	80027e6 <HAL_TIM_PWM_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	6812      	ldr	r2, [r2, #0]
 80027da:	68d2      	ldr	r2, [r2, #12]
 80027dc:	f042 0210 	orr.w	r2, r2, #16
 80027e0:	60da      	str	r2, [r3, #12]
    }
    break;
 80027e2:	e000      	b.n	80027e6 <HAL_TIM_PWM_Start_IT+0x96>
    
    default:
    break;
 80027e4:	bf00      	nop
  } 
  
  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2201      	movs	r2, #1
 80027ec:	6839      	ldr	r1, [r7, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f000 fb70 	bl	8002ed4 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a0b      	ldr	r2, [pc, #44]	; (8002828 <HAL_TIM_PWM_Start_IT+0xd8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d107      	bne.n	800280e <HAL_TIM_PWM_Start_IT+0xbe>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	6812      	ldr	r2, [r2, #0]
 8002806:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002808:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800280c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	6812      	ldr	r2, [r2, #0]
 8002816:	6812      	ldr	r2, [r2, #0]
 8002818:	f042 0201 	orr.w	r2, r2, #1
 800281c:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800281e:	2300      	movs	r3, #0
} 
 8002820:	4618      	mov	r0, r3
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40010000 	.word	0x40010000

0800282c <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	2b0c      	cmp	r3, #12
 800283a:	d841      	bhi.n	80028c0 <HAL_TIM_PWM_Stop_IT+0x94>
 800283c:	a201      	add	r2, pc, #4	; (adr r2, 8002844 <HAL_TIM_PWM_Stop_IT+0x18>)
 800283e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002842:	bf00      	nop
 8002844:	08002879 	.word	0x08002879
 8002848:	080028c1 	.word	0x080028c1
 800284c:	080028c1 	.word	0x080028c1
 8002850:	080028c1 	.word	0x080028c1
 8002854:	0800288b 	.word	0x0800288b
 8002858:	080028c1 	.word	0x080028c1
 800285c:	080028c1 	.word	0x080028c1
 8002860:	080028c1 	.word	0x080028c1
 8002864:	0800289d 	.word	0x0800289d
 8002868:	080028c1 	.word	0x080028c1
 800286c:	080028c1 	.word	0x080028c1
 8002870:	080028c1 	.word	0x080028c1
 8002874:	080028af 	.word	0x080028af
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6812      	ldr	r2, [r2, #0]
 8002880:	68d2      	ldr	r2, [r2, #12]
 8002882:	f022 0202 	bic.w	r2, r2, #2
 8002886:	60da      	str	r2, [r3, #12]
    }
    break;
 8002888:	e01b      	b.n	80028c2 <HAL_TIM_PWM_Stop_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6812      	ldr	r2, [r2, #0]
 8002892:	68d2      	ldr	r2, [r2, #12]
 8002894:	f022 0204 	bic.w	r2, r2, #4
 8002898:	60da      	str	r2, [r3, #12]
    }
    break;
 800289a:	e012      	b.n	80028c2 <HAL_TIM_PWM_Stop_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6812      	ldr	r2, [r2, #0]
 80028a4:	68d2      	ldr	r2, [r2, #12]
 80028a6:	f022 0208 	bic.w	r2, r2, #8
 80028aa:	60da      	str	r2, [r3, #12]
    }
    break;
 80028ac:	e009      	b.n	80028c2 <HAL_TIM_PWM_Stop_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6812      	ldr	r2, [r2, #0]
 80028b6:	68d2      	ldr	r2, [r2, #12]
 80028b8:	f022 0210 	bic.w	r2, r2, #16
 80028bc:	60da      	str	r2, [r3, #12]
    }
    break;
 80028be:	e000      	b.n	80028c2 <HAL_TIM_PWM_Stop_IT+0x96>
    
    default:
    break; 
 80028c0:	bf00      	nop
  }
  
  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2200      	movs	r2, #0
 80028c8:	6839      	ldr	r1, [r7, #0]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 fb02 	bl	8002ed4 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a1b      	ldr	r2, [pc, #108]	; (8002944 <HAL_TIM_PWM_Stop_IT+0x118>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d117      	bne.n	800290a <HAL_TIM_PWM_Stop_IT+0xde>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6a1a      	ldr	r2, [r3, #32]
 80028e0:	f241 1311 	movw	r3, #4369	; 0x1111
 80028e4:	4013      	ands	r3, r2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10f      	bne.n	800290a <HAL_TIM_PWM_Stop_IT+0xde>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6a1a      	ldr	r2, [r3, #32]
 80028f0:	f240 4344 	movw	r3, #1092	; 0x444
 80028f4:	4013      	ands	r3, r2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d107      	bne.n	800290a <HAL_TIM_PWM_Stop_IT+0xde>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002904:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002908:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6a1a      	ldr	r2, [r3, #32]
 8002910:	f241 1311 	movw	r3, #4369	; 0x1111
 8002914:	4013      	ands	r3, r2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d10f      	bne.n	800293a <HAL_TIM_PWM_Stop_IT+0x10e>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6a1a      	ldr	r2, [r3, #32]
 8002920:	f240 4344 	movw	r3, #1092	; 0x444
 8002924:	4013      	ands	r3, r2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d107      	bne.n	800293a <HAL_TIM_PWM_Stop_IT+0x10e>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	6812      	ldr	r2, [r2, #0]
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	f022 0201 	bic.w	r2, r2, #1
 8002938:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800293a:	2300      	movs	r3, #0
} 
 800293c:	4618      	mov	r0, r3
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40010000 	.word	0x40010000

08002948 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b02      	cmp	r3, #2
 800295c:	d122      	bne.n	80029a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f003 0302 	and.w	r3, r3, #2
 8002968:	2b02      	cmp	r3, #2
 800296a:	d11b      	bne.n	80029a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f06f 0202 	mvn.w	r2, #2
 8002974:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	f003 0303 	and.w	r3, r3, #3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 f9be 	bl	8002d0c <HAL_TIM_IC_CaptureCallback>
 8002990:	e005      	b.n	800299e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f9b0 	bl	8002cf8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f002 ff39 	bl	8005810 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	f003 0304 	and.w	r3, r3, #4
 80029ae:	2b04      	cmp	r3, #4
 80029b0:	d122      	bne.n	80029f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b04      	cmp	r3, #4
 80029be:	d11b      	bne.n	80029f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0204 	mvn.w	r2, #4
 80029c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2202      	movs	r2, #2
 80029ce:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f994 	bl	8002d0c <HAL_TIM_IC_CaptureCallback>
 80029e4:	e005      	b.n	80029f2 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f986 	bl	8002cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f002 ff0f 	bl	8005810 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	f003 0308 	and.w	r3, r3, #8
 8002a02:	2b08      	cmp	r3, #8
 8002a04:	d122      	bne.n	8002a4c <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f003 0308 	and.w	r3, r3, #8
 8002a10:	2b08      	cmp	r3, #8
 8002a12:	d11b      	bne.n	8002a4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f06f 0208 	mvn.w	r2, #8
 8002a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2204      	movs	r2, #4
 8002a22:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	f003 0303 	and.w	r3, r3, #3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f96a 	bl	8002d0c <HAL_TIM_IC_CaptureCallback>
 8002a38:	e005      	b.n	8002a46 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f95c 	bl	8002cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f002 fee5 	bl	8005810 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	f003 0310 	and.w	r3, r3, #16
 8002a56:	2b10      	cmp	r3, #16
 8002a58:	d122      	bne.n	8002aa0 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f003 0310 	and.w	r3, r3, #16
 8002a64:	2b10      	cmp	r3, #16
 8002a66:	d11b      	bne.n	8002aa0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f06f 0210 	mvn.w	r2, #16
 8002a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2208      	movs	r2, #8
 8002a76:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f940 	bl	8002d0c <HAL_TIM_IC_CaptureCallback>
 8002a8c:	e005      	b.n	8002a9a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f932 	bl	8002cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f002 febb 	bl	8005810 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d10e      	bne.n	8002acc <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d107      	bne.n	8002acc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f06f 0201 	mvn.w	r2, #1
 8002ac4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f90c 	bl	8002ce4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ad6:	2b80      	cmp	r3, #128	; 0x80
 8002ad8:	d10e      	bne.n	8002af8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ae4:	2b80      	cmp	r3, #128	; 0x80
 8002ae6:	d107      	bne.n	8002af8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002af0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 fb8b 	bl	800320e <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b02:	2b40      	cmp	r3, #64	; 0x40
 8002b04:	d10e      	bne.n	8002b24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b10:	2b40      	cmp	r3, #64	; 0x40
 8002b12:	d107      	bne.n	8002b24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b1c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 f8fe 	bl	8002d20 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	f003 0320 	and.w	r3, r3, #32
 8002b2e:	2b20      	cmp	r3, #32
 8002b30:	d10e      	bne.n	8002b50 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	f003 0320 	and.w	r3, r3, #32
 8002b3c:	2b20      	cmp	r3, #32
 8002b3e:	d107      	bne.n	8002b50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f06f 0220 	mvn.w	r2, #32
 8002b48:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 fb55 	bl	80031fa <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8002b50:	bf00      	nop
 8002b52:	3708      	adds	r7, #8
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d101      	bne.n	8002b72 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002b6e:	2302      	movs	r3, #2
 8002b70:	e0b4      	b.n	8002cdc <HAL_TIM_PWM_ConfigChannel+0x184>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2b0c      	cmp	r3, #12
 8002b86:	f200 809f 	bhi.w	8002cc8 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002b8a:	a201      	add	r2, pc, #4	; (adr r2, 8002b90 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b90:	08002bc5 	.word	0x08002bc5
 8002b94:	08002cc9 	.word	0x08002cc9
 8002b98:	08002cc9 	.word	0x08002cc9
 8002b9c:	08002cc9 	.word	0x08002cc9
 8002ba0:	08002c05 	.word	0x08002c05
 8002ba4:	08002cc9 	.word	0x08002cc9
 8002ba8:	08002cc9 	.word	0x08002cc9
 8002bac:	08002cc9 	.word	0x08002cc9
 8002bb0:	08002c47 	.word	0x08002c47
 8002bb4:	08002cc9 	.word	0x08002cc9
 8002bb8:	08002cc9 	.word	0x08002cc9
 8002bbc:	08002cc9 	.word	0x08002cc9
 8002bc0:	08002c87 	.word	0x08002c87
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68b9      	ldr	r1, [r7, #8]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 f9a6 	bl	8002f1c <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	6812      	ldr	r2, [r2, #0]
 8002bd8:	6992      	ldr	r2, [r2, #24]
 8002bda:	f042 0208 	orr.w	r2, r2, #8
 8002bde:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	6812      	ldr	r2, [r2, #0]
 8002be8:	6992      	ldr	r2, [r2, #24]
 8002bea:	f022 0204 	bic.w	r2, r2, #4
 8002bee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	6812      	ldr	r2, [r2, #0]
 8002bf8:	6991      	ldr	r1, [r2, #24]
 8002bfa:	68ba      	ldr	r2, [r7, #8]
 8002bfc:	6912      	ldr	r2, [r2, #16]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	619a      	str	r2, [r3, #24]
    }
    break;
 8002c02:	e062      	b.n	8002cca <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68b9      	ldr	r1, [r7, #8]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f000 f8f4 	bl	8002df8 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	6812      	ldr	r2, [r2, #0]
 8002c18:	6992      	ldr	r2, [r2, #24]
 8002c1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c1e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	6812      	ldr	r2, [r2, #0]
 8002c28:	6992      	ldr	r2, [r2, #24]
 8002c2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	6812      	ldr	r2, [r2, #0]
 8002c38:	6991      	ldr	r1, [r2, #24]
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	6912      	ldr	r2, [r2, #16]
 8002c3e:	0212      	lsls	r2, r2, #8
 8002c40:	430a      	orrs	r2, r1
 8002c42:	619a      	str	r2, [r3, #24]
    }
    break;
 8002c44:	e041      	b.n	8002cca <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68b9      	ldr	r1, [r7, #8]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 f9cd 	bl	8002fec <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	6812      	ldr	r2, [r2, #0]
 8002c5a:	69d2      	ldr	r2, [r2, #28]
 8002c5c:	f042 0208 	orr.w	r2, r2, #8
 8002c60:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	6812      	ldr	r2, [r2, #0]
 8002c6a:	69d2      	ldr	r2, [r2, #28]
 8002c6c:	f022 0204 	bic.w	r2, r2, #4
 8002c70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	6812      	ldr	r2, [r2, #0]
 8002c7a:	69d1      	ldr	r1, [r2, #28]
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	6912      	ldr	r2, [r2, #16]
 8002c80:	430a      	orrs	r2, r1
 8002c82:	61da      	str	r2, [r3, #28]
    }
    break;
 8002c84:	e021      	b.n	8002cca <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68b9      	ldr	r1, [r7, #8]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f000 fa19 	bl	80030c4 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	6812      	ldr	r2, [r2, #0]
 8002c9a:	69d2      	ldr	r2, [r2, #28]
 8002c9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ca0:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	6812      	ldr	r2, [r2, #0]
 8002caa:	69d2      	ldr	r2, [r2, #28]
 8002cac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	6812      	ldr	r2, [r2, #0]
 8002cba:	69d1      	ldr	r1, [r2, #28]
 8002cbc:	68ba      	ldr	r2, [r7, #8]
 8002cbe:	6912      	ldr	r2, [r2, #16]
 8002cc0:	0212      	lsls	r2, r2, #8
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	61da      	str	r2, [r3, #28]
    }
    break;
 8002cc6:	e000      	b.n	8002cca <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 8002cc8:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d00:	bf00      	nop
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d14:	bf00      	nop
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a27      	ldr	r2, [pc, #156]	; (8002de8 <TIM_Base_SetConfig+0xb4>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d003      	beq.n	8002d58 <TIM_Base_SetConfig+0x24>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a26      	ldr	r2, [pc, #152]	; (8002dec <TIM_Base_SetConfig+0xb8>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d101      	bne.n	8002d5c <TIM_Base_SetConfig+0x28>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e000      	b.n	8002d5e <TIM_Base_SetConfig+0x2a>
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d008      	beq.n	8002d74 <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a1c      	ldr	r2, [pc, #112]	; (8002de8 <TIM_Base_SetConfig+0xb4>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d00b      	beq.n	8002d94 <TIM_Base_SetConfig+0x60>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a1b      	ldr	r2, [pc, #108]	; (8002dec <TIM_Base_SetConfig+0xb8>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d007      	beq.n	8002d94 <TIM_Base_SetConfig+0x60>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a1a      	ldr	r2, [pc, #104]	; (8002df0 <TIM_Base_SetConfig+0xbc>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d003      	beq.n	8002d94 <TIM_Base_SetConfig+0x60>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a19      	ldr	r2, [pc, #100]	; (8002df4 <TIM_Base_SetConfig+0xc0>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d101      	bne.n	8002d98 <TIM_Base_SetConfig+0x64>
 8002d94:	2301      	movs	r3, #1
 8002d96:	e000      	b.n	8002d9a <TIM_Base_SetConfig+0x66>
 8002d98:	2300      	movs	r3, #0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d008      	beq.n	8002db0 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002da4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a07      	ldr	r2, [pc, #28]	; (8002de8 <TIM_Base_SetConfig+0xb4>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d103      	bne.n	8002dd6 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	691a      	ldr	r2, [r3, #16]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	615a      	str	r2, [r3, #20]
}
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr
 8002de8:	40010000 	.word	0x40010000
 8002dec:	40000c00 	.word	0x40000c00
 8002df0:	40014000 	.word	0x40014000
 8002df4:	40014800 	.word	0x40014800

08002df8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b087      	sub	sp, #28
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002e02:	2300      	movs	r3, #0
 8002e04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002e06:	2300      	movs	r3, #0
 8002e08:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	f023 0210 	bic.w	r2, r3, #16
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e3a:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	021b      	lsls	r3, r3, #8
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	f023 0320 	bic.w	r3, r3, #32
 8002e4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	011b      	lsls	r3, r3, #4
 8002e56:	697a      	ldr	r2, [r7, #20]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	4a1c      	ldr	r2, [pc, #112]	; (8002ed0 <TIM_OC2_SetConfig+0xd8>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d121      	bne.n	8002ea8 <TIM_OC2_SetConfig+0xb0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	011b      	lsls	r3, r3, #4
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e7e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	621a      	str	r2, [r3, #32]
}
 8002ec2:	bf00      	nop
 8002ec4:	371c      	adds	r7, #28
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40010000 	.word	0x40010000

08002ed4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b087      	sub	sp, #28
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a1a      	ldr	r2, [r3, #32]
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	401a      	ands	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6a1a      	ldr	r2, [r3, #32]
 8002f00:	6879      	ldr	r1, [r7, #4]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	fa01 f303 	lsl.w	r3, r1, r3
 8002f08:	431a      	orrs	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	621a      	str	r2, [r3, #32]
}
 8002f0e:	bf00      	nop
 8002f10:	371c      	adds	r7, #28
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
	...

08002f1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b087      	sub	sp, #28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 8002f2e:	2300      	movs	r3, #0
 8002f30:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	f023 0201 	bic.w	r2, r3, #1
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f023 0303 	bic.w	r3, r3, #3
 8002f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68fa      	ldr	r2, [r7, #12]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	f023 0302 	bic.w	r3, r3, #2
 8002f70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a1a      	ldr	r2, [pc, #104]	; (8002fe8 <TIM_OC1_SetConfig+0xcc>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d11e      	bne.n	8002fc2 <TIM_OC1_SetConfig+0xa6>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	f023 0308 	bic.w	r3, r3, #8
 8002f8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f023 0304 	bic.w	r3, r3, #4
 8002f9c:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fa4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002fac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	68fa      	ldr	r2, [r7, #12]
 8002fcc:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	621a      	str	r2, [r3, #32]
} 
 8002fdc:	bf00      	nop
 8002fde:	371c      	adds	r7, #28
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr
 8002fe8:	40010000 	.word	0x40010000

08002fec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b087      	sub	sp, #28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a1b      	ldr	r3, [r3, #32]
 8003006:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a1b      	ldr	r3, [r3, #32]
 8003012:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	69db      	ldr	r3, [r3, #28]
 800301e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f023 0303 	bic.w	r3, r3, #3
 800302e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	4313      	orrs	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003040:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	021b      	lsls	r3, r3, #8
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	4313      	orrs	r3, r2
 800304c:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a1b      	ldr	r2, [pc, #108]	; (80030c0 <TIM_OC3_SetConfig+0xd4>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d121      	bne.n	800309a <TIM_OC3_SetConfig+0xae>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800305c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	021b      	lsls	r3, r3, #8
 8003064:	697a      	ldr	r2, [r7, #20]
 8003066:	4313      	orrs	r3, r2
 8003068:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003070:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003078:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003080:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	011b      	lsls	r3, r3, #4
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	4313      	orrs	r3, r2
 800308c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	4313      	orrs	r3, r2
 8003098:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	685a      	ldr	r2, [r3, #4]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	621a      	str	r2, [r3, #32]
}
 80030b4:	bf00      	nop
 80030b6:	371c      	adds	r7, #28
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr
 80030c0:	40010000 	.word	0x40010000

080030c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b087      	sub	sp, #28
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80030ce:	2300      	movs	r3, #0
 80030d0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80030d2:	2300      	movs	r3, #0
 80030d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80030d6:	2300      	movs	r3, #0
 80030d8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a1b      	ldr	r3, [r3, #32]
 80030ea:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80030fe:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003106:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	021b      	lsls	r3, r3, #8
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	4313      	orrs	r3, r2
 8003112:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800311a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	031b      	lsls	r3, r3, #12
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	4313      	orrs	r3, r2
 8003126:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4a10      	ldr	r2, [pc, #64]	; (800316c <TIM_OC4_SetConfig+0xa8>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d109      	bne.n	8003144 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003136:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	695b      	ldr	r3, [r3, #20]
 800313c:	019b      	lsls	r3, r3, #6
 800313e:	697a      	ldr	r2, [r7, #20]
 8003140:	4313      	orrs	r3, r2
 8003142:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	697a      	ldr	r2, [r7, #20]
 8003148:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	693a      	ldr	r2, [r7, #16]
 800314e:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	621a      	str	r2, [r3, #32]
}
 800315e:	bf00      	nop
 8003160:	371c      	adds	r7, #28
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	40010000 	.word	0x40010000

08003170 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003180:	2b01      	cmp	r3, #1
 8003182:	d101      	bne.n	8003188 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003184:	2302      	movs	r3, #2
 8003186:	e032      	b.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2202      	movs	r2, #2
 8003194:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	6852      	ldr	r2, [r2, #4]
 80031a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80031a6:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6812      	ldr	r2, [r2, #0]
 80031b0:	6851      	ldr	r1, [r2, #4]
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	6812      	ldr	r2, [r2, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6812      	ldr	r2, [r2, #0]
 80031c2:	6892      	ldr	r2, [r2, #8]
 80031c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031c8:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	6812      	ldr	r2, [r2, #0]
 80031d2:	6891      	ldr	r1, [r2, #8]
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	6852      	ldr	r2, [r2, #4]
 80031d8:	430a      	orrs	r2, r1
 80031da:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
} 
 80031ee:	4618      	mov	r0, r3
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr

080031fa <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80031fa:	b480      	push	{r7}
 80031fc:	b083      	sub	sp, #12
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr

0800320e <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800320e:	b480      	push	{r7}
 8003210:	b083      	sub	sp, #12
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr

08003222 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b082      	sub	sp, #8
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d101      	bne.n	8003234 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e03f      	b.n	80032b4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d106      	bne.n	800324e <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f002 fcf1 	bl	8005c30 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2224      	movs	r2, #36	; 0x24
 8003252:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	6812      	ldr	r2, [r2, #0]
 800325e:	68d2      	ldr	r2, [r2, #12]
 8003260:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003264:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fbcc 	bl	8003a04 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	6812      	ldr	r2, [r2, #0]
 8003274:	6912      	ldr	r2, [r2, #16]
 8003276:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800327a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	6812      	ldr	r2, [r2, #0]
 8003284:	6952      	ldr	r2, [r2, #20]
 8003286:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800328a:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	6812      	ldr	r2, [r2, #0]
 8003294:	68d2      	ldr	r2, [r2, #12]
 8003296:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800329a:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2220      	movs	r2, #32
 80032a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3708      	adds	r7, #8
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	60b9      	str	r1, [r7, #8]
 80032c6:	4613      	mov	r3, r2
 80032c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b20      	cmp	r3, #32
 80032d4:	d130      	bne.n	8003338 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL ) || (Size == 0)) 
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d002      	beq.n	80032e2 <HAL_UART_Transmit_IT+0x26>
 80032dc:	88fb      	ldrh	r3, [r7, #6]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d101      	bne.n	80032e6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e029      	b.n	800333a <HAL_UART_Transmit_IT+0x7e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d101      	bne.n	80032f4 <HAL_UART_Transmit_IT+0x38>
 80032f0:	2302      	movs	r3, #2
 80032f2:	e022      	b.n	800333a <HAL_UART_Transmit_IT+0x7e>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pTxBuffPtr = pData;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	88fa      	ldrh	r2, [r7, #6]
 8003306:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	88fa      	ldrh	r2, [r7, #6]
 800330c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2221      	movs	r2, #33	; 0x21
 8003318:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	68d2      	ldr	r2, [r2, #12]
 800332e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003332:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8003334:	2300      	movs	r3, #0
 8003336:	e000      	b.n	800333a <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;   
 8003338:	2302      	movs	r3, #2
  }
}
 800333a:	4618      	mov	r0, r3
 800333c:	3714      	adds	r7, #20
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	4613      	mov	r3, r2
 8003354:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b20      	cmp	r3, #32
 8003360:	d166      	bne.n	8003430 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL ) || (Size == 0)) 
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d002      	beq.n	800336e <HAL_UART_Receive_DMA+0x26>
 8003368:	88fb      	ldrh	r3, [r7, #6]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e05f      	b.n	8003432 <HAL_UART_Receive_DMA+0xea>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003378:	2b01      	cmp	r3, #1
 800337a:	d101      	bne.n	8003380 <HAL_UART_Receive_DMA+0x38>
 800337c:	2302      	movs	r3, #2
 800337e:	e058      	b.n	8003432 <HAL_UART_Receive_DMA+0xea>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	88fa      	ldrh	r2, [r7, #6]
 8003392:	859a      	strh	r2, [r3, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2222      	movs	r2, #34	; 0x22
 800339e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a6:	4a25      	ldr	r2, [pc, #148]	; (800343c <HAL_UART_Receive_DMA+0xf4>)
 80033a8:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ae:	4a24      	ldr	r2, [pc, #144]	; (8003440 <HAL_UART_Receive_DMA+0xf8>)
 80033b0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033b6:	4a23      	ldr	r2, [pc, #140]	; (8003444 <HAL_UART_Receive_DMA+0xfc>)
 80033b8:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033be:	2200      	movs	r2, #0
 80033c0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
 80033c2:	f107 0308 	add.w	r3, r7, #8
 80033c6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	3304      	adds	r3, #4
 80033d2:	4619      	mov	r1, r3
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	88fb      	ldrh	r3, [r7, #6]
 80033da:	f7fd ff8b 	bl	80012f4 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80033de:	2300      	movs	r3, #0
 80033e0:	613b      	str	r3, [r7, #16]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	613b      	str	r3, [r7, #16]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	613b      	str	r3, [r7, #16]
 80033f2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	6812      	ldr	r2, [r2, #0]
 8003404:	68d2      	ldr	r2, [r2, #12]
 8003406:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800340a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	6812      	ldr	r2, [r2, #0]
 8003414:	6952      	ldr	r2, [r2, #20]
 8003416:	f042 0201 	orr.w	r2, r2, #1
 800341a:	615a      	str	r2, [r3, #20]
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	6812      	ldr	r2, [r2, #0]
 8003424:	6952      	ldr	r2, [r2, #20]
 8003426:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800342a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800342c:	2300      	movs	r3, #0
 800342e:	e000      	b.n	8003432 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY; 
 8003430:	2302      	movs	r3, #2
  }
}
 8003432:	4618      	mov	r0, r3
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	08003691 	.word	0x08003691
 8003440:	080036f9 	.word	0x080036f9
 8003444:	08003715 	.word	0x08003715

08003448 <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b088      	sub	sp, #32
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003468:	2300      	movs	r3, #0
 800346a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800346c:	2300      	movs	r3, #0
 800346e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10d      	bne.n	800349a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	f003 0320 	and.w	r3, r3, #32
 8003484:	2b00      	cmp	r3, #0
 8003486:	d008      	beq.n	800349a <HAL_UART_IRQHandler+0x52>
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	f003 0320 	and.w	r3, r3, #32
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 fa3d 	bl	8003912 <UART_Receive_IT>
      return;
 8003498:	e0cc      	b.n	8003634 <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	2b00      	cmp	r3, #0
 800349e:	f000 80ab 	beq.w	80035f8 <HAL_UART_IRQHandler+0x1b0>
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d105      	bne.n	80034b8 <HAL_UART_IRQHandler+0x70>
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 80a0 	beq.w	80035f8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00a      	beq.n	80034d8 <HAL_UART_IRQHandler+0x90>
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d005      	beq.n	80034d8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034d0:	f043 0201 	orr.w	r2, r3, #1
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f003 0304 	and.w	r3, r3, #4
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00a      	beq.n	80034f8 <HAL_UART_IRQHandler+0xb0>
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d005      	beq.n	80034f8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f0:	f043 0202 	orr.w	r2, r3, #2
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00a      	beq.n	8003518 <HAL_UART_IRQHandler+0xd0>
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f003 0301 	and.w	r3, r3, #1
 8003508:	2b00      	cmp	r3, #0
 800350a:	d005      	beq.n	8003518 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003510:	f043 0204 	orr.w	r2, r3, #4
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	f003 0308 	and.w	r3, r3, #8
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00a      	beq.n	8003538 <HAL_UART_IRQHandler+0xf0>
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	2b00      	cmp	r3, #0
 800352a:	d005      	beq.n	8003538 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003530:	f043 0208 	orr.w	r2, r3, #8
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800353c:	2b00      	cmp	r3, #0
 800353e:	d078      	beq.n	8003632 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	f003 0320 	and.w	r3, r3, #32
 8003546:	2b00      	cmp	r3, #0
 8003548:	d007      	beq.n	800355a <HAL_UART_IRQHandler+0x112>
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	f003 0320 	and.w	r3, r3, #32
 8003550:	2b00      	cmp	r3, #0
 8003552:	d002      	beq.n	800355a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f9dc 	bl	8003912 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003564:	2b00      	cmp	r3, #0
 8003566:	bf14      	ite	ne
 8003568:	2301      	movne	r3, #1
 800356a:	2300      	moveq	r3, #0
 800356c:	b2db      	uxtb	r3, r3
 800356e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003574:	f003 0308 	and.w	r3, r3, #8
 8003578:	2b00      	cmp	r3, #0
 800357a:	d102      	bne.n	8003582 <HAL_UART_IRQHandler+0x13a>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d031      	beq.n	80035e6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 f926 	bl	80037d4 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003592:	2b00      	cmp	r3, #0
 8003594:	d023      	beq.n	80035de <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	6812      	ldr	r2, [r2, #0]
 800359e:	6952      	ldr	r2, [r2, #20]
 80035a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035a4:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d013      	beq.n	80035d6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035b2:	4a22      	ldr	r2, [pc, #136]	; (800363c <HAL_UART_IRQHandler+0x1f4>)
 80035b4:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7fd fefa 	bl	80013b4 <HAL_DMA_Abort_IT>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d016      	beq.n	80035f4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035d0:	4610      	mov	r0, r2
 80035d2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035d4:	e00e      	b.n	80035f4 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f000 f850 	bl	800367c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035dc:	e00a      	b.n	80035f4 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 f84c 	bl	800367c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035e4:	e006      	b.n	80035f4 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 f848 	bl	800367c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80035f2:	e01e      	b.n	8003632 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035f4:	bf00      	nop
    return;
 80035f6:	e01c      	b.n	8003632 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d008      	beq.n	8003614 <HAL_UART_IRQHandler+0x1cc>
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003608:	2b00      	cmp	r3, #0
 800360a:	d003      	beq.n	8003614 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 f913 	bl	8003838 <UART_Transmit_IT>
    return;
 8003612:	e00f      	b.n	8003634 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00a      	beq.n	8003634 <HAL_UART_IRQHandler+0x1ec>
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003624:	2b00      	cmp	r3, #0
 8003626:	d005      	beq.n	8003634 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f000 f95a 	bl	80038e2 <UART_EndTransmit_IT>
    return;
 800362e:	bf00      	nop
 8003630:	e000      	b.n	8003634 <HAL_UART_IRQHandler+0x1ec>
    return;
 8003632:	bf00      	nop
  }
}
 8003634:	3720      	adds	r7, #32
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	08003811 	.word	0x08003811

08003640 <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <HAL_UART_RxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d11e      	bne.n	80036ea <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	6812      	ldr	r2, [r2, #0]
 80036ba:	68d2      	ldr	r2, [r2, #12]
 80036bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036c0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	6812      	ldr	r2, [r2, #0]
 80036ca:	6952      	ldr	r2, [r2, #20]
 80036cc:	f022 0201 	bic.w	r2, r2, #1
 80036d0:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	6812      	ldr	r2, [r2, #0]
 80036da:	6952      	ldr	r2, [r2, #20]
 80036dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036e0:	615a      	str	r2, [r3, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2220      	movs	r2, #32
 80036e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f7ff ffb2 	bl	8003654 <HAL_UART_RxCpltCallback>
}
 80036f0:	bf00      	nop
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <UART_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003704:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart); 
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f7ff ffae 	bl	8003668 <HAL_UART_RxHalfCpltCallback>
}
 800370c:	bf00      	nop
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800371c:	2300      	movs	r3, #0
 800371e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003724:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003730:	2b00      	cmp	r3, #0
 8003732:	bf14      	ite	ne
 8003734:	2301      	movne	r3, #1
 8003736:	2300      	moveq	r3, #0
 8003738:	b2db      	uxtb	r3, r3
 800373a:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003742:	b2db      	uxtb	r3, r3
 8003744:	2b21      	cmp	r3, #33	; 0x21
 8003746:	d108      	bne.n	800375a <UART_DMAError+0x46>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d005      	beq.n	800375a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	2200      	movs	r2, #0
 8003752:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003754:	68b8      	ldr	r0, [r7, #8]
 8003756:	f000 f827 	bl	80037a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	695b      	ldr	r3, [r3, #20]
 8003760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003764:	2b00      	cmp	r3, #0
 8003766:	bf14      	ite	ne
 8003768:	2301      	movne	r3, #1
 800376a:	2300      	moveq	r3, #0
 800376c:	b2db      	uxtb	r3, r3
 800376e:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003776:	b2db      	uxtb	r3, r3
 8003778:	2b22      	cmp	r3, #34	; 0x22
 800377a:	d108      	bne.n	800378e <UART_DMAError+0x7a>
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d005      	beq.n	800378e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	2200      	movs	r2, #0
 8003786:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003788:	68b8      	ldr	r0, [r7, #8]
 800378a:	f000 f823 	bl	80037d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003792:	f043 0210 	orr.w	r2, r3, #16
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 800379a:	68b8      	ldr	r0, [r7, #8]
 800379c:	f7ff ff6e 	bl	800367c <HAL_UART_ErrorCallback>
}
 80037a0:	bf00      	nop
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	6812      	ldr	r2, [r2, #0]
 80037b8:	68d2      	ldr	r2, [r2, #12]
 80037ba:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80037be:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2220      	movs	r2, #32
 80037c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6812      	ldr	r2, [r2, #0]
 80037e4:	68d2      	ldr	r2, [r2, #12]
 80037e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80037ea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	6812      	ldr	r2, [r2, #0]
 80037f4:	6952      	ldr	r2, [r2, #20]
 80037f6:	f022 0201 	bic.w	r2, r2, #1
 80037fa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2220      	movs	r2, #32
 8003800:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800381c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	f7ff ff26 	bl	800367c <HAL_UART_ErrorCallback>
}
 8003830:	bf00      	nop
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2b21      	cmp	r3, #33	; 0x21
 800384a:	d143      	bne.n	80038d4 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003854:	d119      	bne.n	800388a <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	8812      	ldrh	r2, [r2, #0]
 8003864:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003868:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d105      	bne.n	800387e <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	1c9a      	adds	r2, r3, #2
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	621a      	str	r2, [r3, #32]
 800387c:	e00e      	b.n	800389c <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	1c5a      	adds	r2, r3, #1
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	621a      	str	r2, [r3, #32]
 8003888:	e008      	b.n	800389c <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	1c58      	adds	r0, r3, #1
 8003894:	6879      	ldr	r1, [r7, #4]
 8003896:	6208      	str	r0, [r1, #32]
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	4619      	mov	r1, r3
 80038aa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d10f      	bne.n	80038d0 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	6812      	ldr	r2, [r2, #0]
 80038b8:	68d2      	ldr	r2, [r2, #12]
 80038ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6812      	ldr	r2, [r2, #0]
 80038c8:	68d2      	ldr	r2, [r2, #12]
 80038ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038d0:	2300      	movs	r3, #0
 80038d2:	e000      	b.n	80038d6 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80038d4:	2302      	movs	r3, #2
  }
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3714      	adds	r7, #20
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr

080038e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b082      	sub	sp, #8
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	6812      	ldr	r2, [r2, #0]
 80038f2:	68d2      	ldr	r2, [r2, #12]
 80038f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038f8:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2220      	movs	r2, #32
 80038fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f7ff fe9c 	bl	8003640 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3708      	adds	r7, #8
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b084      	sub	sp, #16
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b22      	cmp	r3, #34	; 0x22
 8003924:	d169      	bne.n	80039fa <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800392e:	d123      	bne.n	8003978 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003934:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10e      	bne.n	800395c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	b29b      	uxth	r3, r3
 8003946:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800394a:	b29a      	uxth	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003954:	1c9a      	adds	r2, r3, #2
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	629a      	str	r2, [r3, #40]	; 0x28
 800395a:	e029      	b.n	80039b0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	b29b      	uxth	r3, r3
 8003964:	b2db      	uxtb	r3, r3
 8003966:	b29a      	uxth	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003970:	1c5a      	adds	r2, r3, #1
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	629a      	str	r2, [r3, #40]	; 0x28
 8003976:	e01b      	b.n	80039b0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d10a      	bne.n	8003996 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003984:	1c59      	adds	r1, r3, #1
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6291      	str	r1, [r2, #40]	; 0x28
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	6812      	ldr	r2, [r2, #0]
 800398e:	6852      	ldr	r2, [r2, #4]
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	701a      	strb	r2, [r3, #0]
 8003994:	e00c      	b.n	80039b0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399a:	1c59      	adds	r1, r3, #1
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6291      	str	r1, [r2, #40]	; 0x28
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6812      	ldr	r2, [r2, #0]
 80039a4:	6852      	ldr	r2, [r2, #4]
 80039a6:	b2d2      	uxtb	r2, r2
 80039a8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80039ac:	b2d2      	uxtb	r2, r2
 80039ae:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	4619      	mov	r1, r3
 80039be:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d118      	bne.n	80039f6 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	6812      	ldr	r2, [r2, #0]
 80039cc:	68d2      	ldr	r2, [r2, #12]
 80039ce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80039d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	687a      	ldr	r2, [r7, #4]
 80039da:	6812      	ldr	r2, [r2, #0]
 80039dc:	6952      	ldr	r2, [r2, #20]
 80039de:	f022 0201 	bic.w	r2, r2, #1
 80039e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2220      	movs	r2, #32
 80039e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f7ff fe31 	bl	8003654 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80039f2:	2300      	movs	r3, #0
 80039f4:	e002      	b.n	80039fc <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 80039f6:	2300      	movs	r3, #0
 80039f8:	e000      	b.n	80039fc <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 80039fa:	2302      	movs	r3, #2
  }
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a1e:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003a40:	f023 030c 	bic.w	r3, r3, #12
 8003a44:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	689a      	ldr	r2, [r3, #8]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	431a      	orrs	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	695b      	ldr	r3, [r3, #20]
 8003a54:	431a      	orrs	r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	69db      	ldr	r3, [r3, #28]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	68fa      	ldr	r2, [r7, #12]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a78:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	68fa      	ldr	r2, [r7, #12]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a94:	f040 80e4 	bne.w	8003c60 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4aab      	ldr	r2, [pc, #684]	; (8003d4c <UART_SetConfig+0x348>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d004      	beq.n	8003aac <UART_SetConfig+0xa8>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4aaa      	ldr	r2, [pc, #680]	; (8003d50 <UART_SetConfig+0x34c>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d16c      	bne.n	8003b86 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681c      	ldr	r4, [r3, #0]
 8003ab0:	f7fe fb86 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4413      	add	r3, r2
 8003abc:	009a      	lsls	r2, r3, #2
 8003abe:	441a      	add	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	005b      	lsls	r3, r3, #1
 8003ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aca:	4aa2      	ldr	r2, [pc, #648]	; (8003d54 <UART_SetConfig+0x350>)
 8003acc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad0:	095b      	lsrs	r3, r3, #5
 8003ad2:	011d      	lsls	r5, r3, #4
 8003ad4:	f7fe fb74 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	4613      	mov	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4413      	add	r3, r2
 8003ae0:	009a      	lsls	r2, r3, #2
 8003ae2:	441a      	add	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	fbb2 f6f3 	udiv	r6, r2, r3
 8003aee:	f7fe fb67 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8003af2:	4602      	mov	r2, r0
 8003af4:	4613      	mov	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	009a      	lsls	r2, r3, #2
 8003afc:	441a      	add	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b08:	4a92      	ldr	r2, [pc, #584]	; (8003d54 <UART_SetConfig+0x350>)
 8003b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b0e:	095b      	lsrs	r3, r3, #5
 8003b10:	2264      	movs	r2, #100	; 0x64
 8003b12:	fb02 f303 	mul.w	r3, r2, r3
 8003b16:	1af3      	subs	r3, r6, r3
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	3332      	adds	r3, #50	; 0x32
 8003b1c:	4a8d      	ldr	r2, [pc, #564]	; (8003d54 <UART_SetConfig+0x350>)
 8003b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b22:	095b      	lsrs	r3, r3, #5
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003b2a:	441d      	add	r5, r3
 8003b2c:	f7fe fb48 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8003b30:	4602      	mov	r2, r0
 8003b32:	4613      	mov	r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	4413      	add	r3, r2
 8003b38:	009a      	lsls	r2, r3, #2
 8003b3a:	441a      	add	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	fbb2 f6f3 	udiv	r6, r2, r3
 8003b46:	f7fe fb3b 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	009a      	lsls	r2, r3, #2
 8003b54:	441a      	add	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b60:	4a7c      	ldr	r2, [pc, #496]	; (8003d54 <UART_SetConfig+0x350>)
 8003b62:	fba2 2303 	umull	r2, r3, r2, r3
 8003b66:	095b      	lsrs	r3, r3, #5
 8003b68:	2264      	movs	r2, #100	; 0x64
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	1af3      	subs	r3, r6, r3
 8003b70:	00db      	lsls	r3, r3, #3
 8003b72:	3332      	adds	r3, #50	; 0x32
 8003b74:	4a77      	ldr	r2, [pc, #476]	; (8003d54 <UART_SetConfig+0x350>)
 8003b76:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7a:	095b      	lsrs	r3, r3, #5
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	442b      	add	r3, r5
 8003b82:	60a3      	str	r3, [r4, #8]
 8003b84:	e154      	b.n	8003e30 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681c      	ldr	r4, [r3, #0]
 8003b8a:	f7fe fb05 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	4613      	mov	r3, r2
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	4413      	add	r3, r2
 8003b96:	009a      	lsls	r2, r3, #2
 8003b98:	441a      	add	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	005b      	lsls	r3, r3, #1
 8003ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba4:	4a6b      	ldr	r2, [pc, #428]	; (8003d54 <UART_SetConfig+0x350>)
 8003ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8003baa:	095b      	lsrs	r3, r3, #5
 8003bac:	011d      	lsls	r5, r3, #4
 8003bae:	f7fe faf3 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	4413      	add	r3, r2
 8003bba:	009a      	lsls	r2, r3, #2
 8003bbc:	441a      	add	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	fbb2 f6f3 	udiv	r6, r2, r3
 8003bc8:	f7fe fae6 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	4613      	mov	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	4413      	add	r3, r2
 8003bd4:	009a      	lsls	r2, r3, #2
 8003bd6:	441a      	add	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be2:	4a5c      	ldr	r2, [pc, #368]	; (8003d54 <UART_SetConfig+0x350>)
 8003be4:	fba2 2303 	umull	r2, r3, r2, r3
 8003be8:	095b      	lsrs	r3, r3, #5
 8003bea:	2264      	movs	r2, #100	; 0x64
 8003bec:	fb02 f303 	mul.w	r3, r2, r3
 8003bf0:	1af3      	subs	r3, r6, r3
 8003bf2:	00db      	lsls	r3, r3, #3
 8003bf4:	3332      	adds	r3, #50	; 0x32
 8003bf6:	4a57      	ldr	r2, [pc, #348]	; (8003d54 <UART_SetConfig+0x350>)
 8003bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfc:	095b      	lsrs	r3, r3, #5
 8003bfe:	005b      	lsls	r3, r3, #1
 8003c00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003c04:	441d      	add	r5, r3
 8003c06:	f7fe fac7 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	4413      	add	r3, r2
 8003c12:	009a      	lsls	r2, r3, #2
 8003c14:	441a      	add	r2, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	005b      	lsls	r3, r3, #1
 8003c1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003c20:	f7fe faba 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8003c24:	4602      	mov	r2, r0
 8003c26:	4613      	mov	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	4413      	add	r3, r2
 8003c2c:	009a      	lsls	r2, r3, #2
 8003c2e:	441a      	add	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3a:	4a46      	ldr	r2, [pc, #280]	; (8003d54 <UART_SetConfig+0x350>)
 8003c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c40:	095b      	lsrs	r3, r3, #5
 8003c42:	2264      	movs	r2, #100	; 0x64
 8003c44:	fb02 f303 	mul.w	r3, r2, r3
 8003c48:	1af3      	subs	r3, r6, r3
 8003c4a:	00db      	lsls	r3, r3, #3
 8003c4c:	3332      	adds	r3, #50	; 0x32
 8003c4e:	4a41      	ldr	r2, [pc, #260]	; (8003d54 <UART_SetConfig+0x350>)
 8003c50:	fba2 2303 	umull	r2, r3, r2, r3
 8003c54:	095b      	lsrs	r3, r3, #5
 8003c56:	f003 0307 	and.w	r3, r3, #7
 8003c5a:	442b      	add	r3, r5
 8003c5c:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003c5e:	e0e7      	b.n	8003e30 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a39      	ldr	r2, [pc, #228]	; (8003d4c <UART_SetConfig+0x348>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d004      	beq.n	8003c74 <UART_SetConfig+0x270>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a38      	ldr	r2, [pc, #224]	; (8003d50 <UART_SetConfig+0x34c>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d171      	bne.n	8003d58 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681c      	ldr	r4, [r3, #0]
 8003c78:	f7fe faa2 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	4613      	mov	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4413      	add	r3, r2
 8003c84:	009a      	lsls	r2, r3, #2
 8003c86:	441a      	add	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c92:	4a30      	ldr	r2, [pc, #192]	; (8003d54 <UART_SetConfig+0x350>)
 8003c94:	fba2 2303 	umull	r2, r3, r2, r3
 8003c98:	095b      	lsrs	r3, r3, #5
 8003c9a:	011d      	lsls	r5, r3, #4
 8003c9c:	f7fe fa90 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	009a      	lsls	r2, r3, #2
 8003caa:	441a      	add	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	fbb2 f6f3 	udiv	r6, r2, r3
 8003cb6:	f7fe fa83 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	009a      	lsls	r2, r3, #2
 8003cc4:	441a      	add	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd0:	4a20      	ldr	r2, [pc, #128]	; (8003d54 <UART_SetConfig+0x350>)
 8003cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd6:	095b      	lsrs	r3, r3, #5
 8003cd8:	2264      	movs	r2, #100	; 0x64
 8003cda:	fb02 f303 	mul.w	r3, r2, r3
 8003cde:	1af3      	subs	r3, r6, r3
 8003ce0:	011b      	lsls	r3, r3, #4
 8003ce2:	3332      	adds	r3, #50	; 0x32
 8003ce4:	4a1b      	ldr	r2, [pc, #108]	; (8003d54 <UART_SetConfig+0x350>)
 8003ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cea:	095b      	lsrs	r3, r3, #5
 8003cec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cf0:	441d      	add	r5, r3
 8003cf2:	f7fe fa65 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4413      	add	r3, r2
 8003cfe:	009a      	lsls	r2, r3, #2
 8003d00:	441a      	add	r2, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	fbb2 f6f3 	udiv	r6, r2, r3
 8003d0c:	f7fe fa58 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8003d10:	4602      	mov	r2, r0
 8003d12:	4613      	mov	r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	4413      	add	r3, r2
 8003d18:	009a      	lsls	r2, r3, #2
 8003d1a:	441a      	add	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d26:	4a0b      	ldr	r2, [pc, #44]	; (8003d54 <UART_SetConfig+0x350>)
 8003d28:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2c:	095b      	lsrs	r3, r3, #5
 8003d2e:	2264      	movs	r2, #100	; 0x64
 8003d30:	fb02 f303 	mul.w	r3, r2, r3
 8003d34:	1af3      	subs	r3, r6, r3
 8003d36:	011b      	lsls	r3, r3, #4
 8003d38:	3332      	adds	r3, #50	; 0x32
 8003d3a:	4a06      	ldr	r2, [pc, #24]	; (8003d54 <UART_SetConfig+0x350>)
 8003d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d40:	095b      	lsrs	r3, r3, #5
 8003d42:	f003 030f 	and.w	r3, r3, #15
 8003d46:	442b      	add	r3, r5
 8003d48:	60a3      	str	r3, [r4, #8]
 8003d4a:	e071      	b.n	8003e30 <UART_SetConfig+0x42c>
 8003d4c:	40011000 	.word	0x40011000
 8003d50:	40011400 	.word	0x40011400
 8003d54:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681c      	ldr	r4, [r3, #0]
 8003d5c:	f7fe fa1c 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8003d60:	4602      	mov	r2, r0
 8003d62:	4613      	mov	r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	4413      	add	r3, r2
 8003d68:	009a      	lsls	r2, r3, #2
 8003d6a:	441a      	add	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d76:	4a30      	ldr	r2, [pc, #192]	; (8003e38 <UART_SetConfig+0x434>)
 8003d78:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7c:	095b      	lsrs	r3, r3, #5
 8003d7e:	011d      	lsls	r5, r3, #4
 8003d80:	f7fe fa0a 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8003d84:	4602      	mov	r2, r0
 8003d86:	4613      	mov	r3, r2
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	4413      	add	r3, r2
 8003d8c:	009a      	lsls	r2, r3, #2
 8003d8e:	441a      	add	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	fbb2 f6f3 	udiv	r6, r2, r3
 8003d9a:	f7fe f9fd 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	4613      	mov	r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	4413      	add	r3, r2
 8003da6:	009a      	lsls	r2, r3, #2
 8003da8:	441a      	add	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db4:	4a20      	ldr	r2, [pc, #128]	; (8003e38 <UART_SetConfig+0x434>)
 8003db6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dba:	095b      	lsrs	r3, r3, #5
 8003dbc:	2264      	movs	r2, #100	; 0x64
 8003dbe:	fb02 f303 	mul.w	r3, r2, r3
 8003dc2:	1af3      	subs	r3, r6, r3
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	3332      	adds	r3, #50	; 0x32
 8003dc8:	4a1b      	ldr	r2, [pc, #108]	; (8003e38 <UART_SetConfig+0x434>)
 8003dca:	fba2 2303 	umull	r2, r3, r2, r3
 8003dce:	095b      	lsrs	r3, r3, #5
 8003dd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dd4:	441d      	add	r5, r3
 8003dd6:	f7fe f9df 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	4613      	mov	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	4413      	add	r3, r2
 8003de2:	009a      	lsls	r2, r3, #2
 8003de4:	441a      	add	r2, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	fbb2 f6f3 	udiv	r6, r2, r3
 8003df0:	f7fe f9d2 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8003df4:	4602      	mov	r2, r0
 8003df6:	4613      	mov	r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	4413      	add	r3, r2
 8003dfc:	009a      	lsls	r2, r3, #2
 8003dfe:	441a      	add	r2, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e0a:	4a0b      	ldr	r2, [pc, #44]	; (8003e38 <UART_SetConfig+0x434>)
 8003e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e10:	095b      	lsrs	r3, r3, #5
 8003e12:	2264      	movs	r2, #100	; 0x64
 8003e14:	fb02 f303 	mul.w	r3, r2, r3
 8003e18:	1af3      	subs	r3, r6, r3
 8003e1a:	011b      	lsls	r3, r3, #4
 8003e1c:	3332      	adds	r3, #50	; 0x32
 8003e1e:	4a06      	ldr	r2, [pc, #24]	; (8003e38 <UART_SetConfig+0x434>)
 8003e20:	fba2 2303 	umull	r2, r3, r2, r3
 8003e24:	095b      	lsrs	r3, r3, #5
 8003e26:	f003 030f 	and.w	r3, r3, #15
 8003e2a:	442b      	add	r3, r5
 8003e2c:	60a3      	str	r3, [r4, #8]
}
 8003e2e:	e7ff      	b.n	8003e30 <UART_SetConfig+0x42c>
 8003e30:	bf00      	nop
 8003e32:	3714      	adds	r7, #20
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e38:	51eb851f 	.word	0x51eb851f

08003e3c <startHGCode>:
extern STMotorHandle_t STMotorDevices[1];
extern HGCodeControl_t HGCodeControl;

HGCodeDataControl_t* temp = 0;
uint8_t commandCount = 0;
void startHGCode(TIM_HandleTypeDef* timHandler,UART_HandleTypeDef* HGCodeUsartHandle,DMA_HandleTypeDef* HGCodeDmaHandle){
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b086      	sub	sp, #24
 8003e40:	af02      	add	r7, sp, #8
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]

	HGCodeInit(HGCodeUsartHandle,HGCodeDmaHandle);
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	68b8      	ldr	r0, [r7, #8]
 8003e4c:	f000 f99c 	bl	8004188 <HGCodeInit>
	HGCodeDMAStart();
 8003e50:	f000 f9ce 	bl	80041f0 <HGCodeDMAStart>
	HAL_TIM_Base_Start_IT(timHandler);
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f7fe fc34 	bl	80026c2 <HAL_TIM_Base_Start_IT>

	STMotorInitHandler(&STMotorDevices[0],&htim5,TIM_CHANNEL_1,MOTOR_1_ENDSTOP_IRQN);
 8003e5a:	2306      	movs	r3, #6
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	492f      	ldr	r1, [pc, #188]	; (8003f1c <startHGCode+0xe0>)
 8003e60:	482f      	ldr	r0, [pc, #188]	; (8003f20 <startHGCode+0xe4>)
 8003e62:	f000 fe57 	bl	8004b14 <STMotorInitHandler>
	STMotorInitParam(&STMotorDevices[0],1000,400,MAX_SPEED,MIN_SPEED);
 8003e66:	f44f 7348 	mov.w	r3, #800	; 0x320
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003e70:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003e74:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003e78:	4829      	ldr	r0, [pc, #164]	; (8003f20 <startHGCode+0xe4>)
 8003e7a:	f000 fe87 	bl	8004b8c <STMotorInitParam>

	while(1){
		if(HGCodeCheckDataBuffer() == 1){
 8003e7e:	f000 f9df 	bl	8004240 <HGCodeCheckDataBuffer>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d1fa      	bne.n	8003e7e <startHGCode+0x42>
			temp = HGCodeGetCommandData();
 8003e88:	f000 fc9c 	bl	80047c4 <HGCodeGetCommandData>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	4b25      	ldr	r3, [pc, #148]	; (8003f24 <startHGCode+0xe8>)
 8003e90:	601a      	str	r2, [r3, #0]
			if(temp->HGCodeCommand.G != 0){
 8003e92:	4b24      	ldr	r3, [pc, #144]	; (8003f24 <startHGCode+0xe8>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00e      	beq.n	8003ebc <startHGCode+0x80>

				switch(temp->HGCodeCommand.G){
 8003e9e:	4b21      	ldr	r3, [pc, #132]	; (8003f24 <startHGCode+0xe8>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d002      	beq.n	8003eb0 <startHGCode+0x74>
 8003eaa:	2b1c      	cmp	r3, #28
 8003eac:	d003      	beq.n	8003eb6 <startHGCode+0x7a>
					break;
				case 28:
					G28();
					break;
				default:
					break;
 8003eae:	e02c      	b.n	8003f0a <startHGCode+0xce>
					G01();
 8003eb0:	f000 f83a 	bl	8003f28 <G01>
					break;
 8003eb4:	e029      	b.n	8003f0a <startHGCode+0xce>
					G28();
 8003eb6:	f000 f8db 	bl	8004070 <G28>
					break;
 8003eba:	e026      	b.n	8003f0a <startHGCode+0xce>
				}
//				temp->HGCodeCommand.G = 0;
			}else if(temp->HGCodeCommand.H != 0){
 8003ebc:	4b19      	ldr	r3, [pc, #100]	; (8003f24 <startHGCode+0xe8>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d020      	beq.n	8003f0a <startHGCode+0xce>
				switch(temp->HGCodeCommand.H){
 8003ec8:	4b16      	ldr	r3, [pc, #88]	; (8003f24 <startHGCode+0xe8>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003ed0:	2b14      	cmp	r3, #20
 8003ed2:	d011      	beq.n	8003ef8 <startHGCode+0xbc>
 8003ed4:	2b14      	cmp	r3, #20
 8003ed6:	dc04      	bgt.n	8003ee2 <startHGCode+0xa6>
 8003ed8:	2b0a      	cmp	r3, #10
 8003eda:	d007      	beq.n	8003eec <startHGCode+0xb0>
 8003edc:	2b0b      	cmp	r3, #11
 8003ede:	d008      	beq.n	8003ef2 <startHGCode+0xb6>
					H21();
					break;
				case 100:
					H100();
				default:
					break;
 8003ee0:	e012      	b.n	8003f08 <startHGCode+0xcc>
				switch(temp->HGCodeCommand.H){
 8003ee2:	2b15      	cmp	r3, #21
 8003ee4:	d00b      	beq.n	8003efe <startHGCode+0xc2>
 8003ee6:	2b64      	cmp	r3, #100	; 0x64
 8003ee8:	d00c      	beq.n	8003f04 <startHGCode+0xc8>
					break;
 8003eea:	e00d      	b.n	8003f08 <startHGCode+0xcc>
					H10();
 8003eec:	f000 f8d6 	bl	800409c <H10>
					break;
 8003ef0:	e00b      	b.n	8003f0a <startHGCode+0xce>
					H11();
 8003ef2:	f000 f8eb 	bl	80040cc <H11>
					break;
 8003ef6:	e008      	b.n	8003f0a <startHGCode+0xce>
					H20();
 8003ef8:	f000 f900 	bl	80040fc <H20>
					break;
 8003efc:	e005      	b.n	8003f0a <startHGCode+0xce>
					H21();
 8003efe:	f000 f915 	bl	800412c <H21>
					break;
 8003f02:	e002      	b.n	8003f0a <startHGCode+0xce>
					H100();
 8003f04:	f000 f92a 	bl	800415c <H100>
					break;
 8003f08:	bf00      	nop
				}
//				temp->HGCodeCommand.H = 0;
			}
			memset(temp,0x00,sizeof(HGCodeDataControl_t));
 8003f0a:	4b06      	ldr	r3, [pc, #24]	; (8003f24 <startHGCode+0xe8>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	2238      	movs	r2, #56	; 0x38
 8003f10:	2100      	movs	r1, #0
 8003f12:	4618      	mov	r0, r3
 8003f14:	f001 ff92 	bl	8005e3c <memset>
		if(HGCodeCheckDataBuffer() == 1){
 8003f18:	e7b1      	b.n	8003e7e <startHGCode+0x42>
 8003f1a:	bf00      	nop
 8003f1c:	200004d8 	.word	0x200004d8
 8003f20:	20000374 	.word	0x20000374
 8003f24:	20000044 	.word	0x20000044

08003f28 <G01>:
		}
	}
}
void G01(){
 8003f28:	b598      	push	{r3, r4, r7, lr}
 8003f2a:	af00      	add	r7, sp, #0

	if(temp->HGCodeParameter.A){
 8003f2c:	4b47      	ldr	r3, [pc, #284]	; (800404c <G01+0x124>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	f04f 0300 	mov.w	r3, #0
 8003f3c:	f7fc fd84 	bl	8000a48 <__aeabi_dcmpeq>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d11f      	bne.n	8003f86 <G01+0x5e>
		if(!STMotorIsActivate(&STMotorDevices[0])){
 8003f46:	4842      	ldr	r0, [pc, #264]	; (8004050 <G01+0x128>)
 8003f48:	f001 f80e 	bl	8004f68 <STMotorIsActivate>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d111      	bne.n	8003f76 <G01+0x4e>
			STMotorGoMilli(&STMotorDevices[0],temp->HGCodeParameter.A);
 8003f52:	4b3e      	ldr	r3, [pc, #248]	; (800404c <G01+0x124>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	ed93 7b02 	vldr	d7, [r3, #8]
 8003f5a:	eeb0 0a47 	vmov.f32	s0, s14
 8003f5e:	eef0 0a67 	vmov.f32	s1, s15
 8003f62:	483b      	ldr	r0, [pc, #236]	; (8004050 <G01+0x128>)
 8003f64:	f000 ffca 	bl	8004efc <STMotorGoMilli>
			HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G01 A 1 FAIL",12);
 8003f68:	4b3a      	ldr	r3, [pc, #232]	; (8004054 <G01+0x12c>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	220c      	movs	r2, #12
 8003f6e:	493a      	ldr	r1, [pc, #232]	; (8004058 <G01+0x130>)
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7ff f9a3 	bl	80032bc <HAL_UART_Transmit_IT>
		}
		temp->HGCodeParameter.A = 0;
 8003f76:	4b35      	ldr	r3, [pc, #212]	; (800404c <G01+0x124>)
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	f04f 0300 	mov.w	r3, #0
 8003f7e:	f04f 0400 	mov.w	r4, #0
 8003f82:	e9c2 3402 	strd	r3, r4, [r2, #8]
	}
	if(temp->HGCodeParameter.B){
 8003f86:	4b31      	ldr	r3, [pc, #196]	; (800404c <G01+0x124>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003f8e:	f04f 0200 	mov.w	r2, #0
 8003f92:	f04f 0300 	mov.w	r3, #0
 8003f96:	f7fc fd57 	bl	8000a48 <__aeabi_dcmpeq>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d11f      	bne.n	8003fe0 <G01+0xb8>
		if(!STMotorIsActivate(&STMotorDevices[1])){
 8003fa0:	482e      	ldr	r0, [pc, #184]	; (800405c <G01+0x134>)
 8003fa2:	f000 ffe1 	bl	8004f68 <STMotorIsActivate>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d111      	bne.n	8003fd0 <G01+0xa8>
			STMotorGoMilli(&STMotorDevices[1],temp->HGCodeParameter.B);
 8003fac:	4b27      	ldr	r3, [pc, #156]	; (800404c <G01+0x124>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	ed93 7b04 	vldr	d7, [r3, #16]
 8003fb4:	eeb0 0a47 	vmov.f32	s0, s14
 8003fb8:	eef0 0a67 	vmov.f32	s1, s15
 8003fbc:	4827      	ldr	r0, [pc, #156]	; (800405c <G01+0x134>)
 8003fbe:	f000 ff9d 	bl	8004efc <STMotorGoMilli>
			HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G01 B 1 FAIL",12);
 8003fc2:	4b24      	ldr	r3, [pc, #144]	; (8004054 <G01+0x12c>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	220c      	movs	r2, #12
 8003fc8:	4925      	ldr	r1, [pc, #148]	; (8004060 <G01+0x138>)
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7ff f976 	bl	80032bc <HAL_UART_Transmit_IT>
		}
		temp->HGCodeParameter.B = 0;
 8003fd0:	4b1e      	ldr	r3, [pc, #120]	; (800404c <G01+0x124>)
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	f04f 0300 	mov.w	r3, #0
 8003fd8:	f04f 0400 	mov.w	r4, #0
 8003fdc:	e9c2 3404 	strd	r3, r4, [r2, #16]
	}
	if(temp->HGCodeParameter.C){
 8003fe0:	4b1a      	ldr	r3, [pc, #104]	; (800404c <G01+0x124>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8003fe8:	f04f 0200 	mov.w	r2, #0
 8003fec:	f04f 0300 	mov.w	r3, #0
 8003ff0:	f7fc fd2a 	bl	8000a48 <__aeabi_dcmpeq>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d11f      	bne.n	800403a <G01+0x112>
		if(!STMotorIsActivate(&STMotorDevices[2])){
 8003ffa:	481a      	ldr	r0, [pc, #104]	; (8004064 <G01+0x13c>)
 8003ffc:	f000 ffb4 	bl	8004f68 <STMotorIsActivate>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d111      	bne.n	800402a <G01+0x102>
			STMotorGoMilli(&STMotorDevices[2],temp->HGCodeParameter.C);
 8004006:	4b11      	ldr	r3, [pc, #68]	; (800404c <G01+0x124>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	ed93 7b06 	vldr	d7, [r3, #24]
 800400e:	eeb0 0a47 	vmov.f32	s0, s14
 8004012:	eef0 0a67 	vmov.f32	s1, s15
 8004016:	4813      	ldr	r0, [pc, #76]	; (8004064 <G01+0x13c>)
 8004018:	f000 ff70 	bl	8004efc <STMotorGoMilli>
			HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G01 C 1 FAIL",12);
 800401c:	4b0d      	ldr	r3, [pc, #52]	; (8004054 <G01+0x12c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	220c      	movs	r2, #12
 8004022:	4911      	ldr	r1, [pc, #68]	; (8004068 <G01+0x140>)
 8004024:	4618      	mov	r0, r3
 8004026:	f7ff f949 	bl	80032bc <HAL_UART_Transmit_IT>
		}
		temp->HGCodeParameter.C = 0;
 800402a:	4b08      	ldr	r3, [pc, #32]	; (800404c <G01+0x124>)
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	f04f 0300 	mov.w	r3, #0
 8004032:	f04f 0400 	mov.w	r4, #0
 8004036:	e9c2 3406 	strd	r3, r4, [r2, #24]
	}
	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G01 OK",6);
 800403a:	4b06      	ldr	r3, [pc, #24]	; (8004054 <G01+0x12c>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2206      	movs	r2, #6
 8004040:	490a      	ldr	r1, [pc, #40]	; (800406c <G01+0x144>)
 8004042:	4618      	mov	r0, r3
 8004044:	f7ff f93a 	bl	80032bc <HAL_UART_Transmit_IT>
}
 8004048:	bf00      	nop
 800404a:	bd98      	pop	{r3, r4, r7, pc}
 800404c:	20000044 	.word	0x20000044
 8004050:	20000374 	.word	0x20000374
 8004054:	20000110 	.word	0x20000110
 8004058:	08005e64 	.word	0x08005e64
 800405c:	200003b8 	.word	0x200003b8
 8004060:	08005e74 	.word	0x08005e74
 8004064:	200003fc 	.word	0x200003fc
 8004068:	08005e84 	.word	0x08005e84
 800406c:	08005e94 	.word	0x08005e94

08004070 <G28>:
}
void G27(){
	STMotorGoHome(&STMotorDevices[0]);
	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G27 OK",6);
}
void G28(){
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G28 OK",6);
 8004074:	4b06      	ldr	r3, [pc, #24]	; (8004090 <G28+0x20>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2206      	movs	r2, #6
 800407a:	4906      	ldr	r1, [pc, #24]	; (8004094 <G28+0x24>)
 800407c:	4618      	mov	r0, r3
 800407e:	f7ff f91d 	bl	80032bc <HAL_UART_Transmit_IT>
	STMotorAutoHome(&STMotorDevices[0],0);
 8004082:	2100      	movs	r1, #0
 8004084:	4804      	ldr	r0, [pc, #16]	; (8004098 <G28+0x28>)
 8004086:	f000 ff15 	bl	8004eb4 <STMotorAutoHome>
	//STMotorWaitingActivate(&STMotorDevices[0],0);

}
 800408a:	bf00      	nop
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	20000110 	.word	0x20000110
 8004094:	08005ea4 	.word	0x08005ea4
 8004098:	20000374 	.word	0x20000374

0800409c <H10>:
	return;
}
void H05(){
	return;
}
void H10(){ //UV LED OFF
 800409c:	b580      	push	{r7, lr}
 800409e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H10 OK",6);
 80040a0:	4b07      	ldr	r3, [pc, #28]	; (80040c0 <H10+0x24>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2206      	movs	r2, #6
 80040a6:	4907      	ldr	r1, [pc, #28]	; (80040c4 <H10+0x28>)
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff f907 	bl	80032bc <HAL_UART_Transmit_IT>
	HAL_GPIO_WritePin(UV_LCD_GPIO_Port,UV_LCD_Pin,GPIO_PIN_RESET);
 80040ae:	2200      	movs	r2, #0
 80040b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040b4:	4804      	ldr	r0, [pc, #16]	; (80040c8 <H10+0x2c>)
 80040b6:	f7fd fd79 	bl	8001bac <HAL_GPIO_WritePin>
}
 80040ba:	bf00      	nop
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	20000110 	.word	0x20000110
 80040c4:	08005eac 	.word	0x08005eac
 80040c8:	40020400 	.word	0x40020400

080040cc <H11>:
void H11(){ //UV LED ON
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H11 OK",6);
 80040d0:	4b07      	ldr	r3, [pc, #28]	; (80040f0 <H11+0x24>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2206      	movs	r2, #6
 80040d6:	4907      	ldr	r1, [pc, #28]	; (80040f4 <H11+0x28>)
 80040d8:	4618      	mov	r0, r3
 80040da:	f7ff f8ef 	bl	80032bc <HAL_UART_Transmit_IT>
	HAL_GPIO_WritePin(UV_LCD_GPIO_Port,UV_LCD_Pin,GPIO_PIN_SET);
 80040de:	2201      	movs	r2, #1
 80040e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040e4:	4804      	ldr	r0, [pc, #16]	; (80040f8 <H11+0x2c>)
 80040e6:	f7fd fd61 	bl	8001bac <HAL_GPIO_WritePin>
}
 80040ea:	bf00      	nop
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	20000110 	.word	0x20000110
 80040f4:	08005eb4 	.word	0x08005eb4
 80040f8:	40020400 	.word	0x40020400

080040fc <H20>:
void H20(){ //UV COOLER OFF
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H20 OK",6);
 8004100:	4b07      	ldr	r3, [pc, #28]	; (8004120 <H20+0x24>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2206      	movs	r2, #6
 8004106:	4907      	ldr	r1, [pc, #28]	; (8004124 <H20+0x28>)
 8004108:	4618      	mov	r0, r3
 800410a:	f7ff f8d7 	bl	80032bc <HAL_UART_Transmit_IT>
	HAL_GPIO_WritePin(COOLING_FAN_GPIO_Port,COOLING_FAN_Pin,GPIO_PIN_RESET);
 800410e:	2200      	movs	r2, #0
 8004110:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004114:	4804      	ldr	r0, [pc, #16]	; (8004128 <H20+0x2c>)
 8004116:	f7fd fd49 	bl	8001bac <HAL_GPIO_WritePin>
}
 800411a:	bf00      	nop
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	20000110 	.word	0x20000110
 8004124:	08005ebc 	.word	0x08005ebc
 8004128:	40020400 	.word	0x40020400

0800412c <H21>:
void H21(){ //UV COOLER ON
 800412c:	b580      	push	{r7, lr}
 800412e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H21 OK",6);
 8004130:	4b07      	ldr	r3, [pc, #28]	; (8004150 <H21+0x24>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2206      	movs	r2, #6
 8004136:	4907      	ldr	r1, [pc, #28]	; (8004154 <H21+0x28>)
 8004138:	4618      	mov	r0, r3
 800413a:	f7ff f8bf 	bl	80032bc <HAL_UART_Transmit_IT>
	HAL_GPIO_WritePin(COOLING_FAN_GPIO_Port,COOLING_FAN_Pin,GPIO_PIN_SET);
 800413e:	2201      	movs	r2, #1
 8004140:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004144:	4804      	ldr	r0, [pc, #16]	; (8004158 <H21+0x2c>)
 8004146:	f7fd fd31 	bl	8001bac <HAL_GPIO_WritePin>
}
 800414a:	bf00      	nop
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	20000110 	.word	0x20000110
 8004154:	08005ec4 	.word	0x08005ec4
 8004158:	40020400 	.word	0x40020400

0800415c <H100>:
void H100(){
 800415c:	b580      	push	{r7, lr}
 800415e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H100 OK",7);
 8004160:	4b06      	ldr	r3, [pc, #24]	; (800417c <H100+0x20>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2207      	movs	r2, #7
 8004166:	4906      	ldr	r1, [pc, #24]	; (8004180 <H100+0x24>)
 8004168:	4618      	mov	r0, r3
 800416a:	f7ff f8a7 	bl	80032bc <HAL_UART_Transmit_IT>
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 800416e:	2120      	movs	r1, #32
 8004170:	4804      	ldr	r0, [pc, #16]	; (8004184 <H100+0x28>)
 8004172:	f7fd fd34 	bl	8001bde <HAL_GPIO_TogglePin>
}
 8004176:	bf00      	nop
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	20000110 	.word	0x20000110
 8004180:	08005ecc 	.word	0x08005ecc
 8004184:	40020000 	.word	0x40020000

08004188 <HGCodeInit>:

uint8_t HGCodeBuffer[MAX_HGCODE_BUFFER] = {0};
HGCodeControl_t HGCodeControl = {0};
uint8_t buff[20] = {0};

void HGCodeInit(UART_HandleTypeDef* HGCodeUsartHandle,DMA_HandleTypeDef* HGCodeDmaHandle){
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
	HGCodeControl.HGCodeUartHandle = HGCodeUsartHandle;
 8004192:	4a14      	ldr	r2, [pc, #80]	; (80041e4 <HGCodeInit+0x5c>)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6013      	str	r3, [r2, #0]
	HGCodeControl.HGCodeDmaHandle = HGCodeDmaHandle;
 8004198:	4a12      	ldr	r2, [pc, #72]	; (80041e4 <HGCodeInit+0x5c>)
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	6053      	str	r3, [r2, #4]
	HGCodeControl.HGCodeBufferControl.GHCodeHuffer = HGCodeBuffer;
 800419e:	4b11      	ldr	r3, [pc, #68]	; (80041e4 <HGCodeInit+0x5c>)
 80041a0:	4a11      	ldr	r2, [pc, #68]	; (80041e8 <HGCodeInit+0x60>)
 80041a2:	609a      	str	r2, [r3, #8]
	HGCodeControl.HGCodeBufferControl.bufferSize = MAX_HGCODE_BUFFER;
 80041a4:	4b0f      	ldr	r3, [pc, #60]	; (80041e4 <HGCodeInit+0x5c>)
 80041a6:	22c8      	movs	r2, #200	; 0xc8
 80041a8:	819a      	strh	r2, [r3, #12]

	HGCodeControl.commandCount = 0;
 80041aa:	4b0e      	ldr	r3, [pc, #56]	; (80041e4 <HGCodeInit+0x5c>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
	HGCodeControl.HGCodeBufferControl.front = 0;
 80041b2:	4b0c      	ldr	r3, [pc, #48]	; (80041e4 <HGCodeInit+0x5c>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	739a      	strb	r2, [r3, #14]
	HGCodeControl.HGCodeBufferControl.rear = 0;
 80041b8:	4b0a      	ldr	r3, [pc, #40]	; (80041e4 <HGCodeInit+0x5c>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	73da      	strb	r2, [r3, #15]

	HGCodeControl.dataRear = 0;
 80041be:	4b09      	ldr	r3, [pc, #36]	; (80041e4 <HGCodeInit+0x5c>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
	HGCodeControl.dataFront = 0;
 80041c6:	4b07      	ldr	r3, [pc, #28]	; (80041e4 <HGCodeInit+0x5c>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241

	memset(HGCodeControl.HGCodeDataControl,0x00,sizeof(HGCodeDataControl_t)*MAX_COMMAND);
 80041ce:	f44f 720c 	mov.w	r2, #560	; 0x230
 80041d2:	2100      	movs	r1, #0
 80041d4:	4805      	ldr	r0, [pc, #20]	; (80041ec <HGCodeInit+0x64>)
 80041d6:	f001 fe31 	bl	8005e3c <memset>
}
 80041da:	bf00      	nop
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	20000110 	.word	0x20000110
 80041e8:	20000048 	.word	0x20000048
 80041ec:	20000120 	.word	0x20000120

080041f0 <HGCodeDMAStart>:

	//void HGCodeDMASetBuffer(int8_t *,uint16_t);

void HGCodeDMAStart(void){
 80041f0:	b580      	push	{r7, lr}
 80041f2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(HGCodeControl.HGCodeUartHandle,HGCodeBuffer,(int)MAX_HGCODE_BUFFER);
 80041f4:	4b04      	ldr	r3, [pc, #16]	; (8004208 <HGCodeDMAStart+0x18>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	22c8      	movs	r2, #200	; 0xc8
 80041fa:	4904      	ldr	r1, [pc, #16]	; (800420c <HGCodeDMAStart+0x1c>)
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7ff f8a3 	bl	8003348 <HAL_UART_Receive_DMA>
}
 8004202:	bf00      	nop
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	20000110 	.word	0x20000110
 800420c:	20000048 	.word	0x20000048

08004210 <HGCodeCheckCommandBuffer>:

int8_t HGCodeCheckCommandBuffer(void){
 8004210:	b480      	push	{r7}
 8004212:	af00      	add	r7, sp, #0
	if(HGCodeControl.HGCodeBufferControl.rear == MAX_HGCODE_BUFFER - __HAL_DMA_GET_COUNTER(HGCodeControl.HGCodeDmaHandle)){
 8004214:	4b09      	ldr	r3, [pc, #36]	; (800423c <HGCodeCheckCommandBuffer+0x2c>)
 8004216:	7bdb      	ldrb	r3, [r3, #15]
 8004218:	461a      	mov	r2, r3
 800421a:	4b08      	ldr	r3, [pc, #32]	; (800423c <HGCodeCheckCommandBuffer+0x2c>)
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 8004226:	429a      	cmp	r2, r3
 8004228:	d101      	bne.n	800422e <HGCodeCheckCommandBuffer+0x1e>
		return 0;
 800422a:	2300      	movs	r3, #0
 800422c:	e000      	b.n	8004230 <HGCodeCheckCommandBuffer+0x20>
	}else{
		return 1;
 800422e:	2301      	movs	r3, #1
	}
}
 8004230:	4618      	mov	r0, r3
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	20000110 	.word	0x20000110

08004240 <HGCodeCheckDataBuffer>:

int8_t HGCodeCheckDataBuffer(void){
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
	if(HGCodeGetCommandCount() > 0){
 8004244:	f000 fab0 	bl	80047a8 <HGCodeGetCommandCount>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <HGCodeCheckDataBuffer+0x12>
		return 1;
 800424e:	2301      	movs	r3, #1
 8004250:	e000      	b.n	8004254 <HGCodeCheckDataBuffer+0x14>
	}else{
		return 0;
 8004252:	2300      	movs	r3, #0
	}
}
 8004254:	4618      	mov	r0, r3
 8004256:	bd80      	pop	{r7, pc}

08004258 <HGCodeDecodeCommand>:

void HGCodeDecodeCommand(void){
 8004258:	b5f0      	push	{r4, r5, r6, r7, lr}
 800425a:	b089      	sub	sp, #36	; 0x24
 800425c:	af00      	add	r7, sp, #0

	uint16_t rear = HGCodeControl.HGCodeBufferControl.rear;
 800425e:	4bc2      	ldr	r3, [pc, #776]	; (8004568 <HGCodeDecodeCommand+0x310>)
 8004260:	7bdb      	ldrb	r3, [r3, #15]
 8004262:	817b      	strh	r3, [r7, #10]
	uint16_t front = MAX_HGCODE_BUFFER - __HAL_DMA_GET_COUNTER(HGCodeControl.HGCodeDmaHandle);
 8004264:	4bc0      	ldr	r3, [pc, #768]	; (8004568 <HGCodeDecodeCommand+0x310>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	b29b      	uxth	r3, r3
 800426e:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 8004272:	813b      	strh	r3, [r7, #8]
	uint16_t receiveDataSize;
	int index = rear;
 8004274:	897b      	ldrh	r3, [r7, #10]
 8004276:	61bb      	str	r3, [r7, #24]
	int data;
	int8_t sign = 1;
 8004278:	2301      	movs	r3, #1
 800427a:	75fb      	strb	r3, [r7, #23]
	int j = 0;
 800427c:	2300      	movs	r3, #0
 800427e:	613b      	str	r3, [r7, #16]
	//HAL_UART_Transmit(&huart1,(uint8_t*)"hello\r\n",7,1000);

	if( rear < front){
 8004280:	897a      	ldrh	r2, [r7, #10]
 8004282:	893b      	ldrh	r3, [r7, #8]
 8004284:	429a      	cmp	r2, r3
 8004286:	d204      	bcs.n	8004292 <HGCodeDecodeCommand+0x3a>
		receiveDataSize = front - rear;
 8004288:	893a      	ldrh	r2, [r7, #8]
 800428a:	897b      	ldrh	r3, [r7, #10]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	83fb      	strh	r3, [r7, #30]
 8004290:	e00a      	b.n	80042a8 <HGCodeDecodeCommand+0x50>
	}else if(rear > front){
 8004292:	897a      	ldrh	r2, [r7, #10]
 8004294:	893b      	ldrh	r3, [r7, #8]
 8004296:	429a      	cmp	r2, r3
 8004298:	f240 8278 	bls.w	800478c <HGCodeDecodeCommand+0x534>
		receiveDataSize = front + (MAX_HGCODE_BUFFER - rear);
 800429c:	893a      	ldrh	r2, [r7, #8]
 800429e:	897b      	ldrh	r3, [r7, #10]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	33c8      	adds	r3, #200	; 0xc8
 80042a6:	83fb      	strh	r3, [r7, #30]
	}else{
		return;
	}

	//(index+1) %  
	for(int i = receiveDataSize; i > 0; i--,index = (index + 1) % MAX_HGCODE_BUFFER){
 80042a8:	8bfb      	ldrh	r3, [r7, #30]
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	e265      	b.n	800477a <HGCodeDecodeCommand+0x522>

		//HAL_UART_Transmit_DMA(HGCodeControl.HGCodeUartHandle,&HGCodeBuffer[index],1);

		if(HGCodeBuffer[index] == ';'){
 80042ae:	4aaf      	ldr	r2, [pc, #700]	; (800456c <HGCodeDecodeCommand+0x314>)
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	4413      	add	r3, r2
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	2b3b      	cmp	r3, #59	; 0x3b
 80042b8:	d128      	bne.n	800430c <HGCodeDecodeCommand+0xb4>
			HGCodeControl.commandCount++;
 80042ba:	4bab      	ldr	r3, [pc, #684]	; (8004568 <HGCodeDecodeCommand+0x310>)
 80042bc:	f893 3240 	ldrb.w	r3, [r3, #576]	; 0x240
 80042c0:	3301      	adds	r3, #1
 80042c2:	b2da      	uxtb	r2, r3
 80042c4:	4ba8      	ldr	r3, [pc, #672]	; (8004568 <HGCodeDecodeCommand+0x310>)
 80042c6:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
			HGCodeControl.dataFront = (HGCodeControl.dataFront + 1) % MAX_COMMAND;
 80042ca:	4ba7      	ldr	r3, [pc, #668]	; (8004568 <HGCodeDecodeCommand+0x310>)
 80042cc:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 80042d0:	1c5a      	adds	r2, r3, #1
 80042d2:	4ba7      	ldr	r3, [pc, #668]	; (8004570 <HGCodeDecodeCommand+0x318>)
 80042d4:	fb83 1302 	smull	r1, r3, r3, r2
 80042d8:	1099      	asrs	r1, r3, #2
 80042da:	17d3      	asrs	r3, r2, #31
 80042dc:	1ac9      	subs	r1, r1, r3
 80042de:	460b      	mov	r3, r1
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	440b      	add	r3, r1
 80042e4:	005b      	lsls	r3, r3, #1
 80042e6:	1ad1      	subs	r1, r2, r3
 80042e8:	b2ca      	uxtb	r2, r1
 80042ea:	4b9f      	ldr	r3, [pc, #636]	; (8004568 <HGCodeDecodeCommand+0x310>)
 80042ec:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241

			index = (index + 1) % MAX_HGCODE_BUFFER;
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	3301      	adds	r3, #1
 80042f4:	4a9f      	ldr	r2, [pc, #636]	; (8004574 <HGCodeDecodeCommand+0x31c>)
 80042f6:	fb82 1203 	smull	r1, r2, r2, r3
 80042fa:	1191      	asrs	r1, r2, #6
 80042fc:	17da      	asrs	r2, r3, #31
 80042fe:	1a8a      	subs	r2, r1, r2
 8004300:	21c8      	movs	r1, #200	; 0xc8
 8004302:	fb01 f202 	mul.w	r2, r1, r2
 8004306:	1a9b      	subs	r3, r3, r2
 8004308:	61bb      	str	r3, [r7, #24]
			break;
 800430a:	e23a      	b.n	8004782 <HGCodeDecodeCommand+0x52a>
		}
		switch(HGCodeBuffer[index]){
 800430c:	4a97      	ldr	r2, [pc, #604]	; (800456c <HGCodeDecodeCommand+0x314>)
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	4413      	add	r3, r2
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	3b2a      	subs	r3, #42	; 0x2a
 8004316:	2b26      	cmp	r3, #38	; 0x26
 8004318:	f200 81ef 	bhi.w	80046fa <HGCodeDecodeCommand+0x4a2>
 800431c:	a201      	add	r2, pc, #4	; (adr r2, 8004324 <HGCodeDecodeCommand+0xcc>)
 800431e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004322:	bf00      	nop
 8004324:	080043c1 	.word	0x080043c1
 8004328:	080046fb 	.word	0x080046fb
 800432c:	080046fb 	.word	0x080046fb
 8004330:	080046fb 	.word	0x080046fb
 8004334:	080046fb 	.word	0x080046fb
 8004338:	080046fb 	.word	0x080046fb
 800433c:	080046fb 	.word	0x080046fb
 8004340:	080046fb 	.word	0x080046fb
 8004344:	080046fb 	.word	0x080046fb
 8004348:	080046fb 	.word	0x080046fb
 800434c:	080046fb 	.word	0x080046fb
 8004350:	080046fb 	.word	0x080046fb
 8004354:	080046fb 	.word	0x080046fb
 8004358:	080046fb 	.word	0x080046fb
 800435c:	080046fb 	.word	0x080046fb
 8004360:	080046fb 	.word	0x080046fb
 8004364:	080046fb 	.word	0x080046fb
 8004368:	080046fb 	.word	0x080046fb
 800436c:	080046fb 	.word	0x080046fb
 8004370:	080046fb 	.word	0x080046fb
 8004374:	080046fb 	.word	0x080046fb
 8004378:	080046fb 	.word	0x080046fb
 800437c:	080046fb 	.word	0x080046fb
 8004380:	080043c1 	.word	0x080043c1
 8004384:	080043c1 	.word	0x080043c1
 8004388:	080043c1 	.word	0x080043c1
 800438c:	080046fb 	.word	0x080046fb
 8004390:	080046fb 	.word	0x080046fb
 8004394:	080046fb 	.word	0x080046fb
 8004398:	080043c1 	.word	0x080043c1
 800439c:	080043c1 	.word	0x080043c1
 80043a0:	080046fb 	.word	0x080046fb
 80043a4:	080046fb 	.word	0x080046fb
 80043a8:	080046fb 	.word	0x080046fb
 80043ac:	080046fb 	.word	0x080046fb
 80043b0:	080043c1 	.word	0x080043c1
 80043b4:	080046fb 	.word	0x080046fb
 80043b8:	080046fb 	.word	0x080046fb
 80043bc:	080043c1 	.word	0x080043c1
			case 'B':
			case 'C':
			case 'P':
			case 'M':
			case '*':
				data = index;
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	607b      	str	r3, [r7, #4]
				index = (index + 1) % MAX_HGCODE_BUFFER;
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	3301      	adds	r3, #1
 80043c8:	4a6a      	ldr	r2, [pc, #424]	; (8004574 <HGCodeDecodeCommand+0x31c>)
 80043ca:	fb82 1203 	smull	r1, r2, r2, r3
 80043ce:	1191      	asrs	r1, r2, #6
 80043d0:	17da      	asrs	r2, r3, #31
 80043d2:	1a8a      	subs	r2, r1, r2
 80043d4:	21c8      	movs	r1, #200	; 0xc8
 80043d6:	fb01 f202 	mul.w	r2, r1, r2
 80043da:	1a9b      	subs	r3, r3, r2
 80043dc:	61bb      	str	r3, [r7, #24]
				if(HGCodeBuffer[index]=='-'){
 80043de:	4a63      	ldr	r2, [pc, #396]	; (800456c <HGCodeDecodeCommand+0x314>)
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	4413      	add	r3, r2
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	2b2d      	cmp	r3, #45	; 0x2d
 80043e8:	d12e      	bne.n	8004448 <HGCodeDecodeCommand+0x1f0>
					sign = -1;
 80043ea:	23ff      	movs	r3, #255	; 0xff
 80043ec:	75fb      	strb	r3, [r7, #23]
					i--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	3b01      	subs	r3, #1
 80043f2:	60fb      	str	r3, [r7, #12]
					index = (index + 1) % MAX_HGCODE_BUFFER;
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	3301      	adds	r3, #1
 80043f8:	4a5e      	ldr	r2, [pc, #376]	; (8004574 <HGCodeDecodeCommand+0x31c>)
 80043fa:	fb82 1203 	smull	r1, r2, r2, r3
 80043fe:	1191      	asrs	r1, r2, #6
 8004400:	17da      	asrs	r2, r3, #31
 8004402:	1a8a      	subs	r2, r1, r2
 8004404:	21c8      	movs	r1, #200	; 0xc8
 8004406:	fb01 f202 	mul.w	r2, r1, r2
 800440a:	1a9b      	subs	r3, r3, r2
 800440c:	61bb      	str	r3, [r7, #24]
				}
				while(HGCodeBuffer[index] != ' ' && HGCodeBuffer[index] != ';'){
 800440e:	e01b      	b.n	8004448 <HGCodeDecodeCommand+0x1f0>
					buff[j] = HGCodeBuffer[index];
 8004410:	4a56      	ldr	r2, [pc, #344]	; (800456c <HGCodeDecodeCommand+0x314>)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	4413      	add	r3, r2
 8004416:	7819      	ldrb	r1, [r3, #0]
 8004418:	4a57      	ldr	r2, [pc, #348]	; (8004578 <HGCodeDecodeCommand+0x320>)
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	4413      	add	r3, r2
 800441e:	460a      	mov	r2, r1
 8004420:	701a      	strb	r2, [r3, #0]
					j++;
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	3301      	adds	r3, #1
 8004426:	613b      	str	r3, [r7, #16]
					index = (index + 1) % MAX_HGCODE_BUFFER;
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	3301      	adds	r3, #1
 800442c:	4a51      	ldr	r2, [pc, #324]	; (8004574 <HGCodeDecodeCommand+0x31c>)
 800442e:	fb82 1203 	smull	r1, r2, r2, r3
 8004432:	1191      	asrs	r1, r2, #6
 8004434:	17da      	asrs	r2, r3, #31
 8004436:	1a8a      	subs	r2, r1, r2
 8004438:	21c8      	movs	r1, #200	; 0xc8
 800443a:	fb01 f202 	mul.w	r2, r1, r2
 800443e:	1a9b      	subs	r3, r3, r2
 8004440:	61bb      	str	r3, [r7, #24]
					i--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	3b01      	subs	r3, #1
 8004446:	60fb      	str	r3, [r7, #12]
				while(HGCodeBuffer[index] != ' ' && HGCodeBuffer[index] != ';'){
 8004448:	4a48      	ldr	r2, [pc, #288]	; (800456c <HGCodeDecodeCommand+0x314>)
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	4413      	add	r3, r2
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	2b20      	cmp	r3, #32
 8004452:	d005      	beq.n	8004460 <HGCodeDecodeCommand+0x208>
 8004454:	4a45      	ldr	r2, [pc, #276]	; (800456c <HGCodeDecodeCommand+0x314>)
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	4413      	add	r3, r2
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	2b3b      	cmp	r3, #59	; 0x3b
 800445e:	d1d7      	bne.n	8004410 <HGCodeDecodeCommand+0x1b8>
				}

				switch(HGCodeBuffer[data]){
 8004460:	4a42      	ldr	r2, [pc, #264]	; (800456c <HGCodeDecodeCommand+0x314>)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4413      	add	r3, r2
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	3b2a      	subs	r3, #42	; 0x2a
 800446a:	2b26      	cmp	r3, #38	; 0x26
 800446c:	f200 8140 	bhi.w	80046f0 <HGCodeDecodeCommand+0x498>
 8004470:	a201      	add	r2, pc, #4	; (adr r2, 8004478 <HGCodeDecodeCommand+0x220>)
 8004472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004476:	bf00      	nop
 8004478:	080046b3 	.word	0x080046b3
 800447c:	080046f1 	.word	0x080046f1
 8004480:	080046f1 	.word	0x080046f1
 8004484:	080046f1 	.word	0x080046f1
 8004488:	080046f1 	.word	0x080046f1
 800448c:	080046f1 	.word	0x080046f1
 8004490:	080046f1 	.word	0x080046f1
 8004494:	080046f1 	.word	0x080046f1
 8004498:	080046f1 	.word	0x080046f1
 800449c:	080046f1 	.word	0x080046f1
 80044a0:	080046f1 	.word	0x080046f1
 80044a4:	080046f1 	.word	0x080046f1
 80044a8:	080046f1 	.word	0x080046f1
 80044ac:	080046f1 	.word	0x080046f1
 80044b0:	080046f1 	.word	0x080046f1
 80044b4:	080046f1 	.word	0x080046f1
 80044b8:	080046f1 	.word	0x080046f1
 80044bc:	080046f1 	.word	0x080046f1
 80044c0:	080046f1 	.word	0x080046f1
 80044c4:	080046f1 	.word	0x080046f1
 80044c8:	080046f1 	.word	0x080046f1
 80044cc:	080046f1 	.word	0x080046f1
 80044d0:	080046f1 	.word	0x080046f1
 80044d4:	0800457d 	.word	0x0800457d
 80044d8:	080045bb 	.word	0x080045bb
 80044dc:	080045f9 	.word	0x080045f9
 80044e0:	080046f1 	.word	0x080046f1
 80044e4:	080046f1 	.word	0x080046f1
 80044e8:	080046f1 	.word	0x080046f1
 80044ec:	08004515 	.word	0x08004515
 80044f0:	0800453f 	.word	0x0800453f
 80044f4:	080046f1 	.word	0x080046f1
 80044f8:	080046f1 	.word	0x080046f1
 80044fc:	080046f1 	.word	0x080046f1
 8004500:	080046f1 	.word	0x080046f1
 8004504:	08004675 	.word	0x08004675
 8004508:	080046f1 	.word	0x080046f1
 800450c:	080046f1 	.word	0x080046f1
 8004510:	08004637 	.word	0x08004637
				case 'G':
					HGCodePutData(HGCodeCharToInt(buff,j) * sign,HGCODE_G);
 8004514:	6939      	ldr	r1, [r7, #16]
 8004516:	4818      	ldr	r0, [pc, #96]	; (8004578 <HGCodeDecodeCommand+0x320>)
 8004518:	f000 fa48 	bl	80049ac <HGCodeCharToInt>
 800451c:	4603      	mov	r3, r0
 800451e:	461a      	mov	r2, r3
 8004520:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004524:	fb03 f302 	mul.w	r3, r3, r2
 8004528:	4618      	mov	r0, r3
 800452a:	f7fb ffbf 	bl	80004ac <__aeabi_i2d>
 800452e:	4603      	mov	r3, r0
 8004530:	460c      	mov	r4, r1
 8004532:	2000      	movs	r0, #0
 8004534:	ec44 3b10 	vmov	d0, r3, r4
 8004538:	f000 f988 	bl	800484c <HGCodePutData>
					break;
 800453c:	e0d8      	b.n	80046f0 <HGCodeDecodeCommand+0x498>
				case 'H':
					HGCodePutData(HGCodeCharToInt(buff,j) * sign,HGCODE_H);
 800453e:	6939      	ldr	r1, [r7, #16]
 8004540:	480d      	ldr	r0, [pc, #52]	; (8004578 <HGCodeDecodeCommand+0x320>)
 8004542:	f000 fa33 	bl	80049ac <HGCodeCharToInt>
 8004546:	4603      	mov	r3, r0
 8004548:	461a      	mov	r2, r3
 800454a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800454e:	fb03 f302 	mul.w	r3, r3, r2
 8004552:	4618      	mov	r0, r3
 8004554:	f7fb ffaa 	bl	80004ac <__aeabi_i2d>
 8004558:	4603      	mov	r3, r0
 800455a:	460c      	mov	r4, r1
 800455c:	2001      	movs	r0, #1
 800455e:	ec44 3b10 	vmov	d0, r3, r4
 8004562:	f000 f973 	bl	800484c <HGCodePutData>
					break;
 8004566:	e0c3      	b.n	80046f0 <HGCodeDecodeCommand+0x498>
 8004568:	20000110 	.word	0x20000110
 800456c:	20000048 	.word	0x20000048
 8004570:	66666667 	.word	0x66666667
 8004574:	51eb851f 	.word	0x51eb851f
 8004578:	20000358 	.word	0x20000358
				case 'A':
					HGCodePutData(HGCodeCharToDouble(buff,j) * sign,HGCODE_A);
 800457c:	6939      	ldr	r1, [r7, #16]
 800457e:	4885      	ldr	r0, [pc, #532]	; (8004794 <HGCodeDecodeCommand+0x53c>)
 8004580:	f000 fa46 	bl	8004a10 <HGCodeCharToDouble>
 8004584:	ec56 5b10 	vmov	r5, r6, d0
 8004588:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800458c:	4618      	mov	r0, r3
 800458e:	f7fb ff8d 	bl	80004ac <__aeabi_i2d>
 8004592:	4603      	mov	r3, r0
 8004594:	460c      	mov	r4, r1
 8004596:	461a      	mov	r2, r3
 8004598:	4623      	mov	r3, r4
 800459a:	4628      	mov	r0, r5
 800459c:	4631      	mov	r1, r6
 800459e:	f7fb ffeb 	bl	8000578 <__aeabi_dmul>
 80045a2:	4603      	mov	r3, r0
 80045a4:	460c      	mov	r4, r1
 80045a6:	ec44 3b17 	vmov	d7, r3, r4
 80045aa:	2002      	movs	r0, #2
 80045ac:	eeb0 0a47 	vmov.f32	s0, s14
 80045b0:	eef0 0a67 	vmov.f32	s1, s15
 80045b4:	f000 f94a 	bl	800484c <HGCodePutData>
					break;
 80045b8:	e09a      	b.n	80046f0 <HGCodeDecodeCommand+0x498>
				case 'B':
					HGCodePutData(HGCodeCharToDouble(buff,j) * sign,HGCODE_B);
 80045ba:	6939      	ldr	r1, [r7, #16]
 80045bc:	4875      	ldr	r0, [pc, #468]	; (8004794 <HGCodeDecodeCommand+0x53c>)
 80045be:	f000 fa27 	bl	8004a10 <HGCodeCharToDouble>
 80045c2:	ec56 5b10 	vmov	r5, r6, d0
 80045c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7fb ff6e 	bl	80004ac <__aeabi_i2d>
 80045d0:	4603      	mov	r3, r0
 80045d2:	460c      	mov	r4, r1
 80045d4:	461a      	mov	r2, r3
 80045d6:	4623      	mov	r3, r4
 80045d8:	4628      	mov	r0, r5
 80045da:	4631      	mov	r1, r6
 80045dc:	f7fb ffcc 	bl	8000578 <__aeabi_dmul>
 80045e0:	4603      	mov	r3, r0
 80045e2:	460c      	mov	r4, r1
 80045e4:	ec44 3b17 	vmov	d7, r3, r4
 80045e8:	2003      	movs	r0, #3
 80045ea:	eeb0 0a47 	vmov.f32	s0, s14
 80045ee:	eef0 0a67 	vmov.f32	s1, s15
 80045f2:	f000 f92b 	bl	800484c <HGCodePutData>
					break;
 80045f6:	e07b      	b.n	80046f0 <HGCodeDecodeCommand+0x498>
				case 'C':
					HGCodePutData(HGCodeCharToDouble(buff,j) * sign,HGCODE_C);
 80045f8:	6939      	ldr	r1, [r7, #16]
 80045fa:	4866      	ldr	r0, [pc, #408]	; (8004794 <HGCodeDecodeCommand+0x53c>)
 80045fc:	f000 fa08 	bl	8004a10 <HGCodeCharToDouble>
 8004600:	ec56 5b10 	vmov	r5, r6, d0
 8004604:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004608:	4618      	mov	r0, r3
 800460a:	f7fb ff4f 	bl	80004ac <__aeabi_i2d>
 800460e:	4603      	mov	r3, r0
 8004610:	460c      	mov	r4, r1
 8004612:	461a      	mov	r2, r3
 8004614:	4623      	mov	r3, r4
 8004616:	4628      	mov	r0, r5
 8004618:	4631      	mov	r1, r6
 800461a:	f7fb ffad 	bl	8000578 <__aeabi_dmul>
 800461e:	4603      	mov	r3, r0
 8004620:	460c      	mov	r4, r1
 8004622:	ec44 3b17 	vmov	d7, r3, r4
 8004626:	2004      	movs	r0, #4
 8004628:	eeb0 0a47 	vmov.f32	s0, s14
 800462c:	eef0 0a67 	vmov.f32	s1, s15
 8004630:	f000 f90c 	bl	800484c <HGCodePutData>
					break;
 8004634:	e05c      	b.n	80046f0 <HGCodeDecodeCommand+0x498>
				case 'P':
					HGCodePutData(HGCodeCharToDouble(buff,j) * sign,HGCODE_P);
 8004636:	6939      	ldr	r1, [r7, #16]
 8004638:	4856      	ldr	r0, [pc, #344]	; (8004794 <HGCodeDecodeCommand+0x53c>)
 800463a:	f000 f9e9 	bl	8004a10 <HGCodeCharToDouble>
 800463e:	ec56 5b10 	vmov	r5, r6, d0
 8004642:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004646:	4618      	mov	r0, r3
 8004648:	f7fb ff30 	bl	80004ac <__aeabi_i2d>
 800464c:	4603      	mov	r3, r0
 800464e:	460c      	mov	r4, r1
 8004650:	461a      	mov	r2, r3
 8004652:	4623      	mov	r3, r4
 8004654:	4628      	mov	r0, r5
 8004656:	4631      	mov	r1, r6
 8004658:	f7fb ff8e 	bl	8000578 <__aeabi_dmul>
 800465c:	4603      	mov	r3, r0
 800465e:	460c      	mov	r4, r1
 8004660:	ec44 3b17 	vmov	d7, r3, r4
 8004664:	2005      	movs	r0, #5
 8004666:	eeb0 0a47 	vmov.f32	s0, s14
 800466a:	eef0 0a67 	vmov.f32	s1, s15
 800466e:	f000 f8ed 	bl	800484c <HGCodePutData>
					break;
 8004672:	e03d      	b.n	80046f0 <HGCodeDecodeCommand+0x498>
				case 'M':
					HGCodePutData(HGCodeCharToDouble(buff,j) * sign,HGCODE_M);
 8004674:	6939      	ldr	r1, [r7, #16]
 8004676:	4847      	ldr	r0, [pc, #284]	; (8004794 <HGCodeDecodeCommand+0x53c>)
 8004678:	f000 f9ca 	bl	8004a10 <HGCodeCharToDouble>
 800467c:	ec56 5b10 	vmov	r5, r6, d0
 8004680:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004684:	4618      	mov	r0, r3
 8004686:	f7fb ff11 	bl	80004ac <__aeabi_i2d>
 800468a:	4603      	mov	r3, r0
 800468c:	460c      	mov	r4, r1
 800468e:	461a      	mov	r2, r3
 8004690:	4623      	mov	r3, r4
 8004692:	4628      	mov	r0, r5
 8004694:	4631      	mov	r1, r6
 8004696:	f7fb ff6f 	bl	8000578 <__aeabi_dmul>
 800469a:	4603      	mov	r3, r0
 800469c:	460c      	mov	r4, r1
 800469e:	ec44 3b17 	vmov	d7, r3, r4
 80046a2:	2007      	movs	r0, #7
 80046a4:	eeb0 0a47 	vmov.f32	s0, s14
 80046a8:	eef0 0a67 	vmov.f32	s1, s15
 80046ac:	f000 f8ce 	bl	800484c <HGCodePutData>
					break;
 80046b0:	e01e      	b.n	80046f0 <HGCodeDecodeCommand+0x498>
				case '*':
					HGCodePutData(HGCodeCharToDouble(buff,j) * sign,HGCODE_CHECKSUM);
 80046b2:	6939      	ldr	r1, [r7, #16]
 80046b4:	4837      	ldr	r0, [pc, #220]	; (8004794 <HGCodeDecodeCommand+0x53c>)
 80046b6:	f000 f9ab 	bl	8004a10 <HGCodeCharToDouble>
 80046ba:	ec56 5b10 	vmov	r5, r6, d0
 80046be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7fb fef2 	bl	80004ac <__aeabi_i2d>
 80046c8:	4603      	mov	r3, r0
 80046ca:	460c      	mov	r4, r1
 80046cc:	461a      	mov	r2, r3
 80046ce:	4623      	mov	r3, r4
 80046d0:	4628      	mov	r0, r5
 80046d2:	4631      	mov	r1, r6
 80046d4:	f7fb ff50 	bl	8000578 <__aeabi_dmul>
 80046d8:	4603      	mov	r3, r0
 80046da:	460c      	mov	r4, r1
 80046dc:	ec44 3b17 	vmov	d7, r3, r4
 80046e0:	2006      	movs	r0, #6
 80046e2:	eeb0 0a47 	vmov.f32	s0, s14
 80046e6:	eef0 0a67 	vmov.f32	s1, s15
 80046ea:	f000 f8af 	bl	800484c <HGCodePutData>
					break;
 80046ee:	bf00      	nop
				}
				j=0;
 80046f0:	2300      	movs	r3, #0
 80046f2:	613b      	str	r3, [r7, #16]
				sign = 1;
 80046f4:	2301      	movs	r3, #1
 80046f6:	75fb      	strb	r3, [r7, #23]
				break;
 80046f8:	e000      	b.n	80046fc <HGCodeDecodeCommand+0x4a4>
			default:
				break;
 80046fa:	bf00      	nop
		}
		if(HGCodeBuffer[index] == ';'){
 80046fc:	4a26      	ldr	r2, [pc, #152]	; (8004798 <HGCodeDecodeCommand+0x540>)
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	4413      	add	r3, r2
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	2b3b      	cmp	r3, #59	; 0x3b
 8004706:	d128      	bne.n	800475a <HGCodeDecodeCommand+0x502>
			HGCodeControl.commandCount++;
 8004708:	4b24      	ldr	r3, [pc, #144]	; (800479c <HGCodeDecodeCommand+0x544>)
 800470a:	f893 3240 	ldrb.w	r3, [r3, #576]	; 0x240
 800470e:	3301      	adds	r3, #1
 8004710:	b2da      	uxtb	r2, r3
 8004712:	4b22      	ldr	r3, [pc, #136]	; (800479c <HGCodeDecodeCommand+0x544>)
 8004714:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
			HGCodeControl.dataFront = (HGCodeControl.dataFront + 1) % MAX_COMMAND;
 8004718:	4b20      	ldr	r3, [pc, #128]	; (800479c <HGCodeDecodeCommand+0x544>)
 800471a:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 800471e:	1c5a      	adds	r2, r3, #1
 8004720:	4b1f      	ldr	r3, [pc, #124]	; (80047a0 <HGCodeDecodeCommand+0x548>)
 8004722:	fb83 1302 	smull	r1, r3, r3, r2
 8004726:	1099      	asrs	r1, r3, #2
 8004728:	17d3      	asrs	r3, r2, #31
 800472a:	1ac9      	subs	r1, r1, r3
 800472c:	460b      	mov	r3, r1
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	005b      	lsls	r3, r3, #1
 8004734:	1ad1      	subs	r1, r2, r3
 8004736:	b2ca      	uxtb	r2, r1
 8004738:	4b18      	ldr	r3, [pc, #96]	; (800479c <HGCodeDecodeCommand+0x544>)
 800473a:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241

			index = (index + 1) % MAX_HGCODE_BUFFER;
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	3301      	adds	r3, #1
 8004742:	4a18      	ldr	r2, [pc, #96]	; (80047a4 <HGCodeDecodeCommand+0x54c>)
 8004744:	fb82 1203 	smull	r1, r2, r2, r3
 8004748:	1191      	asrs	r1, r2, #6
 800474a:	17da      	asrs	r2, r3, #31
 800474c:	1a8a      	subs	r2, r1, r2
 800474e:	21c8      	movs	r1, #200	; 0xc8
 8004750:	fb01 f202 	mul.w	r2, r1, r2
 8004754:	1a9b      	subs	r3, r3, r2
 8004756:	61bb      	str	r3, [r7, #24]
			break;
 8004758:	e013      	b.n	8004782 <HGCodeDecodeCommand+0x52a>
	for(int i = receiveDataSize; i > 0; i--,index = (index + 1) % MAX_HGCODE_BUFFER){
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	3b01      	subs	r3, #1
 800475e:	60fb      	str	r3, [r7, #12]
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	3301      	adds	r3, #1
 8004764:	4a0f      	ldr	r2, [pc, #60]	; (80047a4 <HGCodeDecodeCommand+0x54c>)
 8004766:	fb82 1203 	smull	r1, r2, r2, r3
 800476a:	1191      	asrs	r1, r2, #6
 800476c:	17da      	asrs	r2, r3, #31
 800476e:	1a8a      	subs	r2, r1, r2
 8004770:	21c8      	movs	r1, #200	; 0xc8
 8004772:	fb01 f202 	mul.w	r2, r1, r2
 8004776:	1a9b      	subs	r3, r3, r2
 8004778:	61bb      	str	r3, [r7, #24]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2b00      	cmp	r3, #0
 800477e:	f73f ad96 	bgt.w	80042ae <HGCodeDecodeCommand+0x56>
		}
	}
	HGCodeControl.HGCodeBufferControl.rear = index;
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	b2da      	uxtb	r2, r3
 8004786:	4b05      	ldr	r3, [pc, #20]	; (800479c <HGCodeDecodeCommand+0x544>)
 8004788:	73da      	strb	r2, [r3, #15]
 800478a:	e000      	b.n	800478e <HGCodeDecodeCommand+0x536>
		return;
 800478c:	bf00      	nop
}
 800478e:	3724      	adds	r7, #36	; 0x24
 8004790:	46bd      	mov	sp, r7
 8004792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004794:	20000358 	.word	0x20000358
 8004798:	20000048 	.word	0x20000048
 800479c:	20000110 	.word	0x20000110
 80047a0:	66666667 	.word	0x66666667
 80047a4:	51eb851f 	.word	0x51eb851f

080047a8 <HGCodeGetCommandCount>:

uint16_t HGCodeGetCommandCount (void){
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0
	return HGCodeControl.commandCount;
 80047ac:	4b04      	ldr	r3, [pc, #16]	; (80047c0 <HGCodeGetCommandCount+0x18>)
 80047ae:	f893 3240 	ldrb.w	r3, [r3, #576]	; 0x240
 80047b2:	b29b      	uxth	r3, r3
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr
 80047be:	bf00      	nop
 80047c0:	20000110 	.word	0x20000110

080047c4 <HGCodeGetCommandData>:

HGCodeDataControl_t* HGCodeGetCommandData(void){
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0

	uint8_t rear = HGCodeControl.dataRear;
 80047ca:	4b1e      	ldr	r3, [pc, #120]	; (8004844 <HGCodeGetCommandData+0x80>)
 80047cc:	f893 3242 	ldrb.w	r3, [r3, #578]	; 0x242
 80047d0:	71fb      	strb	r3, [r7, #7]

	if(rear == HGCodeControl.dataFront)
 80047d2:	4b1c      	ldr	r3, [pc, #112]	; (8004844 <HGCodeGetCommandData+0x80>)
 80047d4:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 80047d8:	79fa      	ldrb	r2, [r7, #7]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d101      	bne.n	80047e2 <HGCodeGetCommandData+0x1e>
		return 0;
 80047de:	2300      	movs	r3, #0
 80047e0:	e029      	b.n	8004836 <HGCodeGetCommandData+0x72>
	else if(HGCodeControl.commandCount == 0)
 80047e2:	4b18      	ldr	r3, [pc, #96]	; (8004844 <HGCodeGetCommandData+0x80>)
 80047e4:	f893 3240 	ldrb.w	r3, [r3, #576]	; 0x240
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d101      	bne.n	80047f0 <HGCodeGetCommandData+0x2c>
		return 0;
 80047ec:	2300      	movs	r3, #0
 80047ee:	e022      	b.n	8004836 <HGCodeGetCommandData+0x72>
	HGCodeControl.dataRear = (HGCodeControl.dataRear + 1) % MAX_COMMAND;
 80047f0:	4b14      	ldr	r3, [pc, #80]	; (8004844 <HGCodeGetCommandData+0x80>)
 80047f2:	f893 3242 	ldrb.w	r3, [r3, #578]	; 0x242
 80047f6:	1c5a      	adds	r2, r3, #1
 80047f8:	4b13      	ldr	r3, [pc, #76]	; (8004848 <HGCodeGetCommandData+0x84>)
 80047fa:	fb83 1302 	smull	r1, r3, r3, r2
 80047fe:	1099      	asrs	r1, r3, #2
 8004800:	17d3      	asrs	r3, r2, #31
 8004802:	1ac9      	subs	r1, r1, r3
 8004804:	460b      	mov	r3, r1
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	440b      	add	r3, r1
 800480a:	005b      	lsls	r3, r3, #1
 800480c:	1ad1      	subs	r1, r2, r3
 800480e:	b2ca      	uxtb	r2, r1
 8004810:	4b0c      	ldr	r3, [pc, #48]	; (8004844 <HGCodeGetCommandData+0x80>)
 8004812:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242

	HGCodeControl.commandCount -= 1;
 8004816:	4b0b      	ldr	r3, [pc, #44]	; (8004844 <HGCodeGetCommandData+0x80>)
 8004818:	f893 3240 	ldrb.w	r3, [r3, #576]	; 0x240
 800481c:	3b01      	subs	r3, #1
 800481e:	b2da      	uxtb	r2, r3
 8004820:	4b08      	ldr	r3, [pc, #32]	; (8004844 <HGCodeGetCommandData+0x80>)
 8004822:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240

	return &HGCodeControl.HGCodeDataControl[rear];
 8004826:	79fa      	ldrb	r2, [r7, #7]
 8004828:	4613      	mov	r3, r2
 800482a:	00db      	lsls	r3, r3, #3
 800482c:	1a9b      	subs	r3, r3, r2
 800482e:	00db      	lsls	r3, r3, #3
 8004830:	3310      	adds	r3, #16
 8004832:	4a04      	ldr	r2, [pc, #16]	; (8004844 <HGCodeGetCommandData+0x80>)
 8004834:	4413      	add	r3, r2
}
 8004836:	4618      	mov	r0, r3
 8004838:	370c      	adds	r7, #12
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	20000110 	.word	0x20000110
 8004848:	66666667 	.word	0x66666667

0800484c <HGCodePutData>:

void HGCodePutData(double data, uint8_t flag){
 800484c:	b590      	push	{r4, r7, lr}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	ed87 0b02 	vstr	d0, [r7, #8]
 8004856:	4603      	mov	r3, r0
 8004858:	71fb      	strb	r3, [r7, #7]

	switch(flag){
 800485a:	79fb      	ldrb	r3, [r7, #7]
 800485c:	2b07      	cmp	r3, #7
 800485e:	f200 809f 	bhi.w	80049a0 <HGCodePutData+0x154>
 8004862:	a201      	add	r2, pc, #4	; (adr r2, 8004868 <HGCodePutData+0x1c>)
 8004864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004868:	08004889 	.word	0x08004889
 800486c:	080048b1 	.word	0x080048b1
 8004870:	080048d9 	.word	0x080048d9
 8004874:	080048fb 	.word	0x080048fb
 8004878:	0800491d 	.word	0x0800491d
 800487c:	0800493f 	.word	0x0800493f
 8004880:	08004983 	.word	0x08004983
 8004884:	08004961 	.word	0x08004961
	case HGCODE_G:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeCommand.G = (int16_t)data;
 8004888:	4b47      	ldr	r3, [pc, #284]	; (80049a8 <HGCodePutData+0x15c>)
 800488a:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 800488e:	461c      	mov	r4, r3
 8004890:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004894:	f7fc f90a 	bl	8000aac <__aeabi_d2iz>
 8004898:	4603      	mov	r3, r0
 800489a:	b219      	sxth	r1, r3
 800489c:	4a42      	ldr	r2, [pc, #264]	; (80049a8 <HGCodePutData+0x15c>)
 800489e:	4623      	mov	r3, r4
 80048a0:	00db      	lsls	r3, r3, #3
 80048a2:	1b1b      	subs	r3, r3, r4
 80048a4:	00db      	lsls	r3, r3, #3
 80048a6:	4413      	add	r3, r2
 80048a8:	3310      	adds	r3, #16
 80048aa:	460a      	mov	r2, r1
 80048ac:	801a      	strh	r2, [r3, #0]
		break;
 80048ae:	e077      	b.n	80049a0 <HGCodePutData+0x154>
	case HGCODE_H:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeCommand.H = (int16_t)data;
 80048b0:	4b3d      	ldr	r3, [pc, #244]	; (80049a8 <HGCodePutData+0x15c>)
 80048b2:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 80048b6:	461c      	mov	r4, r3
 80048b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80048bc:	f7fc f8f6 	bl	8000aac <__aeabi_d2iz>
 80048c0:	4603      	mov	r3, r0
 80048c2:	b219      	sxth	r1, r3
 80048c4:	4a38      	ldr	r2, [pc, #224]	; (80049a8 <HGCodePutData+0x15c>)
 80048c6:	4623      	mov	r3, r4
 80048c8:	00db      	lsls	r3, r3, #3
 80048ca:	1b1b      	subs	r3, r3, r4
 80048cc:	00db      	lsls	r3, r3, #3
 80048ce:	4413      	add	r3, r2
 80048d0:	3312      	adds	r3, #18
 80048d2:	460a      	mov	r2, r1
 80048d4:	801a      	strh	r2, [r3, #0]
		break;
 80048d6:	e063      	b.n	80049a0 <HGCodePutData+0x154>
	case HGCODE_A:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.A = data;
 80048d8:	4b33      	ldr	r3, [pc, #204]	; (80049a8 <HGCodePutData+0x15c>)
 80048da:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 80048de:	4619      	mov	r1, r3
 80048e0:	4a31      	ldr	r2, [pc, #196]	; (80049a8 <HGCodePutData+0x15c>)
 80048e2:	460b      	mov	r3, r1
 80048e4:	00db      	lsls	r3, r3, #3
 80048e6:	1a5b      	subs	r3, r3, r1
 80048e8:	00db      	lsls	r3, r3, #3
 80048ea:	4413      	add	r3, r2
 80048ec:	f103 0218 	add.w	r2, r3, #24
 80048f0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80048f4:	e882 0018 	stmia.w	r2, {r3, r4}
		break;
 80048f8:	e052      	b.n	80049a0 <HGCodePutData+0x154>
	case HGCODE_B:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.B = data;
 80048fa:	4b2b      	ldr	r3, [pc, #172]	; (80049a8 <HGCodePutData+0x15c>)
 80048fc:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8004900:	4619      	mov	r1, r3
 8004902:	4a29      	ldr	r2, [pc, #164]	; (80049a8 <HGCodePutData+0x15c>)
 8004904:	460b      	mov	r3, r1
 8004906:	00db      	lsls	r3, r3, #3
 8004908:	1a5b      	subs	r3, r3, r1
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	4413      	add	r3, r2
 800490e:	f103 0220 	add.w	r2, r3, #32
 8004912:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004916:	e882 0018 	stmia.w	r2, {r3, r4}
		break;
 800491a:	e041      	b.n	80049a0 <HGCodePutData+0x154>
	case HGCODE_C:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.C = data;
 800491c:	4b22      	ldr	r3, [pc, #136]	; (80049a8 <HGCodePutData+0x15c>)
 800491e:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8004922:	4619      	mov	r1, r3
 8004924:	4a20      	ldr	r2, [pc, #128]	; (80049a8 <HGCodePutData+0x15c>)
 8004926:	460b      	mov	r3, r1
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	1a5b      	subs	r3, r3, r1
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	4413      	add	r3, r2
 8004930:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8004934:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004938:	e882 0018 	stmia.w	r2, {r3, r4}
		break;
 800493c:	e030      	b.n	80049a0 <HGCodePutData+0x154>
	case HGCODE_P:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.P = data;
 800493e:	4b1a      	ldr	r3, [pc, #104]	; (80049a8 <HGCodePutData+0x15c>)
 8004940:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8004944:	4619      	mov	r1, r3
 8004946:	4a18      	ldr	r2, [pc, #96]	; (80049a8 <HGCodePutData+0x15c>)
 8004948:	460b      	mov	r3, r1
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	1a5b      	subs	r3, r3, r1
 800494e:	00db      	lsls	r3, r3, #3
 8004950:	4413      	add	r3, r2
 8004952:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004956:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800495a:	e882 0018 	stmia.w	r2, {r3, r4}
		break;
 800495e:	e01f      	b.n	80049a0 <HGCodePutData+0x154>
	case HGCODE_M:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.M = data;
 8004960:	4b11      	ldr	r3, [pc, #68]	; (80049a8 <HGCodePutData+0x15c>)
 8004962:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8004966:	4619      	mov	r1, r3
 8004968:	4a0f      	ldr	r2, [pc, #60]	; (80049a8 <HGCodePutData+0x15c>)
 800496a:	460b      	mov	r3, r1
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	1a5b      	subs	r3, r3, r1
 8004970:	00db      	lsls	r3, r3, #3
 8004972:	4413      	add	r3, r2
 8004974:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8004978:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800497c:	e882 0018 	stmia.w	r2, {r3, r4}
		break;
 8004980:	e00e      	b.n	80049a0 <HGCodePutData+0x154>
	case HGCODE_CHECKSUM:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.checkSum = data;
 8004982:	4b09      	ldr	r3, [pc, #36]	; (80049a8 <HGCodePutData+0x15c>)
 8004984:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8004988:	4907      	ldr	r1, [pc, #28]	; (80049a8 <HGCodePutData+0x15c>)
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	4613      	mov	r3, r2
 800498e:	00db      	lsls	r3, r3, #3
 8004990:	1a9b      	subs	r3, r3, r2
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	18ca      	adds	r2, r1, r3
 8004996:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800499a:	e882 0018 	stmia.w	r2, {r3, r4}
		break;
 800499e:	bf00      	nop
	}
}
 80049a0:	bf00      	nop
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd90      	pop	{r4, r7, pc}
 80049a8:	20000110 	.word	0x20000110

080049ac <HGCodeCharToInt>:

int16_t HGCodeCharToInt(uint8_t* buff, int size){
 80049ac:	b480      	push	{r7}
 80049ae:	b087      	sub	sp, #28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
	int16_t value = 0;
 80049b6:	2300      	movs	r3, #0
 80049b8:	82fb      	strh	r3, [r7, #22]
	int a = 1;
 80049ba:	2301      	movs	r3, #1
 80049bc:	613b      	str	r3, [r7, #16]
	for(int i = size - 1;i >= 0;i--){
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	3b01      	subs	r3, #1
 80049c2:	60fb      	str	r3, [r7, #12]
 80049c4:	e017      	b.n	80049f6 <HGCodeCharToInt+0x4a>
		value += (buff[i] - 0x30) * a;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	4413      	add	r3, r2
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	3b30      	subs	r3, #48	; 0x30
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	fb12 f303 	smulbb	r3, r2, r3
 80049da:	b29a      	uxth	r2, r3
 80049dc:	8afb      	ldrh	r3, [r7, #22]
 80049de:	4413      	add	r3, r2
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	82fb      	strh	r3, [r7, #22]
		a*=10;
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	4613      	mov	r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	4413      	add	r3, r2
 80049ec:	005b      	lsls	r3, r3, #1
 80049ee:	613b      	str	r3, [r7, #16]
	for(int i = size - 1;i >= 0;i--){
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	3b01      	subs	r3, #1
 80049f4:	60fb      	str	r3, [r7, #12]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	dae4      	bge.n	80049c6 <HGCodeCharToInt+0x1a>
	}
	return value;
 80049fc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	371c      	adds	r7, #28
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	0000      	movs	r0, r0
	...

08004a10 <HGCodeCharToDouble>:

double HGCodeCharToDouble(uint8_t* buff ,int size){
 8004a10:	b590      	push	{r4, r7, lr}
 8004a12:	b08b      	sub	sp, #44	; 0x2c
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
	double value = 0.0;
 8004a1a:	f04f 0300 	mov.w	r3, #0
 8004a1e:	f04f 0400 	mov.w	r4, #0
 8004a22:	e9c7 3408 	strd	r3, r4, [r7, #32]
	int a = 1;
 8004a26:	2301      	movs	r3, #1
 8004a28:	61fb      	str	r3, [r7, #28]
	double b = 1;
 8004a2a:	f04f 0300 	mov.w	r3, #0
 8004a2e:	4c32      	ldr	r4, [pc, #200]	; (8004af8 <HGCodeCharToDouble+0xe8>)
 8004a30:	e9c7 3404 	strd	r3, r4, [r7, #16]
	for(int i = size - 1;i >= 0;i--){
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	3b01      	subs	r3, #1
 8004a38:	60fb      	str	r3, [r7, #12]
 8004a3a:	e04a      	b.n	8004ad2 <HGCodeCharToDouble+0xc2>
		if(buff[i] == '.'){
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	4413      	add	r3, r2
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	2b2e      	cmp	r3, #46	; 0x2e
 8004a46:	d124      	bne.n	8004a92 <HGCodeCharToDouble+0x82>
			for(int j = 0; j < size - 1 - i ;j++){
 8004a48:	2300      	movs	r3, #0
 8004a4a:	60bb      	str	r3, [r7, #8]
 8004a4c:	e00d      	b.n	8004a6a <HGCodeCharToDouble+0x5a>
				b *= 0.1;
 8004a4e:	a328      	add	r3, pc, #160	; (adr r3, 8004af0 <HGCodeCharToDouble+0xe0>)
 8004a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a54:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004a58:	f7fb fd8e 	bl	8000578 <__aeabi_dmul>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	460c      	mov	r4, r1
 8004a60:	e9c7 3404 	strd	r3, r4, [r7, #16]
			for(int j = 0; j < size - 1 - i ;j++){
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	3301      	adds	r3, #1
 8004a68:	60bb      	str	r3, [r7, #8]
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	1e5a      	subs	r2, r3, #1
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	1ad2      	subs	r2, r2, r3
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	dcea      	bgt.n	8004a4e <HGCodeCharToDouble+0x3e>
			}
			value = value * b;
 8004a78:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004a7c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004a80:	f7fb fd7a 	bl	8000578 <__aeabi_dmul>
 8004a84:	4603      	mov	r3, r0
 8004a86:	460c      	mov	r4, r1
 8004a88:	e9c7 3408 	strd	r3, r4, [r7, #32]
			a = 1;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	61fb      	str	r3, [r7, #28]
 8004a90:	e01c      	b.n	8004acc <HGCodeCharToDouble+0xbc>
		}else{
			value += (buff[i] - 0x30) * a;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	4413      	add	r3, r2
 8004a98:	781b      	ldrb	r3, [r3, #0]
 8004a9a:	3b30      	subs	r3, #48	; 0x30
 8004a9c:	69fa      	ldr	r2, [r7, #28]
 8004a9e:	fb02 f303 	mul.w	r3, r2, r3
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7fb fd02 	bl	80004ac <__aeabi_i2d>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	460c      	mov	r4, r1
 8004aac:	461a      	mov	r2, r3
 8004aae:	4623      	mov	r3, r4
 8004ab0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004ab4:	f7fb fbae 	bl	8000214 <__adddf3>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	460c      	mov	r4, r1
 8004abc:	e9c7 3408 	strd	r3, r4, [r7, #32]
			a*=10;
 8004ac0:	69fa      	ldr	r2, [r7, #28]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	4413      	add	r3, r2
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	61fb      	str	r3, [r7, #28]
	for(int i = size - 1;i >= 0;i--){
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	dab1      	bge.n	8004a3c <HGCodeCharToDouble+0x2c>
		}
	}
	return value;
 8004ad8:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8004adc:	ec44 3b17 	vmov	d7, r3, r4
}
 8004ae0:	eeb0 0a47 	vmov.f32	s0, s14
 8004ae4:	eef0 0a67 	vmov.f32	s1, s15
 8004ae8:	372c      	adds	r7, #44	; 0x2c
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd90      	pop	{r4, r7, pc}
 8004aee:	bf00      	nop
 8004af0:	9999999a 	.word	0x9999999a
 8004af4:	3fb99999 	.word	0x3fb99999
 8004af8:	3ff00000 	.word	0x3ff00000

08004afc <DecodeTimerInterruptHandler>:

void DecodeTimerInterruptHandler(void){
 8004afc:	b580      	push	{r7, lr}
 8004afe:	af00      	add	r7, sp, #0
	if(HGCodeCheckCommandBuffer() == 1){
 8004b00:	f7ff fb86 	bl	8004210 <HGCodeCheckCommandBuffer>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d101      	bne.n	8004b0e <DecodeTimerInterruptHandler+0x12>
		HGCodeDecodeCommand();
 8004b0a:	f7ff fba5 	bl	8004258 <HGCodeDecodeCommand>
	}
}
 8004b0e:	bf00      	nop
 8004b10:	bd80      	pop	{r7, pc}
	...

08004b14 <STMotorInitHandler>:
bool STMotorInitControl(void){
	//return A4988_ControlInit();
	return TRUE;
}

bool STMotorInitHandler(STMotorHandle_t* STMotorHandle, TIM_HandleTypeDef* Handle, HAL_TIM_ActiveChannel channel,IRQn_Type IRQn){
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	4611      	mov	r1, r2
 8004b20:	461a      	mov	r2, r3
 8004b22:	460b      	mov	r3, r1
 8004b24:	71fb      	strb	r3, [r7, #7]
 8004b26:	4613      	mov	r3, r2
 8004b28:	71bb      	strb	r3, [r7, #6]

	STMotorHandle->motorHandler.timHandle = Handle;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	68ba      	ldr	r2, [r7, #8]
 8004b2e:	605a      	str	r2, [r3, #4]
	STMotorHandle->motorHandler.instance = Handle->Instance;
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	609a      	str	r2, [r3, #8]
	STMotorHandle->motorHandler.timChaanel = channel;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	79fa      	ldrb	r2, [r7, #7]
 8004b3c:	731a      	strb	r2, [r3, #12]
	STMotorHandle->motorHandler.deviceNumber = deviceCount++;
 8004b3e:	4b11      	ldr	r3, [pc, #68]	; (8004b84 <STMotorInitHandler+0x70>)
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	1c5a      	adds	r2, r3, #1
 8004b44:	b2d1      	uxtb	r1, r2
 8004b46:	4a0f      	ldr	r2, [pc, #60]	; (8004b84 <STMotorInitHandler+0x70>)
 8004b48:	7011      	strb	r1, [r2, #0]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	7013      	strb	r3, [r2, #0]
	STMotorHandle->motorHandler.isActivate = FALSE;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	739a      	strb	r2, [r3, #14]
	STMotorHandle->motorHandler.timPrescaler = MOTOR_PRESCALER;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b5a:	611a      	str	r2, [r3, #16]
	STMotorHandle->motorHandler.IRQn = IRQn;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	79ba      	ldrb	r2, [r7, #6]
 8004b60:	735a      	strb	r2, [r3, #13]

	HAL_NVIC_DisableIRQ(STMotorHandle->motorHandler.IRQn);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	7b5b      	ldrb	r3, [r3, #13]
 8004b66:	b25b      	sxtb	r3, r3
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7fc fafa 	bl	8001162 <HAL_NVIC_DisableIRQ>

	STMotorDeviceControl.SetEnableGPIO(STMotorHandle,FALSE);
 8004b6e:	4b06      	ldr	r3, [pc, #24]	; (8004b88 <STMotorInitHandler+0x74>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	2100      	movs	r1, #0
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	4798      	blx	r3
	return TRUE;
 8004b78:	2301      	movs	r3, #1
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3710      	adds	r7, #16
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	2000036c 	.word	0x2000036c
 8004b88:	20000008 	.word	0x20000008

08004b8c <STMotorInitParam>:

bool STMotorInitParam(STMotorHandle_t* STMotorHandle, uint32_t accel,uint32_t decel,uint32_t maxSpeed,uint32_t minSpeed){
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
 8004b98:	603b      	str	r3, [r7, #0]

	STMotorHandle->motorParam.accel = (accel) ? accel : MOTOR_ACCEL;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	625a      	str	r2, [r3, #36]	; 0x24
	STMotorHandle->motorParam.decel = (decel) ? decel : MOTOR_DECEL;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	629a      	str	r2, [r3, #40]	; 0x28
	STMotorHandle->motorParam.maxSpeed = (maxSpeed) ? maxSpeed : MOTOR_MAX_SPEED;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	683a      	ldr	r2, [r7, #0]
 8004baa:	631a      	str	r2, [r3, #48]	; 0x30
	STMotorHandle->motorParam.minSpeed = (minSpeed) ? minSpeed : MOTOR_MIN_SPEED;
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d001      	beq.n	8004bb6 <STMotorInitParam+0x2a>
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	e001      	b.n	8004bba <STMotorInitParam+0x2e>
 8004bb6:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	6353      	str	r3, [r2, #52]	; 0x34
	//STMotorHandle->motorParam.microStep = (microStep) ? microStep : MOTOR_MICRO_STEP;
	//STMotorHandle->motorParam.motorStep = (motorStep) ? motorStep : MOTOR_MOTOR_STEP;

	STMotorHandle->motorParam.curPosition = 0;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	619a      	str	r2, [r3, #24]
	STMotorHandle->motorParam.direction = DIR_UNKNOWN;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	751a      	strb	r2, [r3, #20]
	STMotorHandle->motorParam.state = STATE_STOP;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2203      	movs	r2, #3
 8004bce:	755a      	strb	r2, [r3, #21]

	return TRUE;
 8004bd0:	2301      	movs	r3, #1
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <STMotorCalcAccelSpeed>:
}
uint16_t STMotorSetDeviceNum(STMotorHandle_t* STMotorHandle,uint16_t devieNum){
	return STMotorHandle->motorHandler.deviceNumber;
}

uint32_t STMotorCalcAccelSpeed(STMotorHandle_t* STMotorHandle,uint32_t nStep){
 8004bde:	b480      	push	{r7}
 8004be0:	b089      	sub	sp, #36	; 0x24
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
 8004be6:	6039      	str	r1, [r7, #0]

	uint32_t accSteps;
	uint32_t decSteps;

	uint32_t minSpeed = STMotorHandle->motorParam.minSpeed;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bec:	61bb      	str	r3, [r7, #24]
	uint32_t maxSpeed = STMotorHandle->motorParam.maxSpeed;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf2:	617b      	str	r3, [r7, #20]

	uint32_t acc = STMotorHandle->motorParam.accel;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf8:	613b      	str	r3, [r7, #16]
	uint32_t dec = STMotorHandle->motorParam.decel;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfe:	60fb      	str	r3, [r7, #12]

	accSteps = (maxSpeed - minSpeed) * (maxSpeed + minSpeed);
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	6979      	ldr	r1, [r7, #20]
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	440a      	add	r2, r1
 8004c0c:	fb02 f303 	mul.w	r3, r2, r3
 8004c10:	61fb      	str	r3, [r7, #28]
	decSteps = accSteps;
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	60bb      	str	r3, [r7, #8]
	accSteps /= acc;
 8004c16:	69fa      	ldr	r2, [r7, #28]
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c1e:	61fb      	str	r3, [r7, #28]
	accSteps /= 2;
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	085b      	lsrs	r3, r3, #1
 8004c24:	61fb      	str	r3, [r7, #28]

	decSteps /= dec;
 8004c26:	68ba      	ldr	r2, [r7, #8]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c2e:	60bb      	str	r3, [r7, #8]
	decSteps /= 2;
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	085b      	lsrs	r3, r3, #1
 8004c34:	60bb      	str	r3, [r7, #8]

	if((accSteps + decSteps) > nStep){
 8004c36:	69fa      	ldr	r2, [r7, #28]
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	441a      	add	r2, r3
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d91e      	bls.n	8004c80 <STMotorCalcAccelSpeed+0xa2>

		decSteps = (dec * nStep) / (acc + dec);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	683a      	ldr	r2, [r7, #0]
 8004c46:	fb02 f203 	mul.w	r2, r2, r3
 8004c4a:	6939      	ldr	r1, [r7, #16]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	440b      	add	r3, r1
 8004c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c54:	60bb      	str	r3, [r7, #8]

		if(decSteps > 1){
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d908      	bls.n	8004c6e <STMotorCalcAccelSpeed+0x90>
			accSteps = decSteps - 1;
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	61fb      	str	r3, [r7, #28]
			if(accSteps == 0){
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d104      	bne.n	8004c72 <STMotorCalcAccelSpeed+0x94>
				accSteps = 1;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	61fb      	str	r3, [r7, #28]
 8004c6c:	e001      	b.n	8004c72 <STMotorCalcAccelSpeed+0x94>
			}
		}else{
			accSteps = 0;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	61fb      	str	r3, [r7, #28]
		}
		STMotorHandle->motorParam.endAccel = accSteps;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	69fa      	ldr	r2, [r7, #28]
 8004c76:	639a      	str	r2, [r3, #56]	; 0x38
		STMotorHandle->motorParam.startDecel = decSteps;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	68ba      	ldr	r2, [r7, #8]
 8004c7c:	63da      	str	r2, [r3, #60]	; 0x3c
 8004c7e:	e008      	b.n	8004c92 <STMotorCalcAccelSpeed+0xb4>
	}else{
		STMotorHandle->motorParam.endAccel = accSteps;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	69fa      	ldr	r2, [r7, #28]
 8004c84:	639a      	str	r2, [r3, #56]	; 0x38
		STMotorHandle->motorParam.startDecel = nStep - decSteps - 1;
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	1e5a      	subs	r2, r3, #1
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	63da      	str	r2, [r3, #60]	; 0x3c
	}
	return 0;
 8004c92:	2300      	movs	r3, #0
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3724      	adds	r7, #36	; 0x24
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <STMotorSetFreq>:

uint32_t STMotorSetFreq(STMotorHandle_t* STMotorHandle,uint32_t freq){
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
	uint32_t sysFreq = HAL_RCC_GetSysClockFreq();
 8004caa:	f7fd f991 	bl	8001fd0 <HAL_RCC_GetSysClockFreq>
 8004cae:	60f8      	str	r0, [r7, #12]
	uint32_t period = (sysFreq/ (STMotorHandle->motorHandler.timPrescaler * (uint32_t)freq)) - 1;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	683a      	ldr	r2, [r7, #0]
 8004cb6:	fb02 f303 	mul.w	r3, r2, r3
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	60bb      	str	r3, [r7, #8]

	__HAL_TIM_SET_AUTORELOAD(STMotorHandle->motorHandler.timHandle, period);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	62da      	str	r2, [r3, #44]	; 0x2c
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	68ba      	ldr	r2, [r7, #8]
 8004cd4:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(STMotorHandle->motorHandler.timHandle, STMotorHandle->motorHandler.timChaanel, period >> 1);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	7b1b      	ldrb	r3, [r3, #12]
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	089b      	lsrs	r3, r3, #2
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	4413      	add	r3, r2
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	0852      	lsrs	r2, r2, #1
 8004cf2:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start_IT(STMotorHandle->motorHandler.timHandle, STMotorHandle->motorHandler.timChaanel);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	7b1b      	ldrb	r3, [r3, #12]
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	4619      	mov	r1, r3
 8004d00:	4610      	mov	r0, r2
 8004d02:	f7fd fd25 	bl	8002750 <HAL_TIM_PWM_Start_IT>

	return 0;
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3710      	adds	r7, #16
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <STMotorStopFreq>:

uint32_t STMotorStopFreq(STMotorHandle_t* STMotorHandle){
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
	STMotorDeviceControl.SetEnableGPIO(STMotorHandle,FALSE);
 8004d18:	4b0b      	ldr	r3, [pc, #44]	; (8004d48 <STMotorStopFreq+0x38>)
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	4798      	blx	r3
	HAL_TIM_PWM_Stop_IT(STMotorHandle->motorHandler.timHandle,STMotorHandle->motorHandler.timChaanel);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685a      	ldr	r2, [r3, #4]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	7b1b      	ldrb	r3, [r3, #12]
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	4610      	mov	r0, r2
 8004d30:	f7fd fd7c 	bl	800282c <HAL_TIM_PWM_Stop_IT>

	STMotorDeviceControl.FinishCallBack(STMotorHandle);
 8004d34:	4b04      	ldr	r3, [pc, #16]	; (8004d48 <STMotorStopFreq+0x38>)
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	4798      	blx	r3
	return 0;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3708      	adds	r7, #8
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20000008 	.word	0x20000008

08004d4c <STMotorMoveStart>:

uint32_t STMotorMoveStart(STMotorHandle_t* STMotorHandle){
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b082      	sub	sp, #8
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]

	STMotorHandle->motorParam.accu = 0;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	641a      	str	r2, [r3, #64]	; 0x40
	STMotorHandle->motorParam.nStep = 0;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	61da      	str	r2, [r3, #28]

	STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 8004d60:	4b0d      	ldr	r3, [pc, #52]	; (8004d98 <STMotorMoveStart+0x4c>)
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	2101      	movs	r1, #1
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	4798      	blx	r3

	if (STMotorHandle->motorParam.endAccel != 0)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d003      	beq.n	8004d7a <STMotorMoveStart+0x2e>
	{
		STMotorHandle->motorParam.state = STATE_ACCEL;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	755a      	strb	r2, [r3, #21]
 8004d78:	e002      	b.n	8004d80 <STMotorMoveStart+0x34>
	}
	else
	{
		STMotorHandle->motorParam.state = STATE_DECEL;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	755a      	strb	r2, [r3, #21]
	}

	STMotorSetFreq(STMotorHandle,STMotorHandle->motorParam.minSpeed);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d84:	4619      	mov	r1, r3
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f7ff ff8a 	bl	8004ca0 <STMotorSetFreq>

	return 0;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3708      	adds	r7, #8
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20000008 	.word	0x20000008

08004d9c <STMotorGoStep>:

uint32_t STMotorGoStep(STMotorHandle_t* STMotorHandle,int32_t step){
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	6039      	str	r1, [r7, #0]

	if(STMotorHandle->motorHandler.isActivate == FALSE){
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	7b9b      	ldrb	r3, [r3, #14]
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d128      	bne.n	8004e02 <STMotorGoStep+0x66>
		STMotorHandle->motorHandler.isActivate = TRUE;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	739a      	strb	r2, [r3, #14]
		if(step == 0){
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <STMotorGoStep+0x24>
			return 0;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	e021      	b.n	8004e04 <STMotorGoStep+0x68>
		}else if(step < 0) {
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	da0a      	bge.n	8004ddc <STMotorGoStep+0x40>
			STMotorHandle->motorParam.targetStep = -step;
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	425b      	negs	r3, r3
 8004dca:	461a      	mov	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	621a      	str	r2, [r3, #32]
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_BACKWORD);
 8004dd0:	4b0e      	ldr	r3, [pc, #56]	; (8004e0c <STMotorGoStep+0x70>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	2101      	movs	r1, #1
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	4798      	blx	r3
 8004dda:	e007      	b.n	8004dec <STMotorGoStep+0x50>
		}else{
			STMotorHandle->motorParam.targetStep = step;
 8004ddc:	683a      	ldr	r2, [r7, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	621a      	str	r2, [r3, #32]
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_FORWORD);
 8004de2:	4b0a      	ldr	r3, [pc, #40]	; (8004e0c <STMotorGoStep+0x70>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2100      	movs	r1, #0
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	4798      	blx	r3
		}
		STMotorCalcAccelSpeed(STMotorHandle,STMotorHandle->motorParam.targetStep);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	4619      	mov	r1, r3
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7ff fef3 	bl	8004bde <STMotorCalcAccelSpeed>

		STMotorMoveStart(STMotorHandle);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f7ff ffa7 	bl	8004d4c <STMotorMoveStart>
		return 0;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	e000      	b.n	8004e04 <STMotorGoStep+0x68>
	}else{
		return 0;
 8004e02:	2300      	movs	r3, #0
	}
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3708      	adds	r7, #8
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}
 8004e0c:	20000008 	.word	0x20000008

08004e10 <STMotorGoSpeed>:

uint32_t STMotorGoSpeed(STMotorHandle_t* STMotorHandle,int16_t speed,uint16_t timeOut){
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	460b      	mov	r3, r1
 8004e1a:	807b      	strh	r3, [r7, #2]
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	803b      	strh	r3, [r7, #0]
	if(STMotorHandle->motorHandler.isActivate == FALSE){
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	7b9b      	ldrb	r3, [r3, #14]
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d13c      	bne.n	8004ea4 <STMotorGoSpeed+0x94>
		STMotorHandle->motorHandler.isActivate = TRUE;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	739a      	strb	r2, [r3, #14]
		if(speed == 0){
 8004e30:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d104      	bne.n	8004e42 <STMotorGoSpeed+0x32>
			STMotorHandle->motorHandler.isActivate = FALSE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	739a      	strb	r2, [r3, #14]
			return 0;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	e032      	b.n	8004ea8 <STMotorGoSpeed+0x98>
		}else if(speed < 0) {
 8004e42:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	da05      	bge.n	8004e56 <STMotorGoSpeed+0x46>
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_BACKWORD);
 8004e4a:	4b19      	ldr	r3, [pc, #100]	; (8004eb0 <STMotorGoSpeed+0xa0>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2101      	movs	r1, #1
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	4798      	blx	r3
 8004e54:	e004      	b.n	8004e60 <STMotorGoSpeed+0x50>
		}else{
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_FORWORD);
 8004e56:	4b16      	ldr	r3, [pc, #88]	; (8004eb0 <STMotorGoSpeed+0xa0>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	4798      	blx	r3
		}
		STMotorHandle->motorParam.accu = 0;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	641a      	str	r2, [r3, #64]	; 0x40
		STMotorHandle->motorParam.endAccel = 0;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	639a      	str	r2, [r3, #56]	; 0x38
		STMotorHandle->motorParam.startDecel = 0;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	63da      	str	r2, [r3, #60]	; 0x3c
		STMotorHandle->motorParam.targetStep = 0;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	621a      	str	r2, [r3, #32]
		STMotorHandle->motorParam.nStep = 0;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	61da      	str	r2, [r3, #28]

		STMotorHandle->motorParam.state = STATE_INFINITE;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2206      	movs	r2, #6
 8004e82:	755a      	strb	r2, [r3, #21]

		STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 8004e84:	4b0a      	ldr	r3, [pc, #40]	; (8004eb0 <STMotorGoSpeed+0xa0>)
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	2101      	movs	r1, #1
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	4798      	blx	r3
		STMotorSetFreq(STMotorHandle,abs(speed));
 8004e8e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	bfb8      	it	lt
 8004e96:	425b      	neglt	r3, r3
 8004e98:	4619      	mov	r1, r3
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7ff ff00 	bl	8004ca0 <STMotorSetFreq>
		return 0;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	e001      	b.n	8004ea8 <STMotorGoSpeed+0x98>
	}else{
		return -1;
 8004ea4:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3708      	adds	r7, #8
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	20000008 	.word	0x20000008

08004eb4 <STMotorAutoHome>:

uint32_t STMotorAutoHome(STMotorHandle_t* STMotorHandle,uint16_t speed){
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	807b      	strh	r3, [r7, #2]

	if(speed == 0){
 8004ec0:	887b      	ldrh	r3, [r7, #2]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d105      	bne.n	8004ed2 <STMotorAutoHome+0x1e>
		STMotorGoSpeed(STMotorHandle,-MOTOR_MIN_SPEED,0);
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	490b      	ldr	r1, [pc, #44]	; (8004ef8 <STMotorAutoHome+0x44>)
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f7ff ffa0 	bl	8004e10 <STMotorGoSpeed>
 8004ed0:	e006      	b.n	8004ee0 <STMotorAutoHome+0x2c>
	}else{
		STMotorGoSpeed(STMotorHandle,speed,0);
 8004ed2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	4619      	mov	r1, r3
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7ff ff98 	bl	8004e10 <STMotorGoSpeed>
	}
	HAL_NVIC_EnableIRQ(STMotorHandle->motorHandler.IRQn);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	7b5b      	ldrb	r3, [r3, #13]
 8004ee4:	b25b      	sxtb	r3, r3
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f7fc f92d 	bl	8001146 <HAL_NVIC_EnableIRQ>
	return 0;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3708      	adds	r7, #8
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	fffff380 	.word	0xfffff380

08004efc <STMotorGoMilli>:

uint32_t STMotorGoMilli(STMotorHandle_t* STMotorHandle,double milli){
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	ed87 0b00 	vstr	d0, [r7]
	return STMotorGoStep(STMotorHandle, STMotorCalcMilliToStep(milli));
 8004f08:	ed97 0b00 	vldr	d0, [r7]
 8004f0c:	f000 f862 	bl	8004fd4 <STMotorCalcMilliToStep>
 8004f10:	4603      	mov	r3, r0
 8004f12:	4619      	mov	r1, r3
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f7ff ff41 	bl	8004d9c <STMotorGoStep>
 8004f1a:	4603      	mov	r3, r0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <STMotorGoRotation>:
uint32_t STMotorGoRotation(STMotorHandle_t* STMotorHandle,double rotation){
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	ed87 0b00 	vstr	d0, [r7]
	return STMotorGoStep(STMotorHandle, STMotorCalcRotationToStep(rotation));
 8004f30:	ed97 0b00 	vldr	d0, [r7]
 8004f34:	f000 f834 	bl	8004fa0 <STMotorCalcRotationToStep>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f7ff ff2d 	bl	8004d9c <STMotorGoStep>
 8004f42:	4603      	mov	r3, r0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <STMotorHardStop>:

uint32_t STMotorHardStop(STMotorHandle_t* STMotorHandle){
 8004f4c:	b480      	push	{r7}
 8004f4e:	b083      	sub	sp, #12
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
	return STMotorHandle->motorParam.state = STATE_HARDSTOP;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2205      	movs	r2, #5
 8004f58:	755a      	strb	r2, [r3, #21]
 8004f5a:	2305      	movs	r3, #5
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <STMotorIsActivate>:
			break;
		}
	}
	return 0;
}
uint8_t STMotorIsActivate(STMotorHandle_t* STMotorHandle){
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
	return STMotorHandle->motorHandler.isActivate;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	7b9b      	ldrb	r3, [r3, #14]
 8004f74:	b2db      	uxtb	r3, r3
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr

08004f82 <STMotorSetHome>:
uint32_t STMotorGoHome(STMotorHandle_t* STMotorHandle){
	int32_t step = -STMotorHandle->motorParam.curPosition;
	STMotorGoStep(STMotorHandle,step);
	return 0;
}
uint32_t STMotorSetHome(STMotorHandle_t* STMotorHandle){
 8004f82:	b480      	push	{r7}
 8004f84:	b083      	sub	sp, #12
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	6078      	str	r0, [r7, #4]

	STMotorHandle->motorParam.curPosition = 0;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	619a      	str	r2, [r3, #24]
	return 0;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
	...

08004fa0 <STMotorCalcRotationToStep>:

double STMotorCalcStepToRotation(uint32_t nStep){
	//return nStep/(STMotorDeviceControl.GetMicroStep() * STMotorDeviceControl.GetMotorStep());
	return nStep/MOTOR_DRIVER_MiCRO_STEP * MOTOR_STEP;
}
uint32_t STMotorCalcRotationToStep(double rotation){
 8004fa0:	b590      	push	{r4, r7, lr}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	ed87 0b00 	vstr	d0, [r7]
	//return (double)(STMotorDeviceControl.GetMicroStep() * STMotorDeviceControl.GetMotorStep()) * rotation;
	return (double)(MOTOR_DRIVER_MiCRO_STEP * MOTOR_STEP) * rotation;
 8004faa:	f04f 0200 	mov.w	r2, #0
 8004fae:	4b08      	ldr	r3, [pc, #32]	; (8004fd0 <STMotorCalcRotationToStep+0x30>)
 8004fb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fb4:	f7fb fae0 	bl	8000578 <__aeabi_dmul>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	460c      	mov	r4, r1
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	4621      	mov	r1, r4
 8004fc0:	f7fb fd9c 	bl	8000afc <__aeabi_d2uiz>
 8004fc4:	4603      	mov	r3, r0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd90      	pop	{r4, r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	40a90000 	.word	0x40a90000

08004fd4 <STMotorCalcMilliToStep>:

double STMotorCalcStepToMilli(uint32_t nStep){
	//return nStep/(STMotorDeviceControl.GetMicroStep() * STMotorDeviceControl.GetMotorStep()) * STMotorDeviceControl.GetMotorPitch();
	return nStep/(MOTOR_DRIVER_MiCRO_STEP * MOTOR_STEP) * MOTOR_SCREW_PITCH;
}
uint32_t STMotorCalcMilliToStep(double milli){
 8004fd4:	b590      	push	{r4, r7, lr}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	ed87 0b00 	vstr	d0, [r7]
	//return (milli / STMotorDeviceControl.GetMotorPitch()) * (STMotorDeviceControl.GetMicroStep() * STMotorDeviceControl.GetMotorStep());
	return (milli / (double)MOTOR_SCREW_PITCH) * (MOTOR_DRIVER_MiCRO_STEP * MOTOR_STEP);
 8004fde:	f04f 0200 	mov.w	r2, #0
 8004fe2:	4b0c      	ldr	r3, [pc, #48]	; (8005014 <STMotorCalcMilliToStep+0x40>)
 8004fe4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fe8:	f7fb fbf0 	bl	80007cc <__aeabi_ddiv>
 8004fec:	4603      	mov	r3, r0
 8004fee:	460c      	mov	r4, r1
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	4621      	mov	r1, r4
 8004ff4:	f04f 0200 	mov.w	r2, #0
 8004ff8:	4b07      	ldr	r3, [pc, #28]	; (8005018 <STMotorCalcMilliToStep+0x44>)
 8004ffa:	f7fb fabd 	bl	8000578 <__aeabi_dmul>
 8004ffe:	4603      	mov	r3, r0
 8005000:	460c      	mov	r4, r1
 8005002:	4618      	mov	r0, r3
 8005004:	4621      	mov	r1, r4
 8005006:	f7fb fd79 	bl	8000afc <__aeabi_d2uiz>
 800500a:	4603      	mov	r3, r0
}
 800500c:	4618      	mov	r0, r3
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	bd90      	pop	{r4, r7, pc}
 8005014:	40200000 	.word	0x40200000
 8005018:	40a90000 	.word	0x40a90000

0800501c <STMotorPWMPulseInterruptHandle>:




uint32_t STMotorPWMPulseInterruptHandle(STMotorHandle_t* STMotorHandle){
 800501c:	b580      	push	{r7, lr}
 800501e:	b088      	sub	sp, #32
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]

	uint32_t relStep = ++STMotorHandle->motorParam.nStep;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	69db      	ldr	r3, [r3, #28]
 8005028:	3301      	adds	r3, #1
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	61d3      	str	r3, [r2, #28]
 800502e:	617b      	str	r3, [r7, #20]
	uint32_t targetStep = STMotorHandle->motorParam.targetStep;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a1b      	ldr	r3, [r3, #32]
 8005034:	613b      	str	r3, [r7, #16]
	uint32_t speed = STMotorHandle->motorParam.curSpeed;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503a:	61fb      	str	r3, [r7, #28]
	uint32_t accel = STMotorHandle->motorParam.accel << 16;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005040:	041b      	lsls	r3, r3, #16
 8005042:	60fb      	str	r3, [r7, #12]
	uint32_t decel = STMotorHandle->motorParam.decel << 16;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005048:	041b      	lsls	r3, r3, #16
 800504a:	60bb      	str	r3, [r7, #8]

	STMotorHandle->motorParam.curPosition += STMotorHandle->motorParam.direction ? 1 : -1;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	7d1b      	ldrb	r3, [r3, #20]
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b00      	cmp	r3, #0
 8005054:	d001      	beq.n	800505a <STMotorPWMPulseInterruptHandle+0x3e>
 8005056:	2301      	movs	r3, #1
 8005058:	e001      	b.n	800505e <STMotorPWMPulseInterruptHandle+0x42>
 800505a:	f04f 33ff 	mov.w	r3, #4294967295
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	6992      	ldr	r2, [r2, #24]
 8005062:	441a      	add	r2, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	619a      	str	r2, [r3, #24]

	bool speedUpdated = FALSE;
 8005068:	2300      	movs	r3, #0
 800506a:	76fb      	strb	r3, [r7, #27]

	switch(STMotorHandle->motorParam.state){
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	7d5b      	ldrb	r3, [r3, #21]
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b06      	cmp	r3, #6
 8005074:	f200 80fe 	bhi.w	8005274 <STMotorPWMPulseInterruptHandle+0x258>
 8005078:	a201      	add	r2, pc, #4	; (adr r2, 8005080 <STMotorPWMPulseInterruptHandle+0x64>)
 800507a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507e:	bf00      	nop
 8005080:	080050c3 	.word	0x080050c3
 8005084:	08005181 	.word	0x08005181
 8005088:	0800514f 	.word	0x0800514f
 800508c:	08005231 	.word	0x08005231
 8005090:	08005181 	.word	0x08005181
 8005094:	08005231 	.word	0x08005231
 8005098:	0800509d 	.word	0x0800509d

		case STATE_INFINITE:
			if(STMotorHandle->motorParam.state == STATE_HARDSTOP){
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	7d5b      	ldrb	r3, [r3, #21]
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b05      	cmp	r3, #5
 80050a4:	d103      	bne.n	80050ae <STMotorPWMPulseInterruptHandle+0x92>
				STMotorHandle->motorParam.state = STATE_STOP;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2203      	movs	r2, #3
 80050aa:	755a      	strb	r2, [r3, #21]
			}else if(STMotorHandle->motorParam.state == STATE_SOFTSTOP){
				STMotorHandle->motorParam.state = STATE_DECEL;
			}
			break;
 80050ac:	e0e4      	b.n	8005278 <STMotorPWMPulseInterruptHandle+0x25c>
			}else if(STMotorHandle->motorParam.state == STATE_SOFTSTOP){
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	7d5b      	ldrb	r3, [r3, #21]
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b04      	cmp	r3, #4
 80050b6:	f040 80df 	bne.w	8005278 <STMotorPWMPulseInterruptHandle+0x25c>
				STMotorHandle->motorParam.state = STATE_DECEL;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	755a      	strb	r2, [r3, #21]
			break;
 80050c0:	e0da      	b.n	8005278 <STMotorPWMPulseInterruptHandle+0x25c>
		case STATE_ACCEL:
			if(relStep >= targetStep){
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d303      	bcc.n	80050d2 <STMotorPWMPulseInterruptHandle+0xb6>
				STMotorHandle->motorParam.state = STATE_STOP;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2203      	movs	r2, #3
 80050ce:	755a      	strb	r2, [r3, #21]
						speed = STMotorHandle->motorParam.maxSpeed;
					STMotorHandle->motorParam.curSpeed = speed;
					STMotorSetFreq(STMotorHandle,speed);
				}
			}
			break;
 80050d0:	e0d4      	b.n	800527c <STMotorPWMPulseInterruptHandle+0x260>
			}else if(relStep >= STMotorHandle->motorParam.endAccel){
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d803      	bhi.n	80050e4 <STMotorPWMPulseInterruptHandle+0xc8>
				STMotorHandle->motorParam.state = STATE_STAND;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2202      	movs	r2, #2
 80050e0:	755a      	strb	r2, [r3, #21]
			break;
 80050e2:	e0cb      	b.n	800527c <STMotorPWMPulseInterruptHandle+0x260>
				if(speed <= 0 )
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d101      	bne.n	80050ee <STMotorPWMPulseInterruptHandle+0xd2>
					speed = 1;
 80050ea:	2301      	movs	r3, #1
 80050ec:	61fb      	str	r3, [r7, #28]
				STMotorHandle->motorParam.accu += accel / speed;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050f2:	68f9      	ldr	r1, [r7, #12]
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80050fa:	441a      	add	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	641a      	str	r2, [r3, #64]	; 0x40
				while (STMotorHandle->motorParam.accu >= (0X10000L))
 8005100:	e00a      	b.n	8005118 <STMotorPWMPulseInterruptHandle+0xfc>
					STMotorHandle->motorParam.accu -= (0X10000L);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005106:	f5a3 3280 	sub.w	r2, r3, #65536	; 0x10000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	641a      	str	r2, [r3, #64]	; 0x40
					speed += 1;
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	3301      	adds	r3, #1
 8005112:	61fb      	str	r3, [r7, #28]
					speedUpdated = TRUE;
 8005114:	2301      	movs	r3, #1
 8005116:	76fb      	strb	r3, [r7, #27]
				while (STMotorHandle->motorParam.accu >= (0X10000L))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005120:	d2ef      	bcs.n	8005102 <STMotorPWMPulseInterruptHandle+0xe6>
				if(speedUpdated == TRUE){
 8005122:	7efb      	ldrb	r3, [r7, #27]
 8005124:	2b01      	cmp	r3, #1
 8005126:	f040 80a9 	bne.w	800527c <STMotorPWMPulseInterruptHandle+0x260>
					speedUpdated = FALSE;
 800512a:	2300      	movs	r3, #0
 800512c:	76fb      	strb	r3, [r7, #27]
					if(speed > STMotorHandle->motorParam.maxSpeed)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	429a      	cmp	r2, r3
 8005136:	d202      	bcs.n	800513e <STMotorPWMPulseInterruptHandle+0x122>
						speed = STMotorHandle->motorParam.maxSpeed;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513c:	61fb      	str	r3, [r7, #28]
					STMotorHandle->motorParam.curSpeed = speed;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69fa      	ldr	r2, [r7, #28]
 8005142:	62da      	str	r2, [r3, #44]	; 0x2c
					STMotorSetFreq(STMotorHandle,speed);
 8005144:	69f9      	ldr	r1, [r7, #28]
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7ff fdaa 	bl	8004ca0 <STMotorSetFreq>
			break;
 800514c:	e096      	b.n	800527c <STMotorPWMPulseInterruptHandle+0x260>
		case STATE_STAND:
			if( relStep >= STMotorHandle->motorParam.startDecel){
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	429a      	cmp	r2, r3
 8005156:	d806      	bhi.n	8005166 <STMotorPWMPulseInterruptHandle+0x14a>
				STMotorHandle->motorParam.accu = 0;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	641a      	str	r2, [r3, #64]	; 0x40
				STMotorHandle->motorParam.state = STATE_DECEL;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2201      	movs	r2, #1
 8005162:	755a      	strb	r2, [r3, #21]
			}else if(relStep <= STMotorHandle->motorParam.endAccel){
				STMotorHandle->motorParam.accu = 0;
				STMotorHandle->motorParam.state = STATE_ACCEL;
			}
			break;
 8005164:	e08c      	b.n	8005280 <STMotorPWMPulseInterruptHandle+0x264>
			}else if(relStep <= STMotorHandle->motorParam.endAccel){
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	429a      	cmp	r2, r3
 800516e:	f0c0 8087 	bcc.w	8005280 <STMotorPWMPulseInterruptHandle+0x264>
				STMotorHandle->motorParam.accu = 0;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	641a      	str	r2, [r3, #64]	; 0x40
				STMotorHandle->motorParam.state = STATE_ACCEL;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	755a      	strb	r2, [r3, #21]
			break;
 800517e:	e07f      	b.n	8005280 <STMotorPWMPulseInterruptHandle+0x264>
		case STATE_SOFTSTOP:
		case STATE_DECEL:
			if(relStep >= targetStep || speed <= STMotorHandle->motorParam.minSpeed){
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	429a      	cmp	r2, r3
 8005186:	d204      	bcs.n	8005192 <STMotorPWMPulseInterruptHandle+0x176>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	429a      	cmp	r2, r3
 8005190:	d303      	bcc.n	800519a <STMotorPWMPulseInterruptHandle+0x17e>
				STMotorHandle->motorParam.state = STATE_STOP;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2203      	movs	r2, #3
 8005196:	755a      	strb	r2, [r3, #21]
						speed = STMotorHandle->motorParam.minSpeed;
					STMotorHandle->motorParam.curSpeed = speed;
					STMotorSetFreq(STMotorHandle,speed);
				}
			}
			break;
 8005198:	e074      	b.n	8005284 <STMotorPWMPulseInterruptHandle+0x268>
			}else if(relStep <= STMotorHandle->motorParam.startDecel){
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d303      	bcc.n	80051ac <STMotorPWMPulseInterruptHandle+0x190>
				STMotorHandle->motorParam.state = STATE_STAND;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	755a      	strb	r2, [r3, #21]
			break;
 80051aa:	e06b      	b.n	8005284 <STMotorPWMPulseInterruptHandle+0x268>
			}else if(STMotorHandle->motorParam.state == STATE_HARDSTOP){
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	7d5b      	ldrb	r3, [r3, #21]
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b05      	cmp	r3, #5
 80051b4:	d103      	bne.n	80051be <STMotorPWMPulseInterruptHandle+0x1a2>
				STMotorHandle->motorParam.state = STATE_STOP;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2203      	movs	r2, #3
 80051ba:	755a      	strb	r2, [r3, #21]
			break;
 80051bc:	e062      	b.n	8005284 <STMotorPWMPulseInterruptHandle+0x268>
				bool speedUpdated = FALSE;
 80051be:	2300      	movs	r3, #0
 80051c0:	76bb      	strb	r3, [r7, #26]
		        if (speed == 0) speed =1;
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d101      	bne.n	80051cc <STMotorPWMPulseInterruptHandle+0x1b0>
 80051c8:	2301      	movs	r3, #1
 80051ca:	61fb      	str	r3, [r7, #28]
				STMotorHandle->motorParam.accu += decel / speed;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051d0:	68b9      	ldr	r1, [r7, #8]
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80051d8:	441a      	add	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	641a      	str	r2, [r3, #64]	; 0x40
				while (STMotorHandle->motorParam.accu >= (0X10000L))
 80051de:	e00d      	b.n	80051fc <STMotorPWMPulseInterruptHandle+0x1e0>
					STMotorHandle->motorParam.accu -= (0X10000L);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e4:	f5a3 3280 	sub.w	r2, r3, #65536	; 0x10000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	641a      	str	r2, [r3, #64]	; 0x40
					if (speed > 1){
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d902      	bls.n	80051f8 <STMotorPWMPulseInterruptHandle+0x1dc>
						speed -=1;
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	3b01      	subs	r3, #1
 80051f6:	61fb      	str	r3, [r7, #28]
					speedUpdated = TRUE;
 80051f8:	2301      	movs	r3, #1
 80051fa:	76bb      	strb	r3, [r7, #26]
				while (STMotorHandle->motorParam.accu >= (0X10000L))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005204:	d2ec      	bcs.n	80051e0 <STMotorPWMPulseInterruptHandle+0x1c4>
				if(speedUpdated == TRUE){
 8005206:	7ebb      	ldrb	r3, [r7, #26]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d13b      	bne.n	8005284 <STMotorPWMPulseInterruptHandle+0x268>
					speedUpdated = FALSE;
 800520c:	2300      	movs	r3, #0
 800520e:	76bb      	strb	r3, [r7, #26]
					if(speed < STMotorHandle->motorParam.minSpeed)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	429a      	cmp	r2, r3
 8005218:	d902      	bls.n	8005220 <STMotorPWMPulseInterruptHandle+0x204>
						speed = STMotorHandle->motorParam.minSpeed;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800521e:	61fb      	str	r3, [r7, #28]
					STMotorHandle->motorParam.curSpeed = speed;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	69fa      	ldr	r2, [r7, #28]
 8005224:	62da      	str	r2, [r3, #44]	; 0x2c
					STMotorSetFreq(STMotorHandle,speed);
 8005226:	69f9      	ldr	r1, [r7, #28]
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f7ff fd39 	bl	8004ca0 <STMotorSetFreq>
			break;
 800522e:	e029      	b.n	8005284 <STMotorPWMPulseInterruptHandle+0x268>
		case STATE_HARDSTOP:
		case STATE_STOP:
			STMotorHandle->motorParam.curPosition += (STMotorHandle->motorParam.nStep * (STMotorHandle->motorParam.direction) ? 1 : -1);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	7d12      	ldrb	r2, [r2, #20]
 8005238:	b2d2      	uxtb	r2, r2
 800523a:	fb02 f303 	mul.w	r3, r2, r3
 800523e:	2b00      	cmp	r3, #0
 8005240:	d001      	beq.n	8005246 <STMotorPWMPulseInterruptHandle+0x22a>
 8005242:	2301      	movs	r3, #1
 8005244:	e001      	b.n	800524a <STMotorPWMPulseInterruptHandle+0x22e>
 8005246:	f04f 33ff 	mov.w	r3, #4294967295
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	6992      	ldr	r2, [r2, #24]
 800524e:	441a      	add	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	619a      	str	r2, [r3, #24]
			STMotorHandle->motorParam.nStep = 0;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	61da      	str	r2, [r3, #28]
			STMotorHandle->motorParam.targetStep = 0;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	621a      	str	r2, [r3, #32]
			STMotorHandle->motorHandler.isActivate = FALSE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	739a      	strb	r2, [r3, #14]
			STMotorHandle->motorParam.state = STATE_STOP;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2203      	movs	r2, #3
 800526a:	755a      	strb	r2, [r3, #21]
			STMotorStopFreq(STMotorHandle);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f7ff fd4f 	bl	8004d10 <STMotorStopFreq>
			break;
 8005272:	e008      	b.n	8005286 <STMotorPWMPulseInterruptHandle+0x26a>

		default:
			break;
 8005274:	bf00      	nop
 8005276:	e006      	b.n	8005286 <STMotorPWMPulseInterruptHandle+0x26a>
			break;
 8005278:	bf00      	nop
 800527a:	e004      	b.n	8005286 <STMotorPWMPulseInterruptHandle+0x26a>
			break;
 800527c:	bf00      	nop
 800527e:	e002      	b.n	8005286 <STMotorPWMPulseInterruptHandle+0x26a>
			break;
 8005280:	bf00      	nop
 8005282:	e000      	b.n	8005286 <STMotorPWMPulseInterruptHandle+0x26a>
			break;
 8005284:	bf00      	nop
	}

	return 0;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3720      	adds	r7, #32
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <STMotorEXTInterruptHandle>:

uint32_t STMotorEXTInterruptHandle(STMotorHandle_t* STMotorHandle){
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
	HAL_NVIC_DisableIRQ(STMotorHandle->motorHandler.IRQn);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	7b5b      	ldrb	r3, [r3, #13]
 800529c:	b25b      	sxtb	r3, r3
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fb ff5f 	bl	8001162 <HAL_NVIC_DisableIRQ>
	STMotorHardStop(STMotorHandle);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7ff fe51 	bl	8004f4c <STMotorHardStop>
	STMotorSetHome(STMotorHandle);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f7ff fe69 	bl	8004f82 <STMotorSetHome>
	return 0;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3708      	adds	r7, #8
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
	...

080052bc <SetDirectionGPIO>:
	NULL,
	NULL,
	FinishCallBack
};

void SetDirectionGPIO(STMotorHandle_t *STMotorHandle, MotorDirection_t direction){
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	460b      	mov	r3, r1
 80052c6:	70fb      	strb	r3, [r7, #3]
	switch(STMotorHandle->motorHandler.deviceNumber){
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d000      	beq.n	80052d4 <SetDirectionGPIO+0x18>
		case 0x00:
			HAL_GPIO_WritePin(MOTOR_1_DIR_GPIOX,MOTOR_1_DIR_PINX,direction ? (GPIO_PIN_SET) : (GPIO_PIN_RESET));
			break;
	}
}
 80052d2:	e00c      	b.n	80052ee <SetDirectionGPIO+0x32>
			HAL_GPIO_WritePin(MOTOR_1_DIR_GPIOX,MOTOR_1_DIR_PINX,direction ? (GPIO_PIN_SET) : (GPIO_PIN_RESET));
 80052d4:	78fb      	ldrb	r3, [r7, #3]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	bf14      	ite	ne
 80052da:	2301      	movne	r3, #1
 80052dc:	2300      	moveq	r3, #0
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	461a      	mov	r2, r3
 80052e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052e6:	4804      	ldr	r0, [pc, #16]	; (80052f8 <SetDirectionGPIO+0x3c>)
 80052e8:	f7fc fc60 	bl	8001bac <HAL_GPIO_WritePin>
			break;
 80052ec:	bf00      	nop
}
 80052ee:	bf00      	nop
 80052f0:	3708      	adds	r7, #8
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	bf00      	nop
 80052f8:	40020400 	.word	0x40020400

080052fc <SetEnableGPIO>:

void SetEnableGPIO(STMotorHandle_t *STMotorHandle, bool flag){
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	460b      	mov	r3, r1
 8005306:	70fb      	strb	r3, [r7, #3]
	switch(STMotorHandle->motorHandler.deviceNumber){
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	b2db      	uxtb	r3, r3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d000      	beq.n	8005314 <SetEnableGPIO+0x18>
		case 0x00:
			HAL_GPIO_WritePin(MOTOR_1_ENABLE_GPIOX,MOTOR_1_ENABLE_PINX,flag ? (GPIO_PIN_RESET) : (GPIO_PIN_SET));
			break;
	}
}
 8005312:	e00c      	b.n	800532e <SetEnableGPIO+0x32>
			HAL_GPIO_WritePin(MOTOR_1_ENABLE_GPIOX,MOTOR_1_ENABLE_PINX,flag ? (GPIO_PIN_RESET) : (GPIO_PIN_SET));
 8005314:	78fb      	ldrb	r3, [r7, #3]
 8005316:	2b00      	cmp	r3, #0
 8005318:	bf0c      	ite	eq
 800531a:	2301      	moveq	r3, #1
 800531c:	2300      	movne	r3, #0
 800531e:	b2db      	uxtb	r3, r3
 8005320:	461a      	mov	r2, r3
 8005322:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005326:	4804      	ldr	r0, [pc, #16]	; (8005338 <SetEnableGPIO+0x3c>)
 8005328:	f7fc fc40 	bl	8001bac <HAL_GPIO_WritePin>
			break;
 800532c:	bf00      	nop
}
 800532e:	bf00      	nop
 8005330:	3708      	adds	r7, #8
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	40020800 	.word	0x40020800

0800533c <FinishCallBack>:
void SetEnableIRQ(STMotorHandle_t *STMotorHandle,bool flag){
	return;
}


void FinishCallBack(STMotorHandle_t *STMotorHandle){
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]

	switch(STMotorHandle->motorHandler.deviceNumber){
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b03      	cmp	r3, #3
 800534c:	d822      	bhi.n	8005394 <FinishCallBack+0x58>
 800534e:	a201      	add	r2, pc, #4	; (adr r2, 8005354 <FinishCallBack+0x18>)
 8005350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005354:	08005365 	.word	0x08005365
 8005358:	08005371 	.word	0x08005371
 800535c:	0800537d 	.word	0x0800537d
 8005360:	08005389 	.word	0x08005389
		case 0x00:
			HAL_UART_Transmit_IT(&huart2,(uint8_t*)"MOVE A OK",9);
 8005364:	2209      	movs	r2, #9
 8005366:	490e      	ldr	r1, [pc, #56]	; (80053a0 <FinishCallBack+0x64>)
 8005368:	480e      	ldr	r0, [pc, #56]	; (80053a4 <FinishCallBack+0x68>)
 800536a:	f7fd ffa7 	bl	80032bc <HAL_UART_Transmit_IT>
			break;
 800536e:	e012      	b.n	8005396 <FinishCallBack+0x5a>
		case 0x01:
			HAL_UART_Transmit_IT(&huart2,(uint8_t*)"MOVE B OK",9);
 8005370:	2209      	movs	r2, #9
 8005372:	490d      	ldr	r1, [pc, #52]	; (80053a8 <FinishCallBack+0x6c>)
 8005374:	480b      	ldr	r0, [pc, #44]	; (80053a4 <FinishCallBack+0x68>)
 8005376:	f7fd ffa1 	bl	80032bc <HAL_UART_Transmit_IT>
			break;
 800537a:	e00c      	b.n	8005396 <FinishCallBack+0x5a>
		case 0x02:
			HAL_UART_Transmit_IT(&huart2,(uint8_t*)"MOVE C OK",9);
 800537c:	2209      	movs	r2, #9
 800537e:	490b      	ldr	r1, [pc, #44]	; (80053ac <FinishCallBack+0x70>)
 8005380:	4808      	ldr	r0, [pc, #32]	; (80053a4 <FinishCallBack+0x68>)
 8005382:	f7fd ff9b 	bl	80032bc <HAL_UART_Transmit_IT>
			break;
 8005386:	e006      	b.n	8005396 <FinishCallBack+0x5a>
		case 0x03:
			HAL_UART_Transmit_IT(&huart2,(uint8_t*)"MOVE P OK",9);
 8005388:	2209      	movs	r2, #9
 800538a:	4909      	ldr	r1, [pc, #36]	; (80053b0 <FinishCallBack+0x74>)
 800538c:	4805      	ldr	r0, [pc, #20]	; (80053a4 <FinishCallBack+0x68>)
 800538e:	f7fd ff95 	bl	80032bc <HAL_UART_Transmit_IT>
			break;
 8005392:	e000      	b.n	8005396 <FinishCallBack+0x5a>
		default:
			break;
 8005394:	bf00      	nop
	}

	return;
 8005396:	bf00      	nop
}
 8005398:	3708      	adds	r7, #8
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	08005ed4 	.word	0x08005ed4
 80053a4:	200005f0 	.word	0x200005f0
 80053a8:	08005ee0 	.word	0x08005ee0
 80053ac:	08005eec 	.word	0x08005eec
 80053b0:	08005ef8 	.word	0x08005ef8

080053b4 <PWMPulseInterruptHandle>:


void PWMPulseInterruptHandle(TIM_HandleTypeDef *htim){
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
	if(htim->Instance == STMotorDevices[0].motorHandler.instance){
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	4b05      	ldr	r3, [pc, #20]	; (80053d8 <PWMPulseInterruptHandle+0x24>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d102      	bne.n	80053ce <PWMPulseInterruptHandle+0x1a>
		STMotorPWMPulseInterruptHandle(&STMotorDevices[0]);
 80053c8:	4803      	ldr	r0, [pc, #12]	; (80053d8 <PWMPulseInterruptHandle+0x24>)
 80053ca:	f7ff fe27 	bl	800501c <STMotorPWMPulseInterruptHandle>
	}
}
 80053ce:	bf00      	nop
 80053d0:	3708      	adds	r7, #8
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	20000374 	.word	0x20000374

080053dc <EXTInterruptHandle>:

void EXTInterruptHandle(void){
 80053dc:	b580      	push	{r7, lr}
 80053de:	af00      	add	r7, sp, #0

	if(__HAL_GPIO_EXTI_GET_FLAG(MOTOR_1_ENDSTOP_PIN)){
 80053e0:	4b05      	ldr	r3, [pc, #20]	; (80053f8 <EXTInterruptHandle+0x1c>)
 80053e2:	695b      	ldr	r3, [r3, #20]
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d002      	beq.n	80053f2 <EXTInterruptHandle+0x16>
		STMotorEXTInterruptHandle(&STMotorDevices[0]);
 80053ec:	4803      	ldr	r0, [pc, #12]	; (80053fc <EXTInterruptHandle+0x20>)
 80053ee:	f7ff ff4f 	bl	8005290 <STMotorEXTInterruptHandle>
	}
}
 80053f2:	bf00      	nop
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	40013c00 	.word	0x40013c00
 80053fc:	20000374 	.word	0x20000374

08005400 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005406:	2300      	movs	r3, #0
 8005408:	607b      	str	r3, [r7, #4]
 800540a:	4a0c      	ldr	r2, [pc, #48]	; (800543c <MX_DMA_Init+0x3c>)
 800540c:	4b0b      	ldr	r3, [pc, #44]	; (800543c <MX_DMA_Init+0x3c>)
 800540e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005410:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005414:	6313      	str	r3, [r2, #48]	; 0x30
 8005416:	4b09      	ldr	r3, [pc, #36]	; (800543c <MX_DMA_Init+0x3c>)
 8005418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800541a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800541e:	607b      	str	r3, [r7, #4]
 8005420:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8005422:	2200      	movs	r2, #0
 8005424:	2100      	movs	r1, #0
 8005426:	2010      	movs	r0, #16
 8005428:	f7fb fe71 	bl	800110e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800542c:	2010      	movs	r0, #16
 800542e:	f7fb fe8a 	bl	8001146 <HAL_NVIC_EnableIRQ>

}
 8005432:	bf00      	nop
 8005434:	3708      	adds	r7, #8
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
 800543a:	bf00      	nop
 800543c:	40023800 	.word	0x40023800

08005440 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b08a      	sub	sp, #40	; 0x28
 8005444:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005446:	f107 0314 	add.w	r3, r7, #20
 800544a:	2200      	movs	r2, #0
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	605a      	str	r2, [r3, #4]
 8005450:	609a      	str	r2, [r3, #8]
 8005452:	60da      	str	r2, [r3, #12]
 8005454:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005456:	2300      	movs	r3, #0
 8005458:	613b      	str	r3, [r7, #16]
 800545a:	4a49      	ldr	r2, [pc, #292]	; (8005580 <MX_GPIO_Init+0x140>)
 800545c:	4b48      	ldr	r3, [pc, #288]	; (8005580 <MX_GPIO_Init+0x140>)
 800545e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005460:	f043 0304 	orr.w	r3, r3, #4
 8005464:	6313      	str	r3, [r2, #48]	; 0x30
 8005466:	4b46      	ldr	r3, [pc, #280]	; (8005580 <MX_GPIO_Init+0x140>)
 8005468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546a:	f003 0304 	and.w	r3, r3, #4
 800546e:	613b      	str	r3, [r7, #16]
 8005470:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005472:	2300      	movs	r3, #0
 8005474:	60fb      	str	r3, [r7, #12]
 8005476:	4a42      	ldr	r2, [pc, #264]	; (8005580 <MX_GPIO_Init+0x140>)
 8005478:	4b41      	ldr	r3, [pc, #260]	; (8005580 <MX_GPIO_Init+0x140>)
 800547a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800547c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005480:	6313      	str	r3, [r2, #48]	; 0x30
 8005482:	4b3f      	ldr	r3, [pc, #252]	; (8005580 <MX_GPIO_Init+0x140>)
 8005484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800548a:	60fb      	str	r3, [r7, #12]
 800548c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800548e:	2300      	movs	r3, #0
 8005490:	60bb      	str	r3, [r7, #8]
 8005492:	4a3b      	ldr	r2, [pc, #236]	; (8005580 <MX_GPIO_Init+0x140>)
 8005494:	4b3a      	ldr	r3, [pc, #232]	; (8005580 <MX_GPIO_Init+0x140>)
 8005496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005498:	f043 0301 	orr.w	r3, r3, #1
 800549c:	6313      	str	r3, [r2, #48]	; 0x30
 800549e:	4b38      	ldr	r3, [pc, #224]	; (8005580 <MX_GPIO_Init+0x140>)
 80054a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a2:	f003 0301 	and.w	r3, r3, #1
 80054a6:	60bb      	str	r3, [r7, #8]
 80054a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80054aa:	2300      	movs	r3, #0
 80054ac:	607b      	str	r3, [r7, #4]
 80054ae:	4a34      	ldr	r2, [pc, #208]	; (8005580 <MX_GPIO_Init+0x140>)
 80054b0:	4b33      	ldr	r3, [pc, #204]	; (8005580 <MX_GPIO_Init+0x140>)
 80054b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b4:	f043 0302 	orr.w	r3, r3, #2
 80054b8:	6313      	str	r3, [r2, #48]	; 0x30
 80054ba:	4b31      	ldr	r3, [pc, #196]	; (8005580 <MX_GPIO_Init+0x140>)
 80054bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	607b      	str	r3, [r7, #4]
 80054c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, COOLER_SIGNAL_Pin|GPIO_PIN_5, GPIO_PIN_RESET);
 80054c6:	2200      	movs	r2, #0
 80054c8:	2130      	movs	r1, #48	; 0x30
 80054ca:	482e      	ldr	r0, [pc, #184]	; (8005584 <MX_GPIO_Init+0x144>)
 80054cc:	f7fc fb6e 	bl	8001bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SERVO_EN_Pin|SERVO_RESET_Pin|MOTOR_DIR_1_Pin, GPIO_PIN_RESET);
 80054d0:	2200      	movs	r2, #0
 80054d2:	f248 0103 	movw	r1, #32771	; 0x8003
 80054d6:	482c      	ldr	r0, [pc, #176]	; (8005588 <MX_GPIO_Init+0x148>)
 80054d8:	f7fc fb68 	bl	8001bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_EN_1_GPIO_Port, MOTOR_EN_1_Pin, GPIO_PIN_RESET);
 80054dc:	2200      	movs	r2, #0
 80054de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054e2:	482a      	ldr	r0, [pc, #168]	; (800558c <MX_GPIO_Init+0x14c>)
 80054e4:	f7fc fb62 	bl	8001bac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MOTOR_ENDBTN_1_Pin|POWER_BTN_Pin;
 80054e8:	2309      	movs	r3, #9
 80054ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80054ec:	4b28      	ldr	r3, [pc, #160]	; (8005590 <MX_GPIO_Init+0x150>)
 80054ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054f0:	2300      	movs	r3, #0
 80054f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054f4:	f107 0314 	add.w	r3, r7, #20
 80054f8:	4619      	mov	r1, r3
 80054fa:	4824      	ldr	r0, [pc, #144]	; (800558c <MX_GPIO_Init+0x14c>)
 80054fc:	f7fc f9e4 	bl	80018c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA5 */
  GPIO_InitStruct.Pin = COOLER_SIGNAL_Pin|GPIO_PIN_5;
 8005500:	2330      	movs	r3, #48	; 0x30
 8005502:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005504:	2301      	movs	r3, #1
 8005506:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005508:	2300      	movs	r3, #0
 800550a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800550c:	2300      	movs	r3, #0
 800550e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005510:	f107 0314 	add.w	r3, r7, #20
 8005514:	4619      	mov	r1, r3
 8005516:	481b      	ldr	r0, [pc, #108]	; (8005584 <MX_GPIO_Init+0x144>)
 8005518:	f7fc f9d6 	bl	80018c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SERVO_EN_Pin|SERVO_RESET_Pin|MOTOR_DIR_1_Pin;
 800551c:	f248 0303 	movw	r3, #32771	; 0x8003
 8005520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005522:	2301      	movs	r3, #1
 8005524:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005526:	2300      	movs	r3, #0
 8005528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800552a:	2300      	movs	r3, #0
 800552c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800552e:	f107 0314 	add.w	r3, r7, #20
 8005532:	4619      	mov	r1, r3
 8005534:	4814      	ldr	r0, [pc, #80]	; (8005588 <MX_GPIO_Init+0x148>)
 8005536:	f7fc f9c7 	bl	80018c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOTOR_EN_1_Pin;
 800553a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800553e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005540:	2301      	movs	r3, #1
 8005542:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005544:	2300      	movs	r3, #0
 8005546:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005548:	2300      	movs	r3, #0
 800554a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_EN_1_GPIO_Port, &GPIO_InitStruct);
 800554c:	f107 0314 	add.w	r3, r7, #20
 8005550:	4619      	mov	r1, r3
 8005552:	480e      	ldr	r0, [pc, #56]	; (800558c <MX_GPIO_Init+0x14c>)
 8005554:	f7fc f9b8 	bl	80018c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8005558:	2200      	movs	r2, #0
 800555a:	2100      	movs	r1, #0
 800555c:	2006      	movs	r0, #6
 800555e:	f7fb fdd6 	bl	800110e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8005562:	2006      	movs	r0, #6
 8005564:	f7fb fdef 	bl	8001146 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8005568:	2200      	movs	r2, #0
 800556a:	2100      	movs	r1, #0
 800556c:	2009      	movs	r0, #9
 800556e:	f7fb fdce 	bl	800110e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8005572:	2009      	movs	r0, #9
 8005574:	f7fb fde7 	bl	8001146 <HAL_NVIC_EnableIRQ>

}
 8005578:	bf00      	nop
 800557a:	3728      	adds	r7, #40	; 0x28
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	40023800 	.word	0x40023800
 8005584:	40020000 	.word	0x40020000
 8005588:	40020400 	.word	0x40020400
 800558c:	40020800 	.word	0x40020800
 8005590:	10110000 	.word	0x10110000

08005594 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8005598:	4b12      	ldr	r3, [pc, #72]	; (80055e4 <MX_I2C2_Init+0x50>)
 800559a:	4a13      	ldr	r2, [pc, #76]	; (80055e8 <MX_I2C2_Init+0x54>)
 800559c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800559e:	4b11      	ldr	r3, [pc, #68]	; (80055e4 <MX_I2C2_Init+0x50>)
 80055a0:	4a12      	ldr	r2, [pc, #72]	; (80055ec <MX_I2C2_Init+0x58>)
 80055a2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80055a4:	4b0f      	ldr	r3, [pc, #60]	; (80055e4 <MX_I2C2_Init+0x50>)
 80055a6:	2200      	movs	r2, #0
 80055a8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80055aa:	4b0e      	ldr	r3, [pc, #56]	; (80055e4 <MX_I2C2_Init+0x50>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80055b0:	4b0c      	ldr	r3, [pc, #48]	; (80055e4 <MX_I2C2_Init+0x50>)
 80055b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80055b6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80055b8:	4b0a      	ldr	r3, [pc, #40]	; (80055e4 <MX_I2C2_Init+0x50>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80055be:	4b09      	ldr	r3, [pc, #36]	; (80055e4 <MX_I2C2_Init+0x50>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80055c4:	4b07      	ldr	r3, [pc, #28]	; (80055e4 <MX_I2C2_Init+0x50>)
 80055c6:	2200      	movs	r2, #0
 80055c8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80055ca:	4b06      	ldr	r3, [pc, #24]	; (80055e4 <MX_I2C2_Init+0x50>)
 80055cc:	2200      	movs	r2, #0
 80055ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80055d0:	4804      	ldr	r0, [pc, #16]	; (80055e4 <MX_I2C2_Init+0x50>)
 80055d2:	f7fc fb3b 	bl	8001c4c <HAL_I2C_Init>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d001      	beq.n	80055e0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80055dc:	f000 f8e8 	bl	80057b0 <Error_Handler>
  }

}
 80055e0:	bf00      	nop
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	20000484 	.word	0x20000484
 80055e8:	40005800 	.word	0x40005800
 80055ec:	000186a0 	.word	0x000186a0

080055f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b08a      	sub	sp, #40	; 0x28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055f8:	f107 0314 	add.w	r3, r7, #20
 80055fc:	2200      	movs	r2, #0
 80055fe:	601a      	str	r2, [r3, #0]
 8005600:	605a      	str	r2, [r3, #4]
 8005602:	609a      	str	r2, [r3, #8]
 8005604:	60da      	str	r2, [r3, #12]
 8005606:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a19      	ldr	r2, [pc, #100]	; (8005674 <HAL_I2C_MspInit+0x84>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d12c      	bne.n	800566c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005612:	2300      	movs	r3, #0
 8005614:	613b      	str	r3, [r7, #16]
 8005616:	4a18      	ldr	r2, [pc, #96]	; (8005678 <HAL_I2C_MspInit+0x88>)
 8005618:	4b17      	ldr	r3, [pc, #92]	; (8005678 <HAL_I2C_MspInit+0x88>)
 800561a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800561c:	f043 0302 	orr.w	r3, r3, #2
 8005620:	6313      	str	r3, [r2, #48]	; 0x30
 8005622:	4b15      	ldr	r3, [pc, #84]	; (8005678 <HAL_I2C_MspInit+0x88>)
 8005624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	613b      	str	r3, [r7, #16]
 800562c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = SENSOR_SCL_Pin|SENSOR_SDA_Pin;
 800562e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005634:	2312      	movs	r3, #18
 8005636:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005638:	2301      	movs	r3, #1
 800563a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800563c:	2303      	movs	r3, #3
 800563e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005640:	2304      	movs	r3, #4
 8005642:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005644:	f107 0314 	add.w	r3, r7, #20
 8005648:	4619      	mov	r1, r3
 800564a:	480c      	ldr	r0, [pc, #48]	; (800567c <HAL_I2C_MspInit+0x8c>)
 800564c:	f7fc f93c 	bl	80018c8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005650:	2300      	movs	r3, #0
 8005652:	60fb      	str	r3, [r7, #12]
 8005654:	4a08      	ldr	r2, [pc, #32]	; (8005678 <HAL_I2C_MspInit+0x88>)
 8005656:	4b08      	ldr	r3, [pc, #32]	; (8005678 <HAL_I2C_MspInit+0x88>)
 8005658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800565e:	6413      	str	r3, [r2, #64]	; 0x40
 8005660:	4b05      	ldr	r3, [pc, #20]	; (8005678 <HAL_I2C_MspInit+0x88>)
 8005662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005664:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005668:	60fb      	str	r3, [r7, #12]
 800566a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800566c:	bf00      	nop
 800566e:	3728      	adds	r7, #40	; 0x28
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}
 8005674:	40005800 	.word	0x40005800
 8005678:	40023800 	.word	0x40023800
 800567c:	40020400 	.word	0x40020400

08005680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b092      	sub	sp, #72	; 0x48
 8005684:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005686:	f7fb fbe1 	bl	8000e4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800568a:	f000 f827 	bl	80056dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800568e:	f7ff fed7 	bl	8005440 <MX_GPIO_Init>
  MX_DMA_Init();
 8005692:	f7ff feb5 	bl	8005400 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8005696:	f000 faa1 	bl	8005bdc <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800569a:	f000 fa75 	bl	8005b88 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800569e:	f000 f961 	bl	8005964 <MX_TIM5_Init>
  MX_TIM6_Init();
 80056a2:	f000 f9b5 	bl	8005a10 <MX_TIM6_Init>
  MX_I2C2_Init();
 80056a6:	f7ff ff75 	bl	8005594 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
//  HAL_UART_Transmit_IT(&huart2,"hello",5);
  startHGCode(&htim6,&huart2,&hdma_usart2_rx);
 80056aa:	4a09      	ldr	r2, [pc, #36]	; (80056d0 <main+0x50>)
 80056ac:	4909      	ldr	r1, [pc, #36]	; (80056d4 <main+0x54>)
 80056ae:	480a      	ldr	r0, [pc, #40]	; (80056d8 <main+0x58>)
 80056b0:	f7fe fbc4 	bl	8003e3c <startHGCode>
  //STMotorInitHandler(&STMotorDevices[0],&htim5,TIM_CHANNEL_1,MOTOR_1_ENDSTOP_IRQN);
  //STMotorInitParam(&STMotorDevices[0],1000,400,MAX_SPEED,MIN_SPEED);

  STMotorGoRotation(&STMotorDevices[0],5);
 80056b4:	1d3b      	adds	r3, r7, #4
 80056b6:	ed9f 0b04 	vldr	d0, [pc, #16]	; 80056c8 <main+0x48>
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7ff fc32 	bl	8004f24 <STMotorGoRotation>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80056c0:	e7fe      	b.n	80056c0 <main+0x40>
 80056c2:	bf00      	nop
 80056c4:	f3af 8000 	nop.w
 80056c8:	00000000 	.word	0x00000000
 80056cc:	40140000 	.word	0x40140000
 80056d0:	20000550 	.word	0x20000550
 80056d4:	200005f0 	.word	0x200005f0
 80056d8:	20000514 	.word	0x20000514

080056dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b094      	sub	sp, #80	; 0x50
 80056e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80056e2:	f107 031c 	add.w	r3, r7, #28
 80056e6:	2234      	movs	r2, #52	; 0x34
 80056e8:	2100      	movs	r1, #0
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 fba6 	bl	8005e3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80056f0:	f107 0308 	add.w	r3, r7, #8
 80056f4:	2200      	movs	r2, #0
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	605a      	str	r2, [r3, #4]
 80056fa:	609a      	str	r2, [r3, #8]
 80056fc:	60da      	str	r2, [r3, #12]
 80056fe:	611a      	str	r2, [r3, #16]

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005700:	2300      	movs	r3, #0
 8005702:	607b      	str	r3, [r7, #4]
 8005704:	4a28      	ldr	r2, [pc, #160]	; (80057a8 <SystemClock_Config+0xcc>)
 8005706:	4b28      	ldr	r3, [pc, #160]	; (80057a8 <SystemClock_Config+0xcc>)
 8005708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800570e:	6413      	str	r3, [r2, #64]	; 0x40
 8005710:	4b25      	ldr	r3, [pc, #148]	; (80057a8 <SystemClock_Config+0xcc>)
 8005712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005714:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005718:	607b      	str	r3, [r7, #4]
 800571a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800571c:	2300      	movs	r3, #0
 800571e:	603b      	str	r3, [r7, #0]
 8005720:	4a22      	ldr	r2, [pc, #136]	; (80057ac <SystemClock_Config+0xd0>)
 8005722:	4b22      	ldr	r3, [pc, #136]	; (80057ac <SystemClock_Config+0xd0>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800572a:	6013      	str	r3, [r2, #0]
 800572c:	4b1f      	ldr	r3, [pc, #124]	; (80057ac <SystemClock_Config+0xd0>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005734:	603b      	str	r3, [r7, #0]
 8005736:	683b      	ldr	r3, [r7, #0]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005738:	2302      	movs	r3, #2
 800573a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800573c:	2301      	movs	r3, #1
 800573e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005740:	2310      	movs	r3, #16
 8005742:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005744:	2302      	movs	r3, #2
 8005746:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005748:	2300      	movs	r3, #0
 800574a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800574c:	2308      	movs	r3, #8
 800574e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 8005750:	2364      	movs	r3, #100	; 0x64
 8005752:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005754:	2302      	movs	r3, #2
 8005756:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8005758:	2304      	movs	r3, #4
 800575a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800575c:	2302      	movs	r3, #2
 800575e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005760:	f107 031c 	add.w	r3, r7, #28
 8005764:	4618      	mov	r0, r3
 8005766:	f7fc fd3f 	bl	80021e8 <HAL_RCC_OscConfig>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d001      	beq.n	8005774 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8005770:	f000 f81e 	bl	80057b0 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005774:	230f      	movs	r3, #15
 8005776:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005778:	2302      	movs	r3, #2
 800577a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800577c:	2300      	movs	r3, #0
 800577e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005780:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005784:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005786:	2300      	movs	r3, #0
 8005788:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800578a:	f107 0308 	add.w	r3, r7, #8
 800578e:	2103      	movs	r1, #3
 8005790:	4618      	mov	r0, r3
 8005792:	f7fc fb3b 	bl	8001e0c <HAL_RCC_ClockConfig>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d001      	beq.n	80057a0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800579c:	f000 f808 	bl	80057b0 <Error_Handler>
  }
}
 80057a0:	bf00      	nop
 80057a2:	3750      	adds	r7, #80	; 0x50
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	40023800 	.word	0x40023800
 80057ac:	40007000 	.word	0x40007000

080057b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80057b0:	b480      	push	{r7}
 80057b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80057b4:	bf00      	nop
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr
	...

080057c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b082      	sub	sp, #8
 80057c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057c6:	2300      	movs	r3, #0
 80057c8:	607b      	str	r3, [r7, #4]
 80057ca:	4a10      	ldr	r2, [pc, #64]	; (800580c <HAL_MspInit+0x4c>)
 80057cc:	4b0f      	ldr	r3, [pc, #60]	; (800580c <HAL_MspInit+0x4c>)
 80057ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80057d4:	6453      	str	r3, [r2, #68]	; 0x44
 80057d6:	4b0d      	ldr	r3, [pc, #52]	; (800580c <HAL_MspInit+0x4c>)
 80057d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057de:	607b      	str	r3, [r7, #4]
 80057e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80057e2:	2300      	movs	r3, #0
 80057e4:	603b      	str	r3, [r7, #0]
 80057e6:	4a09      	ldr	r2, [pc, #36]	; (800580c <HAL_MspInit+0x4c>)
 80057e8:	4b08      	ldr	r3, [pc, #32]	; (800580c <HAL_MspInit+0x4c>)
 80057ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057f0:	6413      	str	r3, [r2, #64]	; 0x40
 80057f2:	4b06      	ldr	r3, [pc, #24]	; (800580c <HAL_MspInit+0x4c>)
 80057f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057fa:	603b      	str	r3, [r7, #0]
 80057fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80057fe:	2007      	movs	r0, #7
 8005800:	f7fb fc7a 	bl	80010f8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005804:	bf00      	nop
 8005806:	3708      	adds	r7, #8
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}
 800580c:	40023800 	.word	0x40023800

08005810 <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
	PWMPulseInterruptHandle(htim);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f7ff fdcb 	bl	80053b4 <PWMPulseInterruptHandle>
}
 800581e:	bf00      	nop
 8005820:	3708      	adds	r7, #8
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}

08005826 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005826:	b480      	push	{r7}
 8005828:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800582a:	bf00      	nop
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005834:	b480      	push	{r7}
 8005836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005838:	e7fe      	b.n	8005838 <HardFault_Handler+0x4>

0800583a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800583a:	b480      	push	{r7}
 800583c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800583e:	e7fe      	b.n	800583e <MemManage_Handler+0x4>

08005840 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005840:	b480      	push	{r7}
 8005842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005844:	e7fe      	b.n	8005844 <BusFault_Handler+0x4>

08005846 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005846:	b480      	push	{r7}
 8005848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800584a:	e7fe      	b.n	800584a <UsageFault_Handler+0x4>

0800584c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800584c:	b480      	push	{r7}
 800584e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005850:	bf00      	nop
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr

0800585a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800585a:	b480      	push	{r7}
 800585c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800585e:	bf00      	nop
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005868:	b480      	push	{r7}
 800586a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800586c:	bf00      	nop
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr

08005876 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005876:	b580      	push	{r7, lr}
 8005878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800587a:	f7fb fb39 	bl	8000ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800587e:	bf00      	nop
 8005880:	bd80      	pop	{r7, pc}

08005882 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005882:	b580      	push	{r7, lr}
 8005884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	EXTInterruptHandle();
 8005886:	f7ff fda9 	bl	80053dc <EXTInterruptHandle>
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800588a:	2001      	movs	r0, #1
 800588c:	f7fc f9ba 	bl	8001c04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005890:	bf00      	nop
 8005892:	bd80      	pop	{r7, pc}

08005894 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8005898:	2008      	movs	r0, #8
 800589a:	f7fc f9b3 	bl	8001c04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800589e:	bf00      	nop
 80058a0:	bd80      	pop	{r7, pc}
	...

080058a4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80058a8:	4802      	ldr	r0, [pc, #8]	; (80058b4 <DMA1_Stream5_IRQHandler+0x10>)
 80058aa:	f7fb fda5 	bl	80013f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80058ae:	bf00      	nop
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	20000550 	.word	0x20000550

080058b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80058bc:	4802      	ldr	r0, [pc, #8]	; (80058c8 <USART2_IRQHandler+0x10>)
 80058be:	f7fd fdc3 	bl	8003448 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80058c2:	bf00      	nop
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	200005f0 	.word	0x200005f0

080058cc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80058d0:	4802      	ldr	r0, [pc, #8]	; (80058dc <TIM5_IRQHandler+0x10>)
 80058d2:	f7fd f839 	bl	8002948 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80058d6:	bf00      	nop
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	200004d8 	.word	0x200004d8

080058e0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC channel underrun error interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	DecodeTimerInterruptHandler();
 80058e4:	f7ff f90a 	bl	8004afc <DecodeTimerInterruptHandler>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80058e8:	4802      	ldr	r0, [pc, #8]	; (80058f4 <TIM6_DAC_IRQHandler+0x14>)
 80058ea:	f7fd f82d 	bl	8002948 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80058ee:	bf00      	nop
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	20000514 	.word	0x20000514

080058f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80058f8:	b480      	push	{r7}
 80058fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80058fc:	4a16      	ldr	r2, [pc, #88]	; (8005958 <SystemInit+0x60>)
 80058fe:	4b16      	ldr	r3, [pc, #88]	; (8005958 <SystemInit+0x60>)
 8005900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005904:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005908:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800590c:	4a13      	ldr	r2, [pc, #76]	; (800595c <SystemInit+0x64>)
 800590e:	4b13      	ldr	r3, [pc, #76]	; (800595c <SystemInit+0x64>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f043 0301 	orr.w	r3, r3, #1
 8005916:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005918:	4b10      	ldr	r3, [pc, #64]	; (800595c <SystemInit+0x64>)
 800591a:	2200      	movs	r2, #0
 800591c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800591e:	4a0f      	ldr	r2, [pc, #60]	; (800595c <SystemInit+0x64>)
 8005920:	4b0e      	ldr	r3, [pc, #56]	; (800595c <SystemInit+0x64>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005928:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800592c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800592e:	4b0b      	ldr	r3, [pc, #44]	; (800595c <SystemInit+0x64>)
 8005930:	4a0b      	ldr	r2, [pc, #44]	; (8005960 <SystemInit+0x68>)
 8005932:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005934:	4a09      	ldr	r2, [pc, #36]	; (800595c <SystemInit+0x64>)
 8005936:	4b09      	ldr	r3, [pc, #36]	; (800595c <SystemInit+0x64>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800593e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005940:	4b06      	ldr	r3, [pc, #24]	; (800595c <SystemInit+0x64>)
 8005942:	2200      	movs	r2, #0
 8005944:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005946:	4b04      	ldr	r3, [pc, #16]	; (8005958 <SystemInit+0x60>)
 8005948:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800594c:	609a      	str	r2, [r3, #8]
#endif
}
 800594e:	bf00      	nop
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr
 8005958:	e000ed00 	.word	0xe000ed00
 800595c:	40023800 	.word	0x40023800
 8005960:	24003010 	.word	0x24003010

08005964 <MX_TIM5_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b08a      	sub	sp, #40	; 0x28
 8005968:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800596a:	f107 0320 	add.w	r3, r7, #32
 800596e:	2200      	movs	r2, #0
 8005970:	601a      	str	r2, [r3, #0]
 8005972:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005974:	1d3b      	adds	r3, r7, #4
 8005976:	2200      	movs	r2, #0
 8005978:	601a      	str	r2, [r3, #0]
 800597a:	605a      	str	r2, [r3, #4]
 800597c:	609a      	str	r2, [r3, #8]
 800597e:	60da      	str	r2, [r3, #12]
 8005980:	611a      	str	r2, [r3, #16]
 8005982:	615a      	str	r2, [r3, #20]
 8005984:	619a      	str	r2, [r3, #24]

  htim5.Instance = TIM5;
 8005986:	4b20      	ldr	r3, [pc, #128]	; (8005a08 <MX_TIM5_Init+0xa4>)
 8005988:	4a20      	ldr	r2, [pc, #128]	; (8005a0c <MX_TIM5_Init+0xa8>)
 800598a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1024-1;
 800598c:	4b1e      	ldr	r3, [pc, #120]	; (8005a08 <MX_TIM5_Init+0xa4>)
 800598e:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8005992:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005994:	4b1c      	ldr	r3, [pc, #112]	; (8005a08 <MX_TIM5_Init+0xa4>)
 8005996:	2200      	movs	r2, #0
 8005998:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 800599a:	4b1b      	ldr	r3, [pc, #108]	; (8005a08 <MX_TIM5_Init+0xa4>)
 800599c:	2200      	movs	r2, #0
 800599e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059a0:	4b19      	ldr	r3, [pc, #100]	; (8005a08 <MX_TIM5_Init+0xa4>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80059a6:	4818      	ldr	r0, [pc, #96]	; (8005a08 <MX_TIM5_Init+0xa4>)
 80059a8:	f7fc fea6 	bl	80026f8 <HAL_TIM_PWM_Init>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d001      	beq.n	80059b6 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80059b2:	f7ff fefd 	bl	80057b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059b6:	2300      	movs	r3, #0
 80059b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059ba:	2300      	movs	r3, #0
 80059bc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80059be:	f107 0320 	add.w	r3, r7, #32
 80059c2:	4619      	mov	r1, r3
 80059c4:	4810      	ldr	r0, [pc, #64]	; (8005a08 <MX_TIM5_Init+0xa4>)
 80059c6:	f7fd fbd3 	bl	8003170 <HAL_TIMEx_MasterConfigSynchronization>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d001      	beq.n	80059d4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80059d0:	f7ff feee 	bl	80057b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80059d4:	2360      	movs	r3, #96	; 0x60
 80059d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80059d8:	2300      	movs	r3, #0
 80059da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80059dc:	2300      	movs	r3, #0
 80059de:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80059e0:	2300      	movs	r3, #0
 80059e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80059e4:	1d3b      	adds	r3, r7, #4
 80059e6:	2200      	movs	r2, #0
 80059e8:	4619      	mov	r1, r3
 80059ea:	4807      	ldr	r0, [pc, #28]	; (8005a08 <MX_TIM5_Init+0xa4>)
 80059ec:	f7fd f8b4 	bl	8002b58 <HAL_TIM_PWM_ConfigChannel>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d001      	beq.n	80059fa <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 80059f6:	f7ff fedb 	bl	80057b0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim5);
 80059fa:	4803      	ldr	r0, [pc, #12]	; (8005a08 <MX_TIM5_Init+0xa4>)
 80059fc:	f000 f88a 	bl	8005b14 <HAL_TIM_MspPostInit>

}
 8005a00:	bf00      	nop
 8005a02:	3728      	adds	r7, #40	; 0x28
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	200004d8 	.word	0x200004d8
 8005a0c:	40000c00 	.word	0x40000c00

08005a10 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a16:	463b      	mov	r3, r7
 8005a18:	2200      	movs	r2, #0
 8005a1a:	601a      	str	r2, [r3, #0]
 8005a1c:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 8005a1e:	4b13      	ldr	r3, [pc, #76]	; (8005a6c <MX_TIM6_Init+0x5c>)
 8005a20:	4a13      	ldr	r2, [pc, #76]	; (8005a70 <MX_TIM6_Init+0x60>)
 8005a22:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 50000;
 8005a24:	4b11      	ldr	r3, [pc, #68]	; (8005a6c <MX_TIM6_Init+0x5c>)
 8005a26:	f24c 3250 	movw	r2, #50000	; 0xc350
 8005a2a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a2c:	4b0f      	ldr	r3, [pc, #60]	; (8005a6c <MX_TIM6_Init+0x5c>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 200-1;
 8005a32:	4b0e      	ldr	r3, [pc, #56]	; (8005a6c <MX_TIM6_Init+0x5c>)
 8005a34:	22c7      	movs	r2, #199	; 0xc7
 8005a36:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005a38:	480c      	ldr	r0, [pc, #48]	; (8005a6c <MX_TIM6_Init+0x5c>)
 8005a3a:	f7fc fe17 	bl	800266c <HAL_TIM_Base_Init>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d001      	beq.n	8005a48 <MX_TIM6_Init+0x38>
  {
    Error_Handler();
 8005a44:	f7ff feb4 	bl	80057b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005a50:	463b      	mov	r3, r7
 8005a52:	4619      	mov	r1, r3
 8005a54:	4805      	ldr	r0, [pc, #20]	; (8005a6c <MX_TIM6_Init+0x5c>)
 8005a56:	f7fd fb8b 	bl	8003170 <HAL_TIMEx_MasterConfigSynchronization>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d001      	beq.n	8005a64 <MX_TIM6_Init+0x54>
  {
    Error_Handler();
 8005a60:	f7ff fea6 	bl	80057b0 <Error_Handler>
  }

}
 8005a64:	bf00      	nop
 8005a66:	3708      	adds	r7, #8
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	20000514 	.word	0x20000514
 8005a70:	40001000 	.word	0x40001000

08005a74 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM5)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a0e      	ldr	r2, [pc, #56]	; (8005abc <HAL_TIM_PWM_MspInit+0x48>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d115      	bne.n	8005ab2 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005a86:	2300      	movs	r3, #0
 8005a88:	60fb      	str	r3, [r7, #12]
 8005a8a:	4a0d      	ldr	r2, [pc, #52]	; (8005ac0 <HAL_TIM_PWM_MspInit+0x4c>)
 8005a8c:	4b0c      	ldr	r3, [pc, #48]	; (8005ac0 <HAL_TIM_PWM_MspInit+0x4c>)
 8005a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a90:	f043 0308 	orr.w	r3, r3, #8
 8005a94:	6413      	str	r3, [r2, #64]	; 0x40
 8005a96:	4b0a      	ldr	r3, [pc, #40]	; (8005ac0 <HAL_TIM_PWM_MspInit+0x4c>)
 8005a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9a:	f003 0308 	and.w	r3, r3, #8
 8005a9e:	60fb      	str	r3, [r7, #12]
 8005aa0:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	2032      	movs	r0, #50	; 0x32
 8005aa8:	f7fb fb31 	bl	800110e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005aac:	2032      	movs	r0, #50	; 0x32
 8005aae:	f7fb fb4a 	bl	8001146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8005ab2:	bf00      	nop
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	40000c00 	.word	0x40000c00
 8005ac0:	40023800 	.word	0x40023800

08005ac4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a0e      	ldr	r2, [pc, #56]	; (8005b0c <HAL_TIM_Base_MspInit+0x48>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d115      	bne.n	8005b02 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	60fb      	str	r3, [r7, #12]
 8005ada:	4a0d      	ldr	r2, [pc, #52]	; (8005b10 <HAL_TIM_Base_MspInit+0x4c>)
 8005adc:	4b0c      	ldr	r3, [pc, #48]	; (8005b10 <HAL_TIM_Base_MspInit+0x4c>)
 8005ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae0:	f043 0310 	orr.w	r3, r3, #16
 8005ae4:	6413      	str	r3, [r2, #64]	; 0x40
 8005ae6:	4b0a      	ldr	r3, [pc, #40]	; (8005b10 <HAL_TIM_Base_MspInit+0x4c>)
 8005ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aea:	f003 0310 	and.w	r3, r3, #16
 8005aee:	60fb      	str	r3, [r7, #12]
 8005af0:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005af2:	2200      	movs	r2, #0
 8005af4:	2100      	movs	r1, #0
 8005af6:	2036      	movs	r0, #54	; 0x36
 8005af8:	f7fb fb09 	bl	800110e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005afc:	2036      	movs	r0, #54	; 0x36
 8005afe:	f7fb fb22 	bl	8001146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8005b02:	bf00      	nop
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
 8005b0a:	bf00      	nop
 8005b0c:	40001000 	.word	0x40001000
 8005b10:	40023800 	.word	0x40023800

08005b14 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b088      	sub	sp, #32
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b1c:	f107 030c 	add.w	r3, r7, #12
 8005b20:	2200      	movs	r2, #0
 8005b22:	601a      	str	r2, [r3, #0]
 8005b24:	605a      	str	r2, [r3, #4]
 8005b26:	609a      	str	r2, [r3, #8]
 8005b28:	60da      	str	r2, [r3, #12]
 8005b2a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a12      	ldr	r2, [pc, #72]	; (8005b7c <HAL_TIM_MspPostInit+0x68>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d11d      	bne.n	8005b72 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b36:	2300      	movs	r3, #0
 8005b38:	60bb      	str	r3, [r7, #8]
 8005b3a:	4a11      	ldr	r2, [pc, #68]	; (8005b80 <HAL_TIM_MspPostInit+0x6c>)
 8005b3c:	4b10      	ldr	r3, [pc, #64]	; (8005b80 <HAL_TIM_MspPostInit+0x6c>)
 8005b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b40:	f043 0301 	orr.w	r3, r3, #1
 8005b44:	6313      	str	r3, [r2, #48]	; 0x30
 8005b46:	4b0e      	ldr	r3, [pc, #56]	; (8005b80 <HAL_TIM_MspPostInit+0x6c>)
 8005b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4a:	f003 0301 	and.w	r3, r3, #1
 8005b4e:	60bb      	str	r3, [r7, #8]
 8005b50:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration    
    PA0-WKUP     ------> TIM5_CH1 
    */
    GPIO_InitStruct.Pin = MOTOR_STEP_1_Pin;
 8005b52:	2301      	movs	r3, #1
 8005b54:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b56:	2302      	movs	r3, #2
 8005b58:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8005b62:	2302      	movs	r3, #2
 8005b64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOTOR_STEP_1_GPIO_Port, &GPIO_InitStruct);
 8005b66:	f107 030c 	add.w	r3, r7, #12
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	4805      	ldr	r0, [pc, #20]	; (8005b84 <HAL_TIM_MspPostInit+0x70>)
 8005b6e:	f7fb feab 	bl	80018c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8005b72:	bf00      	nop
 8005b74:	3720      	adds	r7, #32
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	40000c00 	.word	0x40000c00
 8005b80:	40023800 	.word	0x40023800
 8005b84:	40020000 	.word	0x40020000

08005b88 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8005b8c:	4b11      	ldr	r3, [pc, #68]	; (8005bd4 <MX_USART1_UART_Init+0x4c>)
 8005b8e:	4a12      	ldr	r2, [pc, #72]	; (8005bd8 <MX_USART1_UART_Init+0x50>)
 8005b90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005b92:	4b10      	ldr	r3, [pc, #64]	; (8005bd4 <MX_USART1_UART_Init+0x4c>)
 8005b94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005b98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005b9a:	4b0e      	ldr	r3, [pc, #56]	; (8005bd4 <MX_USART1_UART_Init+0x4c>)
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005ba0:	4b0c      	ldr	r3, [pc, #48]	; (8005bd4 <MX_USART1_UART_Init+0x4c>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005ba6:	4b0b      	ldr	r3, [pc, #44]	; (8005bd4 <MX_USART1_UART_Init+0x4c>)
 8005ba8:	2200      	movs	r2, #0
 8005baa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005bac:	4b09      	ldr	r3, [pc, #36]	; (8005bd4 <MX_USART1_UART_Init+0x4c>)
 8005bae:	220c      	movs	r2, #12
 8005bb0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005bb2:	4b08      	ldr	r3, [pc, #32]	; (8005bd4 <MX_USART1_UART_Init+0x4c>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005bb8:	4b06      	ldr	r3, [pc, #24]	; (8005bd4 <MX_USART1_UART_Init+0x4c>)
 8005bba:	2200      	movs	r2, #0
 8005bbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005bbe:	4805      	ldr	r0, [pc, #20]	; (8005bd4 <MX_USART1_UART_Init+0x4c>)
 8005bc0:	f7fd fb2f 	bl	8003222 <HAL_UART_Init>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d001      	beq.n	8005bce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005bca:	f7ff fdf1 	bl	80057b0 <Error_Handler>
  }

}
 8005bce:	bf00      	nop
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	200005b0 	.word	0x200005b0
 8005bd8:	40011000 	.word	0x40011000

08005bdc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005be0:	4b11      	ldr	r3, [pc, #68]	; (8005c28 <MX_USART2_UART_Init+0x4c>)
 8005be2:	4a12      	ldr	r2, [pc, #72]	; (8005c2c <MX_USART2_UART_Init+0x50>)
 8005be4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005be6:	4b10      	ldr	r3, [pc, #64]	; (8005c28 <MX_USART2_UART_Init+0x4c>)
 8005be8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005bec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005bee:	4b0e      	ldr	r3, [pc, #56]	; (8005c28 <MX_USART2_UART_Init+0x4c>)
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005bf4:	4b0c      	ldr	r3, [pc, #48]	; (8005c28 <MX_USART2_UART_Init+0x4c>)
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005bfa:	4b0b      	ldr	r3, [pc, #44]	; (8005c28 <MX_USART2_UART_Init+0x4c>)
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005c00:	4b09      	ldr	r3, [pc, #36]	; (8005c28 <MX_USART2_UART_Init+0x4c>)
 8005c02:	220c      	movs	r2, #12
 8005c04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c06:	4b08      	ldr	r3, [pc, #32]	; (8005c28 <MX_USART2_UART_Init+0x4c>)
 8005c08:	2200      	movs	r2, #0
 8005c0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c0c:	4b06      	ldr	r3, [pc, #24]	; (8005c28 <MX_USART2_UART_Init+0x4c>)
 8005c0e:	2200      	movs	r2, #0
 8005c10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005c12:	4805      	ldr	r0, [pc, #20]	; (8005c28 <MX_USART2_UART_Init+0x4c>)
 8005c14:	f7fd fb05 	bl	8003222 <HAL_UART_Init>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d001      	beq.n	8005c22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005c1e:	f7ff fdc7 	bl	80057b0 <Error_Handler>
  }

}
 8005c22:	bf00      	nop
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	200005f0 	.word	0x200005f0
 8005c2c:	40004400 	.word	0x40004400

08005c30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b08c      	sub	sp, #48	; 0x30
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c38:	f107 031c 	add.w	r3, r7, #28
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	601a      	str	r2, [r3, #0]
 8005c40:	605a      	str	r2, [r3, #4]
 8005c42:	609a      	str	r2, [r3, #8]
 8005c44:	60da      	str	r2, [r3, #12]
 8005c46:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a4d      	ldr	r2, [pc, #308]	; (8005d84 <HAL_UART_MspInit+0x154>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d12c      	bne.n	8005cac <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005c52:	2300      	movs	r3, #0
 8005c54:	61bb      	str	r3, [r7, #24]
 8005c56:	4a4c      	ldr	r2, [pc, #304]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005c58:	4b4b      	ldr	r3, [pc, #300]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c5c:	f043 0310 	orr.w	r3, r3, #16
 8005c60:	6453      	str	r3, [r2, #68]	; 0x44
 8005c62:	4b49      	ldr	r3, [pc, #292]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c66:	f003 0310 	and.w	r3, r3, #16
 8005c6a:	61bb      	str	r3, [r7, #24]
 8005c6c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c6e:	2300      	movs	r3, #0
 8005c70:	617b      	str	r3, [r7, #20]
 8005c72:	4a45      	ldr	r2, [pc, #276]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005c74:	4b44      	ldr	r3, [pc, #272]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c78:	f043 0302 	orr.w	r3, r3, #2
 8005c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8005c7e:	4b42      	ldr	r3, [pc, #264]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	617b      	str	r3, [r7, #20]
 8005c88:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = DEBUG_LOG_SERIAL_TX_Pin|DEBUG_LOG_SERIAL_RX_Pin;
 8005c8a:	23c0      	movs	r3, #192	; 0xc0
 8005c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c8e:	2302      	movs	r3, #2
 8005c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005c92:	2301      	movs	r3, #1
 8005c94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c96:	2303      	movs	r3, #3
 8005c98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005c9a:	2307      	movs	r3, #7
 8005c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c9e:	f107 031c 	add.w	r3, r7, #28
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	4839      	ldr	r0, [pc, #228]	; (8005d8c <HAL_UART_MspInit+0x15c>)
 8005ca6:	f7fb fe0f 	bl	80018c8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005caa:	e067      	b.n	8005d7c <HAL_UART_MspInit+0x14c>
  else if(uartHandle->Instance==USART2)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a37      	ldr	r2, [pc, #220]	; (8005d90 <HAL_UART_MspInit+0x160>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d162      	bne.n	8005d7c <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	613b      	str	r3, [r7, #16]
 8005cba:	4a33      	ldr	r2, [pc, #204]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005cbc:	4b32      	ldr	r3, [pc, #200]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8005cc6:	4b30      	ldr	r3, [pc, #192]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cce:	613b      	str	r3, [r7, #16]
 8005cd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	60fb      	str	r3, [r7, #12]
 8005cd6:	4a2c      	ldr	r2, [pc, #176]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005cd8:	4b2b      	ldr	r3, [pc, #172]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cdc:	f043 0301 	orr.w	r3, r3, #1
 8005ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8005ce2:	4b29      	ldr	r3, [pc, #164]	; (8005d88 <HAL_UART_MspInit+0x158>)
 8005ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce6:	f003 0301 	and.w	r3, r3, #1
 8005cea:	60fb      	str	r3, [r7, #12]
 8005cec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005cee:	230c      	movs	r3, #12
 8005cf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cf2:	2302      	movs	r3, #2
 8005cf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005cfe:	2307      	movs	r3, #7
 8005d00:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d02:	f107 031c 	add.w	r3, r7, #28
 8005d06:	4619      	mov	r1, r3
 8005d08:	4822      	ldr	r0, [pc, #136]	; (8005d94 <HAL_UART_MspInit+0x164>)
 8005d0a:	f7fb fddd 	bl	80018c8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005d0e:	4b22      	ldr	r3, [pc, #136]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d10:	4a22      	ldr	r2, [pc, #136]	; (8005d9c <HAL_UART_MspInit+0x16c>)
 8005d12:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8005d14:	4b20      	ldr	r3, [pc, #128]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005d1a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005d1c:	4b1e      	ldr	r3, [pc, #120]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d1e:	2200      	movs	r2, #0
 8005d20:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d22:	4b1d      	ldr	r3, [pc, #116]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d24:	2200      	movs	r2, #0
 8005d26:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005d28:	4b1b      	ldr	r3, [pc, #108]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005d2e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005d30:	4b19      	ldr	r3, [pc, #100]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d32:	2200      	movs	r2, #0
 8005d34:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005d36:	4b18      	ldr	r3, [pc, #96]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d38:	2200      	movs	r2, #0
 8005d3a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8005d3c:	4b16      	ldr	r3, [pc, #88]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d42:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005d44:	4b14      	ldr	r3, [pc, #80]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d46:	2200      	movs	r2, #0
 8005d48:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005d4a:	4b13      	ldr	r3, [pc, #76]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005d50:	4811      	ldr	r0, [pc, #68]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d52:	f7fb fa21 	bl	8001198 <HAL_DMA_Init>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <HAL_UART_MspInit+0x130>
      Error_Handler();
 8005d5c:	f7ff fd28 	bl	80057b0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a0d      	ldr	r2, [pc, #52]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d64:	635a      	str	r2, [r3, #52]	; 0x34
 8005d66:	4a0c      	ldr	r2, [pc, #48]	; (8005d98 <HAL_UART_MspInit+0x168>)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	2100      	movs	r1, #0
 8005d70:	2026      	movs	r0, #38	; 0x26
 8005d72:	f7fb f9cc 	bl	800110e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005d76:	2026      	movs	r0, #38	; 0x26
 8005d78:	f7fb f9e5 	bl	8001146 <HAL_NVIC_EnableIRQ>
}
 8005d7c:	bf00      	nop
 8005d7e:	3730      	adds	r7, #48	; 0x30
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}
 8005d84:	40011000 	.word	0x40011000
 8005d88:	40023800 	.word	0x40023800
 8005d8c:	40020400 	.word	0x40020400
 8005d90:	40004400 	.word	0x40004400
 8005d94:	40020000 	.word	0x40020000
 8005d98:	20000550 	.word	0x20000550
 8005d9c:	40026088 	.word	0x40026088

08005da0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8005da0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005dd8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8005da4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005da6:	e003      	b.n	8005db0 <LoopCopyDataInit>

08005da8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005da8:	4b0c      	ldr	r3, [pc, #48]	; (8005ddc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005daa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005dac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005dae:	3104      	adds	r1, #4

08005db0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005db0:	480b      	ldr	r0, [pc, #44]	; (8005de0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005db2:	4b0c      	ldr	r3, [pc, #48]	; (8005de4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005db4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005db6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005db8:	d3f6      	bcc.n	8005da8 <CopyDataInit>
  ldr  r2, =_sbss
 8005dba:	4a0b      	ldr	r2, [pc, #44]	; (8005de8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005dbc:	e002      	b.n	8005dc4 <LoopFillZerobss>

08005dbe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8005dbe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005dc0:	f842 3b04 	str.w	r3, [r2], #4

08005dc4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005dc4:	4b09      	ldr	r3, [pc, #36]	; (8005dec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005dc6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005dc8:	d3f9      	bcc.n	8005dbe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005dca:	f7ff fd95 	bl	80058f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005dce:	f000 f811 	bl	8005df4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005dd2:	f7ff fc55 	bl	8005680 <main>
  bx  lr    
 8005dd6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8005dd8:	20008000 	.word	0x20008000
  ldr  r3, =_sidata
 8005ddc:	08005f34 	.word	0x08005f34
  ldr  r0, =_sdata
 8005de0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005de4:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 8005de8:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 8005dec:	20000630 	.word	0x20000630

08005df0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005df0:	e7fe      	b.n	8005df0 <ADC_IRQHandler>
	...

08005df4 <__libc_init_array>:
 8005df4:	b570      	push	{r4, r5, r6, lr}
 8005df6:	4e0d      	ldr	r6, [pc, #52]	; (8005e2c <__libc_init_array+0x38>)
 8005df8:	4c0d      	ldr	r4, [pc, #52]	; (8005e30 <__libc_init_array+0x3c>)
 8005dfa:	1ba4      	subs	r4, r4, r6
 8005dfc:	10a4      	asrs	r4, r4, #2
 8005dfe:	2500      	movs	r5, #0
 8005e00:	42a5      	cmp	r5, r4
 8005e02:	d109      	bne.n	8005e18 <__libc_init_array+0x24>
 8005e04:	4e0b      	ldr	r6, [pc, #44]	; (8005e34 <__libc_init_array+0x40>)
 8005e06:	4c0c      	ldr	r4, [pc, #48]	; (8005e38 <__libc_init_array+0x44>)
 8005e08:	f000 f820 	bl	8005e4c <_init>
 8005e0c:	1ba4      	subs	r4, r4, r6
 8005e0e:	10a4      	asrs	r4, r4, #2
 8005e10:	2500      	movs	r5, #0
 8005e12:	42a5      	cmp	r5, r4
 8005e14:	d105      	bne.n	8005e22 <__libc_init_array+0x2e>
 8005e16:	bd70      	pop	{r4, r5, r6, pc}
 8005e18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e1c:	4798      	blx	r3
 8005e1e:	3501      	adds	r5, #1
 8005e20:	e7ee      	b.n	8005e00 <__libc_init_array+0xc>
 8005e22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e26:	4798      	blx	r3
 8005e28:	3501      	adds	r5, #1
 8005e2a:	e7f2      	b.n	8005e12 <__libc_init_array+0x1e>
 8005e2c:	08005f2c 	.word	0x08005f2c
 8005e30:	08005f2c 	.word	0x08005f2c
 8005e34:	08005f2c 	.word	0x08005f2c
 8005e38:	08005f30 	.word	0x08005f30

08005e3c <memset>:
 8005e3c:	4402      	add	r2, r0
 8005e3e:	4603      	mov	r3, r0
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d100      	bne.n	8005e46 <memset+0xa>
 8005e44:	4770      	bx	lr
 8005e46:	f803 1b01 	strb.w	r1, [r3], #1
 8005e4a:	e7f9      	b.n	8005e40 <memset+0x4>

08005e4c <_init>:
 8005e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e4e:	bf00      	nop
 8005e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e52:	bc08      	pop	{r3}
 8005e54:	469e      	mov	lr, r3
 8005e56:	4770      	bx	lr

08005e58 <_fini>:
 8005e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e5a:	bf00      	nop
 8005e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e5e:	bc08      	pop	{r3}
 8005e60:	469e      	mov	lr, r3
 8005e62:	4770      	bx	lr
