
*** Running vivado
    with args -log design_3_axi4_lite_register_m_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_axi4_lite_register_m_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_3_axi4_lite_register_m_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_3_axi4_lite_register_m_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 823.023 ; gain = 234.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_3_axi4_lite_register_m_0_0' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_axi4_lite_register_m_0_0/synth/design_3_axi4_lite_register_m_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_register_module' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ipshared/c04c/axi4_lite_register_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite_register_module' (1#1) [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ipshared/c04c/axi4_lite_register_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_3_axi4_lite_register_m_0_0' (2#1) [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_axi4_lite_register_m_0_0/synth/design_3_axi4_lite_register_m_0_0.v:58]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[3]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_bready
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 900.059 ; gain = 311.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 902.422 ; gain = 313.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 902.422 ; gain = 313.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 902.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1016.973 ; gain = 0.051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1016.973 ; gain = 428.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1016.973 ; gain = 428.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1016.973 ; gain = 428.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1016.973 ; gain = 428.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 46    
	   2 Input      1 Bit        Muxes := 62    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi4_lite_register_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 46    
	   2 Input      1 Bit        Muxes := 62    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[3]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_bready
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1016.973 ; gain = 428.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 1016.973 ; gain = 428.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 1016.973 ; gain = 428.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:27 . Memory (MB): peak = 1016.973 ; gain = 428.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 1017.141 ; gain = 428.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 1017.141 ; gain = 428.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 1017.141 ; gain = 428.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 1017.141 ; gain = 428.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:41 . Memory (MB): peak = 1017.141 ; gain = 428.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:41 . Memory (MB): peak = 1017.141 ; gain = 428.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     4|
|3     |LUT3  |    74|
|4     |LUT4  |    51|
|5     |LUT5  |   358|
|6     |LUT6  |   397|
|7     |MUXF7 |    64|
|8     |MUXF8 |    32|
|9     |FDRE  |   688|
|10    |FDSE  |    11|
+------+------+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |  1680|
|2     |  inst   |axi4_lite_register_module |  1680|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:41 . Memory (MB): peak = 1017.141 ; gain = 428.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:35 . Memory (MB): peak = 1017.141 ; gain = 313.633
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:42 . Memory (MB): peak = 1017.141 ; gain = 428.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1017.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_3_axi4_lite_register_m_0_0' is not ideal for floorplanning, since the cellview 'axi4_lite_register_module' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:59 . Memory (MB): peak = 1021.406 ; gain = 709.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.runs/design_3_axi4_lite_register_m_0_0_synth_1/design_3_axi4_lite_register_m_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_3_axi4_lite_register_m_0_0, cache-ID = ca47fdd2c3d9a780
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.runs/design_3_axi4_lite_register_m_0_0_synth_1/design_3_axi4_lite_register_m_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_axi4_lite_register_m_0_0_utilization_synth.rpt -pb design_3_axi4_lite_register_m_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 14:21:37 2024...
