5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (rassign2.vcd) 2 -o (rassign2.cdd) 2 -v (rassign2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 rassign2.v 9 26 1
2 1 0 11 8000b 1 21004 0 0 1 16 0 0
2 2 1 11 40004 0 1410 0 0 1 1 a
2 3 48 11 4000b 1 16 1 2
2 4 3d 13 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 3 11 4 7 0 0 3
4 4 13 8 1 0 0 4
3 1 main.$u0 "main.$u0" 0 rassign2.v 0 15 1
2 5 0 14 a000d 1 21008 0 0 1 16 1 0
2 6 0 14 60008 0 1010 0 0 64 20 1 1.0
2 7 2c 14 50008 0 9028 6 0 1 18 0 1 0 0 0 0
2 8 56 14 5000d 1 1010 5 7 1 18 0 1 0 0 0 0
2 9 1 14 10001 0 1410 0 0 1 1 a
2 10 55 14 1000d 2 12 8 9
4 10 14 1 11 0 0 10
3 1 main.$u1 "main.$u1" 0 rassign2.v 0 24 1
