#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a018d43de0 .scope module, "topTB" "topTB" 2 186;
 .timescale 0 0;
v000001a018db8ce0_0 .net "N", 0 0, v000001a018d5e190_0;  1 drivers
v000001a018db8240_0 .var "St", 0 0;
v000001a018db8d80_0 .net "V", 0 0, v000001a018d5e230_0;  1 drivers
v000001a018db9000_0 .net "Z", 0 0, v000001a018d5e050_0;  1 drivers
v000001a018db8ec0_0 .net "eightBitDifference", 7 0, v000001a018d5eeb0_0;  1 drivers
v000001a018db90a0_0 .var "eightBitMinuend", 7 0;
v000001a018db8880_0 .var "eightBitSubtrahend", 7 0;
S_000001a018d44230 .scope module, "UUT" "top" 2 194, 2 115 0, S_000001a018d43de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "St";
    .port_info 1 /INPUT 8 "eightBitMinuend";
    .port_info 2 /INPUT 8 "eightBitSubtrahend";
    .port_info 3 /OUTPUT 8 "eightBitDifference";
    .port_info 4 /OUTPUT 1 "StatusRegZ";
    .port_info 5 /OUTPUT 1 "StatusRegN";
    .port_info 6 /OUTPUT 1 "StatusRegV";
v000001a018db81a0_0 .net "Bin", 0 0, v000001a018d5ee10_0;  1 drivers
v000001a018db7980_0 .net "Bout", 0 0, L_000001a018dba680;  1 drivers
v000001a018db8e20_0 .var "CLK", 0 0;
v000001a018db7f20_0 .var "LAccumulator", 0 0;
v000001a018db7fc0_0 .var "LSubtrahend", 0 0;
v000001a018db82e0_0 .var "PoutE", 0 0;
v000001a018db93c0_0 .var "R", 0 0;
v000001a018db8c40_0 .net "Si", 0 0, L_000001a018d54ef0;  1 drivers
v000001a018db91e0_0 .net "St", 0 0, v000001a018db8240_0;  1 drivers
v000001a018db9460_0 .net "StatusRegN", 0 0, v000001a018d5e190_0;  alias, 1 drivers
v000001a018db9500_0 .net "StatusRegV", 0 0, v000001a018d5e230_0;  alias, 1 drivers
v000001a018db9640_0 .net "StatusRegZ", 0 0, v000001a018d5e050_0;  alias, 1 drivers
v000001a018db9780_0 .net "eightBitDifference", 7 0, v000001a018d5eeb0_0;  alias, 1 drivers
v000001a018db84c0_0 .net "eightBitMinuend", 7 0, v000001a018db90a0_0;  1 drivers
v000001a018db8600_0 .net "eightBitSubtrahend", 7 0, v000001a018db8880_0;  1 drivers
v000001a018db96e0_0 .net "minuend", 0 0, v000001a018d5ed70_0;  1 drivers
v000001a018db7a20_0 .net "subtrahend", 0 0, v000001a018db9320_0;  1 drivers
S_000001a018d44690 .scope module, "accumulatorReg" "accumulator_shift_reg" 2 131, 2 2 0, S_000001a018d44230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Si";
    .port_info 2 /INPUT 1 "L";
    .port_info 3 /INPUT 8 "Load";
    .port_info 4 /INPUT 1 "PoutE";
    .port_info 5 /OUTPUT 1 "Sout";
    .port_info 6 /OUTPUT 8 "Pout";
v000001a018d5e910_0 .net "CLK", 0 0, v000001a018db8e20_0;  1 drivers
v000001a018d5e410_0 .net "L", 0 0, v000001a018db7f20_0;  1 drivers
v000001a018d5e0f0_0 .net "Load", 7 0, v000001a018db90a0_0;  alias, 1 drivers
v000001a018d5eeb0_0 .var "Pout", 7 0;
v000001a018d5e550_0 .net "PoutE", 0 0, v000001a018db82e0_0;  1 drivers
v000001a018d5dfb0_0 .net "Si", 0 0, L_000001a018d54ef0;  alias, 1 drivers
v000001a018d5ed70_0 .var "Sout", 0 0;
v000001a018d5ecd0_0 .var "accumulator", 7 0;
E_000001a018d3eb20 .event negedge, v000001a018d5e910_0;
E_000001a018d3eca0 .event posedge, v000001a018d5e910_0;
E_000001a018d3e120 .event anyedge, v000001a018d5e910_0;
S_000001a018d51010 .scope module, "flipflop" "borrow_flipflop" 2 146, 2 63 0, S_000001a018d44230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /OUTPUT 1 "Q";
v000001a018d5e9b0_0 .net "CLK", 0 0, v000001a018db8e20_0;  alias, 1 drivers
v000001a018d5e4b0_0 .net "D", 0 0, L_000001a018dba680;  alias, 1 drivers
v000001a018d5ee10_0 .var "Q", 0 0;
v000001a018d5e5f0_0 .net "R", 0 0, v000001a018db93c0_0;  1 drivers
S_000001a018d511a0 .scope module, "register" "status_register" 2 154, 2 89 0, S_000001a018d44230;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "SReg1";
    .port_info 4 /OUTPUT 1 "SReg2";
    .port_info 5 /OUTPUT 1 "SReg3";
v000001a018d5e050_0 .var "SReg1", 0 0;
v000001a018d5e190_0 .var "SReg2", 0 0;
v000001a018d5e230_0 .var "SReg3", 0 0;
v000001a018d5eb90_0 .net "X", 7 0, v000001a018db90a0_0;  alias, 1 drivers
v000001a018d5e2d0_0 .net "Y", 7 0, v000001a018db8880_0;  alias, 1 drivers
v000001a018d5e370_0 .net "clk", 0 0, v000001a018db8e20_0;  alias, 1 drivers
S_000001a018cfdab0 .scope module, "subtractor" "full_subtractor" 2 150, 2 77 0, S_000001a018d44230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Bin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Bout";
L_000001a018d54b70 .functor XOR 1, v000001a018d5ed70_0, v000001a018db9320_0, C4<0>, C4<0>;
L_000001a018d54ef0 .functor XOR 1, L_000001a018d54b70, v000001a018d5ee10_0, C4<0>, C4<0>;
L_000001a018d54f60 .functor NOT 1, v000001a018d5ed70_0, C4<0>, C4<0>, C4<0>;
L_000001a018d55200 .functor AND 1, L_000001a018d54f60, v000001a018d5ee10_0, C4<1>, C4<1>;
L_000001a018dba140 .functor AND 1, v000001a018db9320_0, v000001a018d5ee10_0, C4<1>, C4<1>;
L_000001a018dba060 .functor OR 1, L_000001a018d55200, L_000001a018dba140, C4<0>, C4<0>;
L_000001a018db9a40 .functor NOT 1, v000001a018d5ed70_0, C4<0>, C4<0>, C4<0>;
L_000001a018dba610 .functor AND 1, L_000001a018db9a40, v000001a018db9320_0, C4<1>, C4<1>;
L_000001a018dba680 .functor OR 1, L_000001a018dba060, L_000001a018dba610, C4<0>, C4<0>;
v000001a018d5e690_0 .net "Bin", 0 0, v000001a018d5ee10_0;  alias, 1 drivers
v000001a018d5ec30_0 .net "Bout", 0 0, L_000001a018dba680;  alias, 1 drivers
v000001a018d5e870_0 .net "D", 0 0, L_000001a018d54ef0;  alias, 1 drivers
v000001a018d5e730_0 .net "X", 0 0, v000001a018d5ed70_0;  alias, 1 drivers
v000001a018d5e7d0_0 .net "Y", 0 0, v000001a018db9320_0;  alias, 1 drivers
v000001a018d5ea50_0 .net *"_ivl_0", 0 0, L_000001a018d54b70;  1 drivers
v000001a018d5eaf0_0 .net *"_ivl_10", 0 0, L_000001a018dba060;  1 drivers
v000001a018db8560_0 .net *"_ivl_12", 0 0, L_000001a018db9a40;  1 drivers
v000001a018db9280_0 .net *"_ivl_14", 0 0, L_000001a018dba610;  1 drivers
v000001a018db8ba0_0 .net *"_ivl_4", 0 0, L_000001a018d54f60;  1 drivers
v000001a018db9140_0 .net *"_ivl_6", 0 0, L_000001a018d55200;  1 drivers
v000001a018db8b00_0 .net *"_ivl_8", 0 0, L_000001a018dba140;  1 drivers
S_000001a018cfdc40 .scope module, "subtrahendReg" "subtrahend_shift_reg" 2 138, 2 37 0, S_000001a018d44230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 8 "Load";
    .port_info 3 /OUTPUT 1 "Sout";
v000001a018db7ac0_0 .net "CLK", 0 0, v000001a018db8e20_0;  alias, 1 drivers
v000001a018db95a0_0 .net "L", 0 0, v000001a018db7fc0_0;  1 drivers
v000001a018db78e0_0 .net "Load", 7 0, v000001a018db8880_0;  alias, 1 drivers
v000001a018db9320_0 .var "Sout", 0 0;
v000001a018db8100_0 .var "subtrahend", 7 0;
    .scope S_000001a018d44690;
T_0 ;
    %wait E_000001a018d3e120;
    %load/vec4 v000001a018d5e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001a018d5e0f0_0;
    %store/vec4 v000001a018d5ecd0_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a018d44690;
T_1 ;
    %wait E_000001a018d3eca0;
    %load/vec4 v000001a018d5e410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001a018d5ecd0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001a018d5ed70_0, 0, 1;
T_1.0 ;
    %load/vec4 v000001a018d5e550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001a018d5ecd0_0;
    %store/vec4 v000001a018d5eeb0_0, 0, 8;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a018d44690;
T_2 ;
    %wait E_000001a018d3eb20;
    %load/vec4 v000001a018d5e410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001a018d5dfb0_0;
    %load/vec4 v000001a018d5ecd0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a018d5ecd0_0, 0, 8;
T_2.0 ;
    %load/vec4 v000001a018d5e550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001a018d5ecd0_0;
    %store/vec4 v000001a018d5eeb0_0, 0, 8;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a018cfdc40;
T_3 ;
    %wait E_000001a018d3e120;
    %load/vec4 v000001a018db95a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001a018db78e0_0;
    %store/vec4 v000001a018db8100_0, 0, 8;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a018cfdc40;
T_4 ;
    %wait E_000001a018d3eca0;
    %load/vec4 v000001a018db95a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a018db8100_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001a018db9320_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a018cfdc40;
T_5 ;
    %wait E_000001a018d3eb20;
    %load/vec4 v000001a018db95a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a018db8100_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a018db8100_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a018db8100_0, 0, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a018d51010;
T_6 ;
    %wait E_000001a018d3eb20;
    %load/vec4 v000001a018d5e5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001a018d5e4b0_0;
    %store/vec4 v000001a018d5ee10_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a018d5ee10_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a018d511a0;
T_7 ;
    %wait E_000001a018d3eb20;
    %load/vec4 v000001a018d5eb90_0;
    %load/vec4 v000001a018d5e2d0_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a018d5e050_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a018d5e050_0, 0, 1;
T_7.1 ;
    %load/vec4 v000001a018d5eb90_0;
    %load/vec4 v000001a018d5e2d0_0;
    %cmp/u;
    %jmp/0xz  T_7.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a018d5e190_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a018d5e190_0, 0, 1;
T_7.3 ;
    %load/vec4 v000001a018d5e2d0_0;
    %pad/u 32;
    %load/vec4 v000001a018d5eb90_0;
    %pad/u 32;
    %sub;
    %cmpi/u 128, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a018d5e230_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a018d5e230_0, 0, 1;
T_7.5 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a018d44230;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a018db8e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a018db7f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a018db82e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a018db7fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a018db93c0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001a018d44230;
T_9 ;
    %vpi_call 2 159 "$dumpfile", "sss.vcd" {0 0 0};
    %vpi_call 2 160 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a018d44230 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001a018d44230;
T_10 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a018db93c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a018db8e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a018db7f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a018db7fc0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001a018db8e20_0;
    %inv;
    %store/vec4 v000001a018db8e20_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a018d44230;
T_11 ;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a018db82e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 177 "$finish" {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_000001a018d43de0;
T_12 ;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v000001a018db90a0_0, 0, 8;
    %pushi/vec4 247, 0, 8;
    %store/vec4 v000001a018db8880_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_000001a018d43de0;
T_13 ;
    %delay 190, 0;
    %vpi_call 2 198 "$display", " %b {%d}", v000001a018db90a0_0, v000001a018db90a0_0 {0 0 0};
    %vpi_call 2 199 "$display", "-%b {%d}", v000001a018db8880_0, v000001a018db8880_0 {0 0 0};
    %vpi_call 2 200 "$display", "------------" {0 0 0};
    %vpi_call 2 201 "$display", " %b {%d}\012", v000001a018db8ec0_0, v000001a018db8ec0_0 {0 0 0};
    %vpi_call 2 202 "$display", "Status Registers:" {0 0 0};
    %vpi_call 2 203 "$display", "Z= %b  N= %b  V= %b", v000001a018db9000_0, v000001a018db8ce0_0, v000001a018db8d80_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Capstone.v";
