<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: sync_bus</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_sync_bus'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_sync_bus')">sync_bus</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.38</td>
<td class="s10 cl rt"><a href="mod354.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod354.html#Toggle" > 32.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod354.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/primitives/sync_bus.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/primitives/sync_bus.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod354.html#inst_tag_31239"  onclick="showContent('inst_tag_31239')">config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div1</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod354.html#inst_tag_31239_Line" > 82.61</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod354.html#inst_tag_31239_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod354.html#inst_tag_31239_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod354.html#inst_tag_31240"  onclick="showContent('inst_tag_31240')">config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div3_clk1</a></td>
<td class="s7 cl rt"> 73.21</td>
<td class="s10 cl rt"><a href="mod354.html#inst_tag_31240_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod354.html#inst_tag_31240_Toggle" > 32.14</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod354.html#inst_tag_31240_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod354.html#inst_tag_31241"  onclick="showContent('inst_tag_31241')">config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div3_clk0</a></td>
<td class="s7 cl rt"> 73.21</td>
<td class="s10 cl rt"><a href="mod354.html#inst_tag_31241_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod354.html#inst_tag_31241_Toggle" > 32.14</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod354.html#inst_tag_31241_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_31239'>
<hr>
<a name="inst_tag_31239"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_31239" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod354.html#inst_tag_31239_Line" > 82.61</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod354.html#inst_tag_31239_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod354.html#inst_tag_31239_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"> 82.61</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.18</td>
<td class="s9 cl rt"> 97.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 48.11</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td><a href="mod953.html#inst_tag_79167" >soc_scu_cru</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31240'>
<hr>
<a name="inst_tag_31240"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_31240" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div3_clk1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.21</td>
<td class="s10 cl rt"><a href="mod354.html#inst_tag_31240_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod354.html#inst_tag_31240_Toggle" > 32.14</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod354.html#inst_tag_31240_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.21</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.14</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.18</td>
<td class="s9 cl rt"> 97.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 48.11</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td><a href="mod953.html#inst_tag_79167" >soc_scu_cru</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31241'>
<hr>
<a name="inst_tag_31241"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_31241" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div3_clk0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.21</td>
<td class="s10 cl rt"><a href="mod354.html#inst_tag_31241_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod354.html#inst_tag_31241_Toggle" > 32.14</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod354.html#inst_tag_31241_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.21</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.14</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.18</td>
<td class="s9 cl rt"> 97.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 48.11</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td><a href="mod953.html#inst_tag_79167" >soc_scu_cru</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_sync_bus'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod354.html" >sync_bus</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>23</td><td>23</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>24</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>42</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
23                        always @(posedge clk_in or negedge rst_n_in)
24         2/2            if (~rst_n_in)       bus_in_ff &lt;= {DWIDTH{1'b0}};
25         2/2            else if (bus_vld_in) bus_in_ff &lt;= bus_in;
                        MISSING_ELSE
26                      
27                        always @(posedge clk_in or negedge rst_n_in)
28         2/2              if (~rst_n_in)                     bus_vld_in_ext &lt;= 1'b0;
29         2/2              else if (bus_vld_out_clkin_ff[2])  bus_vld_in_ext &lt;= 1'b0;
30         2/2              else if (bus_vld_in)               bus_vld_in_ext &lt;= 1'b1;
                        MISSING_ELSE
31                      
32                        always @(posedge clk_in or negedge rst_n_in)
33         2/2             if (~rst_n_in)  bus_vld_out_clkin_ff &lt;= 'h0;
34         1/1             else            bus_vld_out_clkin_ff &lt;= {bus_vld_out_clkin_ff[1:0], bus_vld_out_ff[2]};
35                      
36                        // output clk domain 
37                        always @(posedge clk_out or negedge rst_n_out)
38         2/2                if (~rst_n_out) bus_vld_out_ff &lt;= 'h0;
39         1/1                else            bus_vld_out_ff &lt;= {bus_vld_out_ff[1:0],bus_vld_in_ext};
40                      
41                        always @(posedge clk_out or negedge rst_n_out)
42         2/2             if (~rst_n_out) bus_vld_out &lt;= 1'b0;
43         1/1             else            bus_vld_out &lt;= ~bus_vld_out_ff[2] &amp; bus_vld_out_ff[1];
44                      
45                      
46                        always @(posedge clk_out or negedge rst_n_out)
47         2/2             if (~rst_n_out)                                  bus_out &lt;= {DWIDTH{1'b0}};
48         2/2             else if (~bus_vld_out_ff[2] &amp; bus_vld_out_ff[1]) bus_out &lt;= bus_in_ff;
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod354.html" >sync_bus</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">9</td>
<td class="rt">32.14 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">9</td>
<td class="rt">32.14 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bus_vld_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bus_in[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bus_vld_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_out[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod354.html" >sync_bus</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">24</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">42</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24           if (~rst_n_in)       bus_in_ff <= {DWIDTH{1'b0}};
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
25           else if (bus_vld_in) bus_in_ff <= bus_in;
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28             if (~rst_n_in)                     bus_vld_in_ext <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
29             else if (bus_vld_out_clkin_ff[2])  bus_vld_in_ext <= 1'b0;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
30             else if (bus_vld_in)               bus_vld_in_ext <= 1'b1;
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33            if (~rst_n_in)  bus_vld_out_clkin_ff <= 'h0;
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
34            else            bus_vld_out_clkin_ff <= {bus_vld_out_clkin_ff[1:0], bus_vld_out_ff[2]};
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38               if (~rst_n_out) bus_vld_out_ff <= 'h0;
                 <font color = "green">-1-</font>  
           <font color = "green">      ==></font>
39               else            bus_vld_out_ff <= {bus_vld_out_ff[1:0],bus_vld_in_ext};
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42            if (~rst_n_out) bus_vld_out <= 1'b0;
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
43            else            bus_vld_out <= ~bus_vld_out_ff[2] & bus_vld_out_ff[1];
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47            if (~rst_n_out)                                  bus_out <= {DWIDTH{1'b0}};
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
48            else if (~bus_vld_out_ff[2] & bus_vld_out_ff[1]) bus_out <= bus_in_ff;
                   <font color = "green">-2-</font>  
           <font color = "green">   ==></font>
              MISSING_ELSE
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31239'>
<a name="inst_tag_31239_Line"></a>
<b>Line Coverage for Instance : <a href="mod354.html#inst_tag_31239" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>23</td><td>19</td><td>82.61</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>24</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>28</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>42</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
23                        always @(posedge clk_in or negedge rst_n_in)
24         2/2            if (~rst_n_in)       bus_in_ff &lt;= {DWIDTH{1'b0}};
25         <font color = "red">1/2     ==>    else if (bus_vld_in) bus_in_ff &lt;= bus_in;</font>
                        MISSING_ELSE
26                      
27                        always @(posedge clk_in or negedge rst_n_in)
28         2/2              if (~rst_n_in)                     bus_vld_in_ext &lt;= 1'b0;
29         <font color = "red">1/2     ==>      else if (bus_vld_out_clkin_ff[2])  bus_vld_in_ext &lt;= 1'b0;</font>
30         <font color = "red">1/2     ==>      else if (bus_vld_in)               bus_vld_in_ext &lt;= 1'b1;</font>
                        MISSING_ELSE
31                      
32                        always @(posedge clk_in or negedge rst_n_in)
33         2/2             if (~rst_n_in)  bus_vld_out_clkin_ff &lt;= 'h0;
34         1/1             else            bus_vld_out_clkin_ff &lt;= {bus_vld_out_clkin_ff[1:0], bus_vld_out_ff[2]};
35                      
36                        // output clk domain 
37                        always @(posedge clk_out or negedge rst_n_out)
38         2/2                if (~rst_n_out) bus_vld_out_ff &lt;= 'h0;
39         1/1                else            bus_vld_out_ff &lt;= {bus_vld_out_ff[1:0],bus_vld_in_ext};
40                      
41                        always @(posedge clk_out or negedge rst_n_out)
42         2/2             if (~rst_n_out) bus_vld_out &lt;= 1'b0;
43         1/1             else            bus_vld_out &lt;= ~bus_vld_out_ff[2] &amp; bus_vld_out_ff[1];
44                      
45                      
46                        always @(posedge clk_out or negedge rst_n_out)
47         2/2             if (~rst_n_out)                                  bus_out &lt;= {DWIDTH{1'b0}};
48         <font color = "red">1/2     ==>     else if (~bus_vld_out_ff[2] &amp; bus_vld_out_ff[1]) bus_out &lt;= bus_in_ff;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_31239_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod354.html#inst_tag_31239" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">6</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">6</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bus_vld_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bus_in[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bus_vld_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_out[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31239_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod354.html#inst_tag_31239" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">12</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">24</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">42</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24           if (~rst_n_in)       bus_in_ff <= {DWIDTH{1'b0}};
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
25           else if (bus_vld_in) bus_in_ff <= bus_in;
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28             if (~rst_n_in)                     bus_vld_in_ext <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
29             else if (bus_vld_out_clkin_ff[2])  bus_vld_in_ext <= 1'b0;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
30             else if (bus_vld_in)               bus_vld_in_ext <= 1'b1;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33            if (~rst_n_in)  bus_vld_out_clkin_ff <= 'h0;
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
34            else            bus_vld_out_clkin_ff <= {bus_vld_out_clkin_ff[1:0], bus_vld_out_ff[2]};
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38               if (~rst_n_out) bus_vld_out_ff <= 'h0;
                 <font color = "green">-1-</font>  
           <font color = "green">      ==></font>
39               else            bus_vld_out_ff <= {bus_vld_out_ff[1:0],bus_vld_in_ext};
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42            if (~rst_n_out) bus_vld_out <= 1'b0;
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
43            else            bus_vld_out <= ~bus_vld_out_ff[2] & bus_vld_out_ff[1];
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47            if (~rst_n_out)                                  bus_out <= {DWIDTH{1'b0}};
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
48            else if (~bus_vld_out_ff[2] & bus_vld_out_ff[1]) bus_out <= bus_in_ff;
                   <font color = "red">-2-</font>  
           <font color = "red">   ==></font>
              MISSING_ELSE
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31240'>
<a name="inst_tag_31240_Line"></a>
<b>Line Coverage for Instance : <a href="mod354.html#inst_tag_31240" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div3_clk1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>23</td><td>23</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>24</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>42</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
23                        always @(posedge clk_in or negedge rst_n_in)
24         2/2            if (~rst_n_in)       bus_in_ff &lt;= {DWIDTH{1'b0}};
25         2/2            else if (bus_vld_in) bus_in_ff &lt;= bus_in;
                   <font color = "red">==>  MISSING_ELSE</font>
26                      
27                        always @(posedge clk_in or negedge rst_n_in)
28         2/2              if (~rst_n_in)                     bus_vld_in_ext &lt;= 1'b0;
29         2/2              else if (bus_vld_out_clkin_ff[2])  bus_vld_in_ext &lt;= 1'b0;
30         2/2              else if (bus_vld_in)               bus_vld_in_ext &lt;= 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
31                      
32                        always @(posedge clk_in or negedge rst_n_in)
33         2/2             if (~rst_n_in)  bus_vld_out_clkin_ff &lt;= 'h0;
34         1/1             else            bus_vld_out_clkin_ff &lt;= {bus_vld_out_clkin_ff[1:0], bus_vld_out_ff[2]};
35                      
36                        // output clk domain 
37                        always @(posedge clk_out or negedge rst_n_out)
38         2/2                if (~rst_n_out) bus_vld_out_ff &lt;= 'h0;
39         1/1                else            bus_vld_out_ff &lt;= {bus_vld_out_ff[1:0],bus_vld_in_ext};
40                      
41                        always @(posedge clk_out or negedge rst_n_out)
42         2/2             if (~rst_n_out) bus_vld_out &lt;= 1'b0;
43         1/1             else            bus_vld_out &lt;= ~bus_vld_out_ff[2] &amp; bus_vld_out_ff[1];
44                      
45                      
46                        always @(posedge clk_out or negedge rst_n_out)
47         2/2             if (~rst_n_out)                                  bus_out &lt;= {DWIDTH{1'b0}};
48         2/2             else if (~bus_vld_out_ff[2] &amp; bus_vld_out_ff[1]) bus_out &lt;= bus_in_ff;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_31240_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod354.html#inst_tag_31240" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div3_clk1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">9</td>
<td class="rt">32.14 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">9</td>
<td class="rt">32.14 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bus_vld_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bus_in[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bus_vld_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_out[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31240_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod354.html#inst_tag_31240" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div3_clk1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">14</td>
<td class="rt">87.50 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">24</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">42</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24           if (~rst_n_in)       bus_in_ff <= {DWIDTH{1'b0}};
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
25           else if (bus_vld_in) bus_in_ff <= bus_in;
                  <font color = "red">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "red">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28             if (~rst_n_in)                     bus_vld_in_ext <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
29             else if (bus_vld_out_clkin_ff[2])  bus_vld_in_ext <= 1'b0;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
30             else if (bus_vld_in)               bus_vld_in_ext <= 1'b1;
                    <font color = "red">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33            if (~rst_n_in)  bus_vld_out_clkin_ff <= 'h0;
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
34            else            bus_vld_out_clkin_ff <= {bus_vld_out_clkin_ff[1:0], bus_vld_out_ff[2]};
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38               if (~rst_n_out) bus_vld_out_ff <= 'h0;
                 <font color = "green">-1-</font>  
           <font color = "green">      ==></font>
39               else            bus_vld_out_ff <= {bus_vld_out_ff[1:0],bus_vld_in_ext};
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42            if (~rst_n_out) bus_vld_out <= 1'b0;
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
43            else            bus_vld_out <= ~bus_vld_out_ff[2] & bus_vld_out_ff[1];
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47            if (~rst_n_out)                                  bus_out <= {DWIDTH{1'b0}};
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
48            else if (~bus_vld_out_ff[2] & bus_vld_out_ff[1]) bus_out <= bus_in_ff;
                   <font color = "green">-2-</font>  
           <font color = "green">   ==></font>
              MISSING_ELSE
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31241'>
<a name="inst_tag_31241_Line"></a>
<b>Line Coverage for Instance : <a href="mod354.html#inst_tag_31241" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div3_clk0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>23</td><td>23</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>24</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>42</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
23                        always @(posedge clk_in or negedge rst_n_in)
24         2/2            if (~rst_n_in)       bus_in_ff &lt;= {DWIDTH{1'b0}};
25         2/2            else if (bus_vld_in) bus_in_ff &lt;= bus_in;
                   <font color = "red">==>  MISSING_ELSE</font>
26                      
27                        always @(posedge clk_in or negedge rst_n_in)
28         2/2              if (~rst_n_in)                     bus_vld_in_ext &lt;= 1'b0;
29         2/2              else if (bus_vld_out_clkin_ff[2])  bus_vld_in_ext &lt;= 1'b0;
30         2/2              else if (bus_vld_in)               bus_vld_in_ext &lt;= 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
31                      
32                        always @(posedge clk_in or negedge rst_n_in)
33         2/2             if (~rst_n_in)  bus_vld_out_clkin_ff &lt;= 'h0;
34         1/1             else            bus_vld_out_clkin_ff &lt;= {bus_vld_out_clkin_ff[1:0], bus_vld_out_ff[2]};
35                      
36                        // output clk domain 
37                        always @(posedge clk_out or negedge rst_n_out)
38         2/2                if (~rst_n_out) bus_vld_out_ff &lt;= 'h0;
39         1/1                else            bus_vld_out_ff &lt;= {bus_vld_out_ff[1:0],bus_vld_in_ext};
40                      
41                        always @(posedge clk_out or negedge rst_n_out)
42         2/2             if (~rst_n_out) bus_vld_out &lt;= 1'b0;
43         1/1             else            bus_vld_out &lt;= ~bus_vld_out_ff[2] &amp; bus_vld_out_ff[1];
44                      
45                      
46                        always @(posedge clk_out or negedge rst_n_out)
47         2/2             if (~rst_n_out)                                  bus_out &lt;= {DWIDTH{1'b0}};
48         2/2             else if (~bus_vld_out_ff[2] &amp; bus_vld_out_ff[1]) bus_out &lt;= bus_in_ff;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_31241_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod354.html#inst_tag_31241" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div3_clk0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">9</td>
<td class="rt">32.14 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">9</td>
<td class="rt">32.14 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bus_vld_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bus_in[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bus_vld_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bus_out[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31241_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod354.html#inst_tag_31241" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru.sync_bus_div3_clk0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">14</td>
<td class="rt">87.50 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">24</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">42</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24           if (~rst_n_in)       bus_in_ff <= {DWIDTH{1'b0}};
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
25           else if (bus_vld_in) bus_in_ff <= bus_in;
                  <font color = "red">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "red">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28             if (~rst_n_in)                     bus_vld_in_ext <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
29             else if (bus_vld_out_clkin_ff[2])  bus_vld_in_ext <= 1'b0;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
30             else if (bus_vld_in)               bus_vld_in_ext <= 1'b1;
                    <font color = "red">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33            if (~rst_n_in)  bus_vld_out_clkin_ff <= 'h0;
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
34            else            bus_vld_out_clkin_ff <= {bus_vld_out_clkin_ff[1:0], bus_vld_out_ff[2]};
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38               if (~rst_n_out) bus_vld_out_ff <= 'h0;
                 <font color = "green">-1-</font>  
           <font color = "green">      ==></font>
39               else            bus_vld_out_ff <= {bus_vld_out_ff[1:0],bus_vld_in_ext};
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42            if (~rst_n_out) bus_vld_out <= 1'b0;
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
43            else            bus_vld_out <= ~bus_vld_out_ff[2] & bus_vld_out_ff[1];
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47            if (~rst_n_out)                                  bus_out <= {DWIDTH{1'b0}};
              <font color = "green">-1-</font>  
           <font color = "green">   ==></font>
48            else if (~bus_vld_out_ff[2] & bus_vld_out_ff[1]) bus_out <= bus_in_ff;
                   <font color = "green">-2-</font>  
           <font color = "green">   ==></font>
              MISSING_ELSE
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_31239">
    <li>
      <a href="#inst_tag_31239_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31239_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31239_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31240">
    <li>
      <a href="#inst_tag_31240_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31240_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31240_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31241">
    <li>
      <a href="#inst_tag_31241_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31241_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31241_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_sync_bus">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
