{"schemaVersion":{"minor":3,"patch":0,"major":0},"primaryContentSections":[{"declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"decimal"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sd","kind":"typeIdentifier","text":"Double"},{"kind":"text","text":")"}],"platforms":["Linux"]}],"kind":"declarations"}],"variants":[{"paths":["\/documentation\/vhdlparsing\/signalliteral\/decimal(value:)"],"traits":[{"interfaceLanguage":"swift"}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral"]]},"abstract":[{"type":"text","text":"A decimal literal."}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/decimal(value:)","interfaceLanguage":"swift"},"metadata":{"roleHeading":"Case","externalID":"s:11VHDLParsing13SignalLiteralO7decimalyACSd_tcACmF","symbolKind":"case","role":"symbol","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"decimal"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sd","kind":"typeIdentifier","text":"Double"},{"kind":"text","text":")"}],"modules":[{"name":"VHDLParsing"}],"title":"SignalLiteral.decimal(value:)"},"sections":[],"kind":"symbol","references":{"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/decimal(value:)":{"title":"SignalLiteral.decimal(value:)","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"decimal","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Double","preciseIdentifier":"s:Sd","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlparsing\/signalliteral\/decimal(value:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/decimal(value:)","abstract":[{"text":"A decimal literal.","type":"text"}],"kind":"symbol","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}],"type":"topic","title":"SignalLiteral","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","abstract":[{"type":"text","text":"A type for representing all signal literals."}],"url":"\/documentation\/vhdlparsing\/signalliteral"}}}