#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Aug  1 10:43:48 2020
# Process ID: 6612
# Current directory: D:/Xilinx/VivadoProjects/Filter_WaveGenerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4068 D:\Xilinx\VivadoProjects\Filter_WaveGenerator\Filter_WaveGenerator.xpr
# Log file: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/vivado.log
# Journal file: D:/Xilinx/VivadoProjects/Filter_WaveGenerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 810.375 ; gain = 140.793
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:195]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.clk_division
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/xsim.dir/tb_Top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Aug  1 11:19:01 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 849.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 880.902 ; gain = 34.637
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:159]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:195]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.clk_division
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 880.902 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:159]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:195]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.clk_division
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 883.492 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:159]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:195]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.clk_division
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 885.953 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 895.402 ; gain = 9.449
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:159]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:195]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.clk_division
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1095.613 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1095.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:159]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:195]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.clk_division
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1095.613 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1095.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name fir_compiler_0 -dir d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip
set_property -dict [list CONFIG.Sample_Frequency {100} CONFIG.Clock_Frequency {100} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Sign {Unsigned} CONFIG.Data_Width {8} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Coefficient_Width {16} CONFIG.Data_Width {8} CONFIG.Data_Fractional_Bits {0} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {17} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {11}] [get_ips fir_compiler_0]
generate_target {instantiation_template} [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
launch_runs -jobs 2 fir_compiler_0_synth_1
[Sat Aug  1 14:30:15 2020] Launched fir_compiler_0_synth_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/fir_compiler_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files -ipstatic_source_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/modelsim} {questa=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/questa} {riviera=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CoefficientSource {COE_File} CONFIG.Coefficient_File {D:/Xilinx/VivadoProjects/Filter_WaveGenerator/FIR_coef_hamming_5k_signed.coe} CONFIG.Sample_Frequency {0.1} CONFIG.Clock_Frequency {0.1} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {8} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {8} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Width {8} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {18} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {9}] [get_ips fir_compiler_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/VivadoProjects/Filter_WaveGenerator/FIR_coef_hamming_5k_signed.coe' provided. It will be converted relative to IP Instance files '../../../../FIR_coef_hamming_5k_signed.coe'
generate_target all [get_files  d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 2 fir_compiler_0_synth_1
[Sat Aug  1 15:23:59 2020] Launched fir_compiler_0_synth_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/fir_compiler_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files -ipstatic_source_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/modelsim} {questa=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/questa} {riviera=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_compiler_0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_data_tready [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:162]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:156]
ERROR: [VRFC 10-851] illegal output port connection to s_axis_data_tready [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:165]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:175]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:212]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '72' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:29 . Memory (MB): peak = 1095.613 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:156]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.clk_division
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="spartan7"...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="sp...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:04:30 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '271' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:04:58 . Memory (MB): peak = 1095.613 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_Top/FWG_inst/clk_fir}} {{/tb_Top/FWG_inst/m_axis_data_tvalid}} {{/tb_Top/FWG_inst/m_axis_data_tdata}} {{/tb_Top/FWG_inst/s_axis_data_tready}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_Top/FWG_inst/DAC_Data}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:156]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:11 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '70' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:11 . Memory (MB): peak = 1095.613 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1095.613 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1095.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:156]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '71' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 1095.613 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1095.613 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1095.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:156]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1095.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:156]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:12 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '72' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:12 . Memory (MB): peak = 1095.613 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 1095.613 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1095.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:156]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port filter_in [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port filter_out [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.clk_division
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="spartan7"...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="sp...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:04:26 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '266' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:04:26 . Memory (MB): peak = 1095.613 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:04:33 . Memory (MB): peak = 1095.613 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1095.613 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/synth_1

launch_runs impl_1 -jobs 2
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:01:46 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [Common 17-344] 'launch_runs' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 2
[Sat Aug  1 16:22:48 2020] Launched synth_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/synth_1/runme.log
[Sat Aug  1 16:22:48 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Aug  1 16:25:30 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:156]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.clk_division
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="spartan7"...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:03:02 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:03:06 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs impl_1 -jobs 2
[Sat Aug  1 16:39:23 2020] Launched synth_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/synth_1/runme.log
[Sat Aug  1 16:39:23 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Aug  1 16:41:51 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/impl_1/runme.log
set_property -dict [list CONFIG.Coefficient_File {D:/Xilinx/VivadoProjects/Filter_WaveGenerator/FIR_coef_hamming_500_signed.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {8} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Width {8} CONFIG.Output_Width {19}] [get_ips fir_compiler_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/VivadoProjects/Filter_WaveGenerator/FIR_coef_hamming_500_signed.coe' provided. It will be converted relative to IP Instance files '../../../../FIR_coef_hamming_500_signed.coe'
generate_target all [get_files  d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 2 fir_compiler_0_synth_1
[Sat Aug  1 17:25:54 2020] Launched fir_compiler_0_synth_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/fir_compiler_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files -ipstatic_source_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/modelsim} {questa=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/questa} {riviera=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
[Sat Aug  1 17:28:25 2020] Launched synth_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/synth_1/runme.log
[Sat Aug  1 17:28:25 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Aug  1 17:31:49 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_500_signed.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_compiler_0
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.clk_division
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="spartan7"...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="sp...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:04:30 . Memory (MB): peak = 1095.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '270' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:04:39 . Memory (MB): peak = 1095.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Coefficient_File {D:/Xilinx/VivadoProjects/Filter_WaveGenerator/FIR_coef_hamming_500_signed_10kSampling.coe} CONFIG.Sample_Frequency {0.01} CONFIG.Clock_Frequency {0.01} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {8} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Width {8} CONFIG.Output_Width {18} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {9}] [get_ips fir_compiler_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/VivadoProjects/Filter_WaveGenerator/FIR_coef_hamming_500_signed_10kSampling.coe' provided. It will be converted relative to IP Instance files '../../../../FIR_coef_hamming_500_signed_10kSampling.coe'
generate_target all [get_files  d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 2 fir_compiler_0_synth_1
[Sat Aug  1 17:45:08 2020] Launched fir_compiler_0_synth_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/fir_compiler_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files -ipstatic_source_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/modelsim} {questa=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/questa} {riviera=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1107.000 ; gain = 0.020
INFO: [Common 17-344] 'launch_runs' was cancelled
launch_runs impl_1 -jobs 2
[Sat Aug  1 17:47:47 2020] Launched synth_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/synth_1/runme.log
[Sat Aug  1 17:47:47 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Aug  1 17:50:21 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_500_signed_10kSampling.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_500_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_compiler_0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.clk_division
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="spartan7"...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="sp...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:04:19 . Memory (MB): peak = 1111.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '258' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:04:26 . Memory (MB): peak = 1111.477 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_Top/FWG_inst/m_axis_data_tdata}} {{/tb_Top/FWG_inst/FIR_Out_8}} {{/tb_Top/FWG_inst/clk_fir}} {{/tb_Top/FWG_inst/m_axis_data_tvalid}} {{/tb_Top/FWG_inst/s_axis_data_tready}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_500_signed_10kSampling.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_500_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1111.477 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.clk_division
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="spartan7"...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="sp...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:04:20 . Memory (MB): peak = 1111.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '260' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:04:20 . Memory (MB): peak = 1111.477 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:05:07 . Memory (MB): peak = 1112.328 ; gain = 0.852
run 10 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1113.004 ; gain = 0.672
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_500_signed_10kSampling.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_500_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 1113.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '72' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 1113.004 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:19 . Memory (MB): peak = 1113.004 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1113.098 ; gain = 0.094
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_500_signed_10kSampling.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_5k_signed.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/FIR_coef_hamming_500_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_En [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port i_clk_mode [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v:207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_rst [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.clk_division
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="spartan...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="spart...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="spartan7"...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2042]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2043]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2044]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2031]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2032]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2033]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2034]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2035]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="sp...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.tx_clk_gen(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_frame_tx(BAUD_RATE=115200)
Compiling module xil_defaultlib.rx_clk_gen(CLK_FREQUENCE=1000000...
Compiling module xil_defaultlib.uart_frame_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Square
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.Rom_Triangle
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Filter_WaveGenerator
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:04:25 . Memory (MB): peak = 1113.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '265' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:04:25 . Memory (MB): peak = 1113.098 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Sin_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Square_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_Top.FWG_inst.Driver_DAC0.Triangle_Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:04:32 . Memory (MB): peak = 1113.098 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1113.098 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1113.098 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1113.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 2
[Sat Aug  1 18:19:50 2020] Launched synth_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/synth_1/runme.log
[Sat Aug  1 18:19:50 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Aug  1 18:22:57 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 19:22:53 2020...
