{
    "hands_on_practices": [
        {
            "introduction": "To maintain power integrity in a high-performance integrated circuit, decoupling capacitors serve as the first line of defense against high-frequency supply noise. However, real-world capacitors are not ideal and exhibit parasitic properties that limit their effectiveness. This practice explores the ubiquitous series RLC model for a decoupling capacitor, defining its Equivalent Series Resistance ($R_{\\mathrm{ESR}}$) and Equivalent Series Inductance ($L_{\\mathrm{ESL}}$), which represent energy loss and high-frequency impedance limitations, respectively. By calculating the self-resonant frequency, where the capacitor is most effective, you will develop a foundational understanding of how to analyze and select these critical components for a robust power distribution network .",
            "id": "4285949",
            "problem": "An advanced on-chip power distribution network within an Integrated Circuit (IC) relies on decoupling capacitors to stabilize the supply rails of an on-chip Power Management Unit. Decoupling capacitors are non-ideal and are commonly modeled by a series combination of an ideal capacitor and parasitics. Define and explain the physical meaning of Equivalent Series Resistance (ESR) and Equivalent Series Inductance (ESL) of a decoupling capacitor in the context of on-chip power integrity. Then, considering a single decoupling capacitor modeled as a series network composed of a resistance $R_{\\mathrm{ESR}}$, an inductance $L_{\\mathrm{ESL}}$, and an ideal capacitance $C$, derive from first principles in the frequency domain the angular frequency at which the magnitude of the impedance $|Z(\\omega)|$ of this network is minimized, and express that frequency in hertz. Next, using the definition of quality factor based on stored energy and dissipated energy per cycle, derive an analytic expression for the quality factor $Q$ at this operating point.\n\nUse the following component values representative of a compact on-chip metal-insulator-metal decoupling capacitor: $C = 10\\,\\mathrm{nF}$, $R_{\\mathrm{ESR}} = 15\\,\\mathrm{m}\\Omega$, $L_{\\mathrm{ESL}} = 35\\,\\mathrm{pH}$. Compute the numerical value of the frequency at which the impedance magnitude is minimized, and compute the corresponding quality factor. Express the frequency in megahertz and round it to four significant figures. Express the quality factor as a dimensionless number and round it to three significant figures. State your final results clearly.",
            "solution": "First, we define the physical meaning of Equivalent Series Resistance (ESR) and Equivalent Series Inductance (ESL) as requested.\nA real, physical capacitor does not behave as an ideal capacitance. The model of a series resistor, inductor, and capacitor ($R$-$L$-$C$) is a common first-order approximation for a real capacitor's impedance profile over frequency.\n\nEquivalent Series Resistance ($R_{\\mathrm{ESR}}$): This term represents the total resistive losses within the capacitor. It aggregates several physical loss mechanisms into a single series resistor. These include:\n1. The electrical resistance of the metal plates and the terminals or vias connecting the capacitor to the circuit.\n2. The energy loss in the dielectric material, which is often frequency-dependent and quantified by the dielectric loss tangent.\nIn the context of on-chip power integrity, a low $R_{\\mathrm{ESR}}$ is critical. At the capacitor's self-resonant frequency, its impedance is minimal and ideally equal to $R_{\\mathrm{ESR}}$. A lower $R_{\\mathrm{ESR}}$ allows the capacitor to supply large, high-frequency transient currents to switching logic with a smaller voltage drop, thus more effectively suppressing power supply noise.\n\nEquivalent Series Inductance ($L_{\\mathrm{ESL}}$): This term represents the total parasitic inductance in series with the capacitance. This inductance arises from the magnetic field generated by current flowing through the physical structure of the capacitor. Its sources include:\n1. The self-inductance of the capacitor's conductive plates.\n2. The inductance of the connection paths, such as metal traces and vias, which link the capacitor to the power and ground distribution networks.\nIn on-chip applications, the geometry of the capacitor and its integration into the metal stack significantly influence $L_{\\mathrm{ESL}}$. The ESL limits the effectiveness of the capacitor at high frequencies. Above its self-resonant frequency, the capacitor's impedance becomes inductive and increases with frequency, rendering it ineffective for decoupling high-frequency noise.\n\nNext, we derive the angular frequency at which the magnitude of the impedance $|Z(\\omega)|$ is minimized. The decoupling capacitor is modeled as a series network of a resistor $R_{\\mathrm{ESR}}$, an inductor $L_{\\mathrm{ESL}}$, and a capacitor $C$.\nThe impedance of each component in the frequency domain is given by:\n- Resistor: $Z_R = R_{\\mathrm{ESR}}$\n- Inductor: $Z_L = j\\omega L_{\\mathrm{ESL}}$\n- Capacitor: $Z_C = \\frac{1}{j\\omega C} = -j\\frac{1}{\\omega C}$\n\nThe total impedance $Z(\\omega)$ of the series combination is the sum of the individual impedances:\n$$Z(\\omega) = R_{\\mathrm{ESR}} + j\\omega L_{\\mathrm{ESL}} - j\\frac{1}{\\omega C} = R_{\\mathrm{ESR}} + j\\left(\\omega L_{\\mathrm{ESL}} - \\frac{1}{\\omega C}\\right)$$\nThe magnitude of the impedance is:\n$$|Z(\\omega)| = \\sqrt{\\left(\\mathrm{Re}\\{Z(\\omega)\\}\\right)^2 + \\left(\\mathrm{Im}\\{Z(\\omega)\\}\\right)^2} = \\sqrt{R_{\\mathrm{ESR}}^{2} + \\left(\\omega L_{\\mathrm{ESL}} - \\frac{1}{\\omega C}\\right)^2}$$\nTo find the angular frequency $\\omega$ that minimizes $|Z(\\omega)|$, we can minimize its square, $|Z(\\omega)|^2$, to simplify the differentiation. Let $f(\\omega) = |Z(\\omega)|^2 = R_{\\mathrm{ESR}}^{2} + \\left(\\omega L_{\\mathrm{ESL}} - \\frac{1}{\\omega C}\\right)^2$.\nWe find the minimum by setting the derivative of $f(\\omega)$ with respect to $\\omega$ to zero:\n$$\\frac{df(\\omega)}{d\\omega} = \\frac{d}{d\\omega} \\left[ R_{\\mathrm{ESR}}^{2} + \\left(\\omega L_{\\mathrm{ESL}} - \\frac{1}{\\omega C}\\right)^2 \\right] = 0$$\n$$2\\left(\\omega L_{\\mathrm{ESL}} - \\frac{1}{\\omega C}\\right) \\cdot \\frac{d}{d\\omega}\\left(\\omega L_{\\mathrm{ESL}} - \\frac{1}{\\omega C}\\right) = 0$$\n$$2\\left(\\omega L_{\\mathrm{ESL}} - \\frac{1}{\\omega C}\\right) \\cdot \\left(L_{\\mathrm{ESL}} + \\frac{1}{\\omega^2 C}\\right) = 0$$\nSince $L_{\\mathrm{ESL}} > 0$, $C > 0$, and $\\omega > 0$, the term $\\left(L_{\\mathrm{ESL}} + \\frac{1}{\\omega^2 C}\\right)$ is always positive. Therefore, the minimum must occur when the first term is zero:\n$$\\omega L_{\\mathrm{ESL}} - \\frac{1}{\\omega C} = 0$$\n$$\\omega_0 L_{\\mathrm{ESL}} = \\frac{1}{\\omega_0 C}$$\n$$\\omega_0^2 = \\frac{1}{L_{\\mathrm{ESL}}C}$$\nThis yields the angular frequency $\\omega_0$ at which the impedance magnitude is minimized:\n$$\\omega_0 = \\frac{1}{\\sqrt{L_{\\mathrm{ESL}}C}}$$\nThis frequency is a well-known result: the self-resonant frequency of the series RLC circuit. At this frequency, the inductive and capacitive reactances cancel, and the impedance is purely real and equal to its minimum value, $|Z(\\omega_0)| = R_{\\mathrm{ESR}}$.\nThe frequency in hertz, $f_0$, is related to the angular frequency by $f_0 = \\omega_0 / (2\\pi)$.\n$$f_0 = \\frac{1}{2\\pi\\sqrt{L_{\\mathrm{ESL}}C}}$$\n\nNow, we derive the quality factor $Q$ at this operating point ($\\omega_0$) using the energy-based definition:\n$$Q = 2\\pi \\times \\frac{\\text{peak energy stored in the circuit}}{\\text{energy dissipated per cycle}}$$\nLet the current flowing through the series circuit at resonance be $i(t) = I_p \\cos(\\omega_0 t)$.\nThe peak energy stored in the inductor is $W_{L, \\text{peak}} = \\frac{1}{2}L_{\\mathrm{ESL}}I_p^2$.\nThe peak energy stored in the capacitor is $W_{C, \\text{peak}} = \\frac{1}{2}C V_{C, \\text{peak}}^2$. The voltage across the capacitor is $v_C(t) = \\frac{1}{C}\\int i(t)dt = \\frac{I_p}{\\omega_0 C}\\sin(\\omega_0 t)$, so $V_{C, \\text{peak}} = \\frac{I_p}{\\omega_0 C}$. Thus, $W_{C, \\text{peak}} = \\frac{1}{2}C\\left(\\frac{I_p}{\\omega_0 C}\\right)^2 = \\frac{I_p^2}{2\\omega_0^2 C}$.\nAt resonance, $\\omega_0^2 = 1/(L_{\\mathrm{ESL}}C)$, so the peak energies are equal: $W_{L, \\text{peak}} = W_{C, \\text{peak}}$. The total peak energy stored in the reactive elements is $W_{\\text{stored, peak}} = W_{L, \\text{peak}} = \\frac{1}{2}L_{\\mathrm{ESL}}I_p^2$.\nThe average power dissipated in the resistor is $P_{\\mathrm{diss}} = I_{\\mathrm{rms}}^2 R_{\\mathrm{ESR}}$. For a sinusoidal current, $I_{\\mathrm{rms}} = I_p/\\sqrt{2}$, so $P_{\\mathrm{diss}} = \\left(\\frac{I_p}{\\sqrt{2}}\\right)^2 R_{\\mathrm{ESR}} = \\frac{1}{2}I_p^2 R_{\\mathrm{ESR}}$.\nThe energy dissipated in one cycle (of period $T_0 = 2\\pi/\\omega_0$) is $E_{\\mathrm{diss/cycle}} = P_{\\mathrm{diss}} \\times T_0 = \\left(\\frac{1}{2}I_p^2 R_{\\mathrm{ESR}}\\right)\\left(\\frac{2\\pi}{\\omega_0}\\right)$.\nSubstituting these into the definition of $Q$:\n$$Q = 2\\pi \\frac{W_{\\text{stored, peak}}}{E_{\\mathrm{diss/cycle}}} = 2\\pi \\frac{\\frac{1}{2}L_{\\mathrm{ESL}}I_p^2}{\\frac{1}{2}I_p^2 R_{\\mathrm{ESR}} \\frac{2\\pi}{\\omega_0}}$$\n$$Q = \\frac{L_{\\mathrm{ESL}}}{R_{\\mathrm{ESR}}/\\omega_0} = \\frac{\\omega_0 L_{\\mathrm{ESL}}}{R_{\\mathrm{ESR}}}$$\nAlternatively, we could use the peak energy in the capacitor. Also, we can substitute $\\omega_0 = 1/\\sqrt{L_{\\mathrm{ESL}}C}$ into the expression for $Q$:\n$$Q = \\frac{1}{R_{\\mathrm{ESR}}}\\left(\\frac{1}{\\sqrt{L_{\\mathrm{ESL}}C}}\\right)L_{\\mathrm{ESL}} = \\frac{1}{R_{\\mathrm{ESR}}}\\sqrt{\\frac{L_{\\mathrm{ESL}}}{C}}$$\nThis final expression for $Q$ is independent of frequency and depends only on the component values.\n\nFinally, we compute the numerical values. The given component values are:\n$C = 10\\,\\mathrm{nF} = 10 \\times 10^{-9}\\,\\mathrm{F}$\n$R_{\\mathrm{ESR}} = 15\\,\\mathrm{m}\\Omega = 15 \\times 10^{-3}\\,\\Omega$\n$L_{\\mathrm{ESL}} = 35\\,\\mathrm{pH} = 35 \\times 10^{-12}\\,\\mathrm{H}$\n\nFrequency of minimum impedance:\n$$f_0 = \\frac{1}{2\\pi\\sqrt{(35 \\times 10^{-12})(10 \\times 10^{-9})}} = \\frac{1}{2\\pi\\sqrt{350 \\times 10^{-21}}} = \\frac{1}{2\\pi\\sqrt{3.5 \\times 10^{-19}}}$$\n$$f_0 \\approx 268.955... \\times 10^6 \\, \\mathrm{Hz} = 268.955... \\, \\mathrm{MHz}$$\nRounding to four significant figures, the frequency is $f_0 \\approx 269.0\\,\\mathrm{MHz}$.\n\nQuality factor:\n$$Q = \\frac{1}{R_{\\mathrm{ESR}}}\\sqrt{\\frac{L_{\\mathrm{ESL}}}{C}} = \\frac{1}{15 \\times 10^{-3}}\\sqrt{\\frac{35 \\times 10^{-12}}{10 \\times 10^{-9}}} = \\frac{1}{0.015}\\sqrt{3.5 \\times 10^{-3}}$$\n$$Q \\approx \\frac{1}{0.015} \\times 0.05916079... \\approx 3.94405...$$\nRounding to three significant figures, the quality factor is $Q \\approx 3.94$.\n\nThe frequency at which the impedance magnitude is minimized is $269.0\\,\\mathrm{MHz}$, and the quality factor at this operating point is $3.94$.",
            "answer": "$$\n\\boxed{\n\\begin{pmatrix}\n269.0 & 3.94\n\\end{pmatrix}\n}\n$$"
        },
        {
            "introduction": "Building upon the behavior of individual components, a key challenge in on-chip power management is designing the entire power distribution network (PDN) to guarantee stable voltage delivery to active logic blocks. This exercise introduces the crucial concept of \"target impedance,\" a design methodology that ensures the total voltage droop remains within a specified budget under both static DC currents and dynamic transient loads. By partitioning the total voltage margin between the static IR drop and the dynamic noise budget, this practice provides a quantitative impedance target that the PDN must meet across a wide frequency range to ensure reliable circuit operation .",
            "id": "4285956",
            "problem": "In an advanced integrated circuit supplied by an on-chip power management unit (PMU), a local segment of the power distribution network (PDN) exhibits a resistance of $R=100\\,\\mathrm{m\\Omega}$. A logic block draws a direct current $I_{\\text{DC}}=300\\,\\mathrm{mA}$ through this segment under steady conditions. During high-activity events governed by high-frequency switching, the block experiences a step increase in current of amplitude $\\Delta I=400\\,\\mathrm{mA}$. The point-of-load supply is nominally $V_{\\text{DD}}=1.0\\,\\mathrm{V}$. The combined direct current and alternating current droop budget at the load is constrained to a fraction $f=0.05$ of $V_{\\text{DD}}$.\n\nStarting from Ohm’s law for the static case and linear time-invariant network theory for small-signal dynamics, first determine the static voltage drop across the resistive segment due to $I_{\\text{DC}}$. Then, treating the remainder of the droop budget as available for dynamic deviation caused by the step current $\\Delta I$, derive the maximum allowable magnitude of the small-signal PDN impedance, termed the target impedance, that ensures the dynamic deviation does not exceed the remaining droop budget.\n\nExpress the final target impedance in milliohms and round your answer to four significant figures.",
            "solution": "The static voltage drop across a resistive element follows directly from Ohm’s law, which states that for current $i$ passing through resistance $R$, the voltage drop is $v=iR$. Under the given steady current $I_{\\text{DC}}$, the static drop across the grid segment is\n$$\nV_{\\text{DC}} \\;=\\; I_{\\text{DC}}\\,R \\;=\\; \\left(300\\times 10^{-3}\\right)\\,\\mathrm{A}\\times \\left(100\\times 10^{-3}\\right)\\,\\mathrm{\\Omega} \\;=\\; 0.03\\,\\mathrm{V}.\n$$\nThe allowable total instantaneous deviation at the load is specified as a fraction $f$ of the nominal supply $V_{\\text{DD}}$, which is\n$$\nV_{\\text{allow}} \\;=\\; f\\,V_{\\text{DD}} \\;=\\; 0.05\\times 1.0\\,\\mathrm{V} \\;=\\; 0.05\\,\\mathrm{V}.\n$$\nThe static drop $V_{\\text{DC}}$ consumes part of this budget, leaving a remaining dynamic budget for small-signal deviation of\n$$\nV_{\\text{dyn}} \\;=\\; V_{\\text{allow}} - V_{\\text{DC}} \\;=\\; 0.05\\,\\mathrm{V} - 0.03\\,\\mathrm{V} \\;=\\; 0.02\\,\\mathrm{V}.\n$$\nTo relate current perturbations to voltage deviations in the dynamic regime, model the PDN as a linear time-invariant network around the operating point. For a small-signal current perturbation $\\Delta i(t)$ and small-signal voltage response $\\Delta v(t)$ at the load, the frequency-domain relation is\n$$\n\\Delta V(\\omega) \\;=\\; Z_{\\text{PDN}}(\\omega)\\,\\Delta I(\\omega),\n$$\nwhere $Z_{\\text{PDN}}(\\omega)$ is the complex impedance seen at the load. A conservative design requirement that bounds the worst-case droop across the spectrum of the current step is to ensure the magnitude of the impedance does not exceed the ratio of the permitted voltage deviation to the amplitude of the current step. This yields the target impedance criterion\n$$\n|Z_{\\text{PDN}}(\\omega)| \\;\\le\\; Z_{\\text{target}} \\;=\\; \\frac{V_{\\text{dyn}}}{\\Delta I}.\n$$\nSubstituting the given $\\Delta I=400\\times 10^{-3}\\,\\mathrm{A}$ and the computed $V_{\\text{dyn}}=0.02\\,\\mathrm{V}$,\n$$\nZ_{\\text{target}} \\;=\\; \\frac{0.02\\,\\mathrm{V}}{0.4\\,\\mathrm{A}} \\;=\\; 0.05\\,\\mathrm{\\Omega} \\;=\\; 50\\,\\mathrm{m\\Omega}.\n$$\nRounding to four significant figures and expressing in milliohms as required, the target impedance is $50.00\\,\\mathrm{m\\Omega}$.",
            "answer": "$$\\boxed{50.00}$$"
        },
        {
            "introduction": "After understanding the demands of the power delivery network, we now turn to the source of that power: the on-chip voltage regulator. This problem provides a hands-on analysis of a synchronous buck converter, a cornerstone of modern power management units, focusing on its efficiency. By deriving the dominant loss components—conduction loss from MOSFET on-resistance and switching loss from gate driving—from first principles, you will gain critical insight into the fundamental trade-offs between power conversion efficiency, operating frequency, and component selection in state-of-the-art PMU design .",
            "id": "4286028",
            "problem": "An on-chip synchronous buck regulator supplies a digital core load from a higher on-chip rail. The regulator uses two identical Metal–Oxide–Semiconductor Field-Effect Transistor (MOSFET) power switches driven by a gate driver. The power stage operates in continuous conduction mode and is clocked by a pulse-width modulation switching scheme. Consider the following design and operating conditions, which are representative for an aggressively switched on-chip power management unit realized in an advanced Complementary Metal–Oxide–Semiconductor process within the scope of Electronic Design Automation (EDA):\n\n- Input voltage is fixed at $V_{in} = 1.2\\,\\text{V}$ and output voltage is regulated to $V_{out} = 0.8\\,\\text{V}$.\n- Inductor value is $L = 200\\,\\text{nH}$ and switching frequency is $f_{sw} = 200\\,\\text{MHz}$.\n- Load current is $I_{load} = 1.0\\,\\text{A}$.\n- Each synchronous MOSFET has on-resistance $R_{ds,on} = 20\\,\\text{m}\\Omega$ and total gate charge $Q_{g} = 5\\,\\text{nC}$ at a gate-drive amplitude $V_{g} = 1.0\\,\\text{V}$.\n- Neglect all losses other than conduction loss in the MOSFET channel resistances and gate-drive switching loss associated with charging and discharging the MOSFET gates. Assume ideal inductor (zero series resistance), ideal capacitor (zero equivalent series resistance), zero dead-time, and negligible output capacitance switching loss.\n- Assume continuous conduction mode with a triangular inductor current ripple.\n\nStarting from first principles only, namely: (i) the inductor voltage–current relation $v_{L} = L\\,di/dt$, (ii) conservation of volt–second balance on the inductor in steady state, (iii) the definition of power dissipation in a resistor $p = i^{2}R$, (iv) the definition of root-mean-square (RMS) current over an interval, and (v) energy required to charge a capacitor-like gate $E_{gate} = Q_{g} V_{g}$ per full charge event, perform the following:\n\n1. Derive the duty ratio $D$ under the stated idealizations and the inductor current ripple $\\Delta I$ as a function of $V_{in}$, $V_{out}$, $L$, and $f_{sw}$. Then evaluate $\\Delta I$ numerically for the given parameters.\n2. Derive an expression for the MOSFET conduction loss by integrating $i^{2}(t)$ over the high-side and low-side conduction intervals with their respective on-resistances. Express the total conduction loss in terms of $I_{load}$, $\\Delta I$, $R_{ds,on}$, and $D$. Then evaluate it numerically in watts.\n3. Derive an expression for the total gate-drive switching loss for the two MOSFETs in terms of $Q_{g}$, $V_{g}$, and $f_{sw}$. Then evaluate it numerically in watts.\n4. Using the results of parts $1$–$3$, compute the total efficiency $\\eta$ defined as $\\eta = P_{out}/(P_{out} + P_{loss})$ with $P_{out} = V_{out} I_{load}$ and $P_{loss}$ equal to the sum of your conduction and gate-drive switching losses.\n\nReport the conduction loss and gate-drive switching loss in watts as intermediate results. For the final answer, express the total efficiency as a dimensionless decimal number and round to three significant figures. Do not use a percentage sign in your final answer.",
            "solution": "**Part 1: Duty Ratio and Inductor Current Ripple**\n\nThe duty ratio, $D$, is the fraction of the switching period, $T_{sw} = 1/f_{sw}$, during which the high-side MOSFET is on. In steady-state operation, the principle of inductor volt-second balance requires that the time-integral of the voltage across the inductor over one full switching period is zero.\n\nDuring the interval $D T_{sw}$, the high-side switch is on, connecting the inductor to $V_{in}$. The inductor voltage is $v_L = V_{in} - V_{out}$.\nDuring the interval $(1-D) T_{sw}$, the low-side switch is on, connecting the inductor to ground. The inductor voltage is $v_L = 0 - V_{out} = -V_{out}$.\n\nApplying the volt-second balance principle:\n$$\n\\int_0^{T_{sw}} v_L(t) dt = 0\n$$\n$$\n(V_{in} - V_{out}) \\cdot (D T_{sw}) + (-V_{out}) \\cdot ((1-D) T_{sw}) = 0\n$$\nDividing by $T_{sw}$ (which is non-zero):\n$$\n(V_{in} - V_{out})D - V_{out}(1-D) = 0\n$$\n$$\nV_{in}D - V_{out}D - V_{out} + V_{out}D = 0\n$$\n$$\nV_{in}D = V_{out} \\implies D = \\frac{V_{out}}{V_{in}}\n$$\nSubstituting the given values:\n$$\nD = \\frac{0.8\\,\\text{V}}{1.2\\,\\text{V}} = \\frac{2}{3}\n$$\nThe inductor current ripple, $\\Delta I$, is the peak-to-peak change in inductor current over one cycle. Using the inductor voltage-current relation $v_L = L \\frac{di_L}{dt}$, which for a linear current change becomes $\\Delta I = \\frac{v_L}{L} \\Delta t$. We can calculate this during the on-time of the high-side switch ($\\Delta t = D T_{sw}$):\n$$\n\\Delta I = \\frac{V_{in} - V_{out}}{L} (D T_{sw}) = \\frac{V_{in} - V_{out}}{L f_{sw}} D\n$$\nSubstituting $D = V_{out}/V_{in}$:\n$$\n\\Delta I = \\frac{V_{in} - V_{out}}{L f_{sw}} \\frac{V_{out}}{V_{in}} = \\frac{V_{out}(V_{in} - V_{out})}{V_{in} L f_{sw}}\n$$\nAlternatively, using the off-time of the high-side switch ($\\Delta t = (1-D)T_{sw}$), the current falls:\n$$\n\\Delta I = \\frac{|-V_{out}|}{L} ((1-D) T_{sw}) = \\frac{V_{out}(1-D)}{L f_{sw}}\n$$\nThis form is often more convenient. Now, we evaluate $\\Delta I$ numerically:\n$$\n\\Delta I = \\frac{0.8\\,\\text{V} \\cdot (1 - 2/3)}{(200 \\times 10^{-9}\\,\\text{H}) \\cdot (200 \\times 10^6\\,\\text{Hz})} = \\frac{0.8 \\cdot (1/3)}{40} = \\frac{0.8}{120}\\,\\text{A} = \\frac{1}{150}\\,\\text{A}\n$$\n\n**Part 2: MOSFET Conduction Loss**\n\nConduction loss occurs due to current flowing through the finite on-resistance $R_{ds,on}$ of the MOSFETs. The total conduction loss $P_{cond}$ is the sum of the losses in the high-side (HS) and low-side (LS) MOSFETs. The instantaneous power in a resistor is $p(t) = i(t)^2 R$. The average power is the time average of $p(t)$ over one period $T_{sw}$.\n\nThe current through the HS switch is $i_L(t)$ for $0 < t \\leq D T_{sw}$ and zero otherwise. The current through the LS switch is $i_L(t)$ for $D T_{sw} < t \\leq T_{sw}$ and zero otherwise. Since the MOSFETs are identical ($R_{ds,on}$ is the same) and there is no dead-time, the inductor current is always flowing through one of the switches. The total conduction loss is therefore the power dissipated by the total RMS inductor current flowing through the resistance $R_{ds,on}$:\n$$\nP_{cond} = I_{L,rms}^2 R_{ds,on}\n$$\nThe term $I_{L,rms}^2$ is the square of the RMS value of the inductor current. The inductor current $i_L(t)$ can be decomposed into its DC component, which is the load current $I_{load}$, and an AC ripple component $i_{ripple}(t)$, which has a zero mean value.\n$$\nI_{L,rms}^2 = \\langle (I_{load} + i_{ripple}(t))^2 \\rangle = \\langle I_{load}^2 + 2 I_{load} i_{ripple}(t) + i_{ripple}(t)^2 \\rangle\n$$\nSince $\\langle i_{ripple}(t) \\rangle = 0$, the cross-term $2 I_{load} \\langle i_{ripple}(t) \\rangle$ is zero.\n$$\nI_{L,rms}^2 = I_{load}^2 + \\langle i_{ripple}(t)^2 \\rangle = I_{load}^2 + I_{ripple,rms}^2\n$$\nFor a symmetric triangular wave with peak-to-peak amplitude $\\Delta I$, its amplitude (peak value) is $A_p = \\Delta I / 2$. The RMS value of such a wave is $A_p / \\sqrt{3}$.\n$$\nI_{ripple,rms} = \\frac{\\Delta I / 2}{\\sqrt{3}} = \\frac{\\Delta I}{2\\sqrt{3}} \\implies I_{ripple,rms}^2 = \\frac{(\\Delta I)^2}{12}\n$$\nSubstituting this into the expression for $I_{L,rms}^2$, we obtain the total conduction loss:\n$$\nP_{cond} = \\left( I_{load}^2 + \\frac{(\\Delta I)^2}{12} \\right) R_{ds,on}\n$$\nNow, we evaluate $P_{cond}$ numerically.\n$I_{load} = 1.0\\,\\text{A}$, $\\Delta I = 1/150\\,\\text{A}$, and $R_{ds,on} = 20\\,\\text{m}\\Omega = 0.020\\,\\Omega$.\n$$\nP_{cond} = \\left( (1.0)^2 + \\frac{(1/150)^2}{12} \\right) \\cdot (0.020) = \\left( 1 + \\frac{1}{22500 \\cdot 12} \\right) \\cdot 0.020 = \\left( 1 + \\frac{1}{270000} \\right) \\cdot 0.020\n$$\nThe contribution from the ripple current is negligible in this case, so $P_{cond} \\approx I_{load}^2 R_{ds,on} = (1.0)^2 \\cdot 0.020 = 0.020\\,\\text{W}$.\n\n**Part 3: Gate-Drive Switching Loss**\n\nGate-drive switching loss, $P_{sw}$, is the power consumed to charge and discharge the gate capacitances of the MOSFETs. The problem specifies that the energy required for one full charge event is $E_{gate} = Q_g V_g$. A full charge-discharge cycle dissipates this amount of energy. Each of the two MOSFETs undergoes one such cycle for every switching period $T_{sw}$.\n\nThe energy lost per cycle for one MOSFET is $E_{loss,1,cyc} = Q_g V_g$.\nPower loss is energy per time, so we multiply the energy per cycle by the frequency $f_{sw}$:\n$$\nP_{sw,1} = E_{loss,1,cyc} \\cdot f_{sw} = Q_g V_g f_{sw}\n$$\nSince there are $2$ identical MOSFETs (HS and LS), the total gate-drive switching loss is:\n$$\nP_{sw,total} = 2 \\cdot P_{sw,1} = 2 Q_g V_g f_{sw}\n$$\nNow, we evaluate $P_{sw,total}$ numerically.\n$Q_g = 5\\,\\text{nC} = 5 \\times 10^{-9}\\,\\text{C}$, $V_g = 1.0\\,\\text{V}$, and $f_{sw} = 200\\,\\text{MHz} = 200 \\times 10^6\\,\\text{Hz}$.\n$$\nP_{sw,total} = 2 \\cdot (5 \\times 10^{-9}\\,\\text{C}) \\cdot (1.0\\,\\text{V}) \\cdot (200 \\times 10^6\\,\\text{s}^{-1})\n$$\n$$\nP_{sw,total} = 2 \\cdot 5 \\cdot 200 \\cdot 10^{-9} \\cdot 10^6 = 2000 \\times 10^{-3}\\,\\text{W} = 2.0\\,\\text{W}\n$$\nThe total gate-drive switching loss is $2.0\\,\\text{W}$.\n\n**Part 4: Total Efficiency**\n\nThe total efficiency $\\eta$ is defined as the ratio of output power $P_{out}$ to input power $P_{in}$. The input power is the sum of the output power and the total power loss $P_{loss}$.\n$$\n\\eta = \\frac{P_{out}}{P_{in}} = \\frac{P_{out}}{P_{out} + P_{loss}}\n$$\nFirst, calculate the output power:\n$$\nP_{out} = V_{out} I_{load} = (0.8\\,\\text{V}) \\cdot (1.0\\,\\text{A}) = 0.8\\,\\text{W}\n$$\nThe total power loss is the sum of the conduction and switching losses calculated previously:\n$$\nP_{loss} = P_{cond} + P_{sw,total} = 0.020\\,\\text{W} + 2.0\\,\\text{W} = 2.02\\,\\text{W}\n$$\nNow, calculate the efficiency:\n$$\n\\eta = \\frac{0.8}{0.8 + 2.02} = \\frac{0.8}{2.82} \\approx 0.2836879\n$$\nRounding to three significant figures, the total efficiency is:\n$$\n\\eta \\approx 0.284\n$$",
            "answer": "$$\n\\boxed{0.284}\n$$"
        }
    ]
}