{"vcs1":{"timestamp_begin":1704375303.577942650, "rt":0.87, "ut":0.16, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704375303.121051298}
{"VCS_COMP_START_TIME": 1704375303.121051298}
{"VCS_COMP_END_TIME": 1704375304.521931951}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/./sim/h264_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/./src+/home/N26124939/VSD/VSD_Project/rtl/./src/H264+/home/N26124939/VSD/VSD_Project/rtl/./src/H264/cavlc+/home/N26124939/VSD/VSD_Project/rtl/./src/H264/dct_quant+/home/N26124939/VSD/VSD_Project/rtl/./src/H264/fetch+/home/N26124939/VSD/VSD_Project/rtl/./src/H264/intra+/home/N26124939/VSD/VSD_Project/rtl/./src/H264/packer+/home/N26124939/VSD/VSD_Project/rtl/./include +prog_path=/home/N26124939/VSD/VSD_Project/rtl/./sim/h264_0"}
{"vcs1": {"peak_mem": 326260}}
