create_clock -period 20 [get_ports FPGA_CLK1_50]