
---------- Begin Simulation Statistics ----------
simSeconds                                   1.597452                       # Number of seconds simulated (Second)
simTicks                                 1597452142698                       # Number of ticks simulated (Tick)
finalTick                                1597452142698                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    865.55                       # Real time elapsed on the host (Second)
hostTickRate                               1845594290                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8642840                       # Number of bytes of host memory used (Byte)
simInsts                                    218166961                       # Number of instructions simulated (Count)
simOps                                      355671658                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   252056                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     410920                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        119811907                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.549175                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.820912                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       462157723                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     3079                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      430527179                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1001793                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            106489133                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         134954530                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 457                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           119584064                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.600205                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.903228                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  34281513     28.67%     28.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5817242      4.86%     33.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7605526      6.36%     39.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   9207517      7.70%     47.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  10472955      8.76%     56.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   9819247      8.21%     64.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  17866189     14.94%     79.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  12419855     10.39%     89.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  12094020     10.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             119584064                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                12852793     93.89%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      6      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  32904      0.24%     94.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      2      0.00%     94.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    283      0.00%     94.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    27      0.00%     94.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     94.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     94.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     94.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   36      0.00%     94.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     94.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     94.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     94.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd            495881      3.62%     97.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult           243378      1.78%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  18878      0.14%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 41014      0.30%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1905      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1524      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       743877      0.17%      0.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     303952910     70.60%     70.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       104539      0.02%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1303566      0.30%     71.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     16185069      3.76%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1718      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      1498791      0.35%     75.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       283405      0.07%     75.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           16      0.00%     75.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        81461      0.02%     75.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       859622      0.20%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3315      0.00%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     31112904      7.23%     82.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp      1785238      0.41%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     12347624      2.87%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv          179      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     18249499      4.24%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19227444      4.47%     94.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      7109500      1.65%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     14763603      3.43%     99.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       912899      0.21%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      430527179                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.593359                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            13688631                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.031795                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                734397025                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               372886688                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       298181519                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 260931821                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                195763928                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        128420081                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   312464481                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    131007452                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   2887814                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           43770                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          227843                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       35881958                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       8243063                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       241170                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        79235                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2531      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        365139      0.77%      0.77% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       406175      0.85%      1.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1454      0.00%      1.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     42896624     90.09%     91.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3733621      7.84%     99.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       210771      0.44%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       47616315                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2286      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        13026      0.11%      0.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        54676      0.46%      0.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          835      0.01%      0.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     10409575     88.14%     88.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      1309760     11.09%     99.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        19672      0.17%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      11809830                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          423      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           21      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1255      0.10%      0.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          257      0.02%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1269852     99.69%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          747      0.06%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1304      0.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1273859                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          245      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       352112      0.98%      0.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       351498      0.98%      1.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          619      0.00%      1.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     32487049     90.73%     92.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      2423861      6.77%     99.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       191099      0.53%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     35806483                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          245      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          656      0.05%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          227      0.02%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1263285     99.78%     99.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          377      0.03%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1222      0.10%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1266012                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     20837430     43.76%     43.76% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     26211997     55.05%     98.81% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       365135      0.77%     99.58% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       201753      0.42%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     47616315                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       524562     42.33%     42.33% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       714454     57.66%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           21      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          126      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1239163                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          42899155                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     22089104                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1273859                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2304                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       526468                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        747391                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             47616315                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               524463                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                37831766                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.794513                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3301                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          212225                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             201753                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            10472                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2531      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       365139      0.77%      0.77% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       406175      0.85%      1.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1454      0.00%      1.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     42896624     90.09%     91.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3733621      7.84%     99.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       210771      0.44%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     47616315                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          564      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       365139      3.73%      3.74% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1896      0.02%      3.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1454      0.01%      3.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      9203406     94.06%     97.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1319      0.01%     97.85% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     97.85% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       210771      2.15%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       9784549                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1255      0.24%      0.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       522461     99.62%     99.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          747      0.14%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       524463                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1255      0.24%      0.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       522461     99.62%     99.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          747      0.14%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       524463                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       212225                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       201753                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        10472                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1561                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       213786                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               420655                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 420650                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              68537                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 352112                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              352112                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       106453731                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2622                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1271915                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    105689563                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.365249                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.236192                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        32330728     30.59%     30.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         8882096      8.40%     38.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        13543944     12.81%     51.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        11539993     10.92%     62.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3277398      3.10%     65.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         3810321      3.61%     69.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2233566      2.11%     71.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1053034      1.00%     72.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        29018483     27.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    105689563                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1124                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                352117                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       686333      0.19%      0.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    250947829     70.56%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       104218      0.03%     70.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      1201856      0.34%     71.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     11700634      3.29%     74.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1632      0.00%     74.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      1497392      0.42%     74.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       278569      0.08%     74.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     74.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        78966      0.02%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       857937      0.24%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1520      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     25147313      7.07%     82.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp      1785238      0.50%     82.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     12073245      3.39%     86.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           92      0.00%     86.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     15205918      4.28%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     90.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16027644      4.51%     94.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      5359788      1.51%     96.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     11810863      3.32%     99.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       904665      0.25%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    355671658                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      29018483                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            218166961                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              355671658                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      218166961                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        355671658                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.549175                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.820912                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           34102960                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          104509354                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         262927533                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         27838507                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         6264453                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       686333      0.19%      0.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    250947829     70.56%     70.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       104218      0.03%     70.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1201856      0.34%     71.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     11700634      3.29%     74.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1632      0.00%     74.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd      1497392      0.42%     74.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       278569      0.08%     74.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     74.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        78966      0.02%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       857937      0.24%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1520      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     25147313      7.07%     82.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp      1785238      0.50%     82.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     12073245      3.39%     86.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           92      0.00%     86.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     15205918      4.28%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     90.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     16027644      4.51%     94.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      5359788      1.51%     96.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     11810863      3.32%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       904665      0.25%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    355671658                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     35806483                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     35262408                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       543830                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     32487049                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3319189                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       352117                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       352112                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 24694923                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              21413273                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  65170393                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7031726                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1273749                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             25503489                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  2319                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              484238659                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 12727                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           427639365                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         39897139                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        33516913                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        7903299                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.569256                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      246766099                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     169897210                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      249940046                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     115228663                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     372642076                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    229974171                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          41420212                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    124405589                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          918                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           26778885                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      97699751                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2551994                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  390                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3625                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  36297830                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 77854                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          119584064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.144308                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.447863                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 35666713     29.83%     29.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  8722582      7.29%     37.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  5049362      4.22%     41.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  5962308      4.99%     46.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4221821      3.53%     49.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  6154835      5.15%     55.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  8142287      6.81%     61.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2943426      2.46%     64.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 42720730     35.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            119584064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             308761462                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.577052                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           47616315                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.397426                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     20604301                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1273749                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   12934526                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   102404                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              462160802                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2605                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 35881958                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 8243063                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1653                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     62994                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     9853                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            692                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         760352                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       651761                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1412113                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                427145552                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               426601600                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 324955424                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 571832388                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.560594                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.568270                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          34590590                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             34590590                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         34590590                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            34590590                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         4794618                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            4794618                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        4794620                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           4794620                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 1194870327472                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  1194870327472                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 1194870327472                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 1194870327472                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      39385208                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         39385208                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     39385210                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        39385210                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.121737                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.121737                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.121737                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.121737                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 249210.745772                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 249210.745772                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 249210.641818                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 249210.641818                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs         116522                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           87                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs          41158                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            7                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          2.831090                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets       12.428571                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          515213                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               515213                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data       2524072                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total          2524072                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data      2524072                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total         2524072                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      2270546                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        2270546                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      2270548                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher      3401126                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       5671674                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 585951444162                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 585951444162                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 585951937483                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher 938873709181                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 1524825646664                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.057650                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.057650                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.057650                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.144005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 258066.317160                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 258066.317160                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 258066.307113                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 276047.905659                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 268849.310920                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   5671629                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher      3401126                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total      3401126                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher 938873709181                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total 938873709181                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 276047.905659                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 276047.905659                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          520                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          520                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      9493096                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      9493096                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          562                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          562                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.074733                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.074733                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 226026.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 226026.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     59238519                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     59238519                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.074733                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.074733                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 1410440.928571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 1410440.928571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          562                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          562                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          562                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          562                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        28583919                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           28583919                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       4537292                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          4537292                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 1134415932226                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 1134415932226                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     33121211                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       33121211                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.136991                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.136991                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 250020.481870                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 250020.481870                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data      2511930                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total        2511930                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      2025362                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      2025362                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 530394699801                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 530394699801                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.061150                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.061150                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 261876.494079                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 261876.494079                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.misses::cpu.data            2                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.misses::total              2                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.accesses::total            2                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.missRate::cpu.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMisses::cpu.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMissLatency::cpu.data       493321                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissLatency::total       493321                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissRate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::cpu.data 246660.500000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::total 246660.500000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        6006671                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           6006671                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       257326                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          257326                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  60454395246                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  60454395246                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      6263997                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       6263997                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.041080                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.041080                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 234933.101381                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 234933.101381                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        12142                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         12142                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       245184                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       245184                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  55556744361                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  55556744361                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.039142                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.039142                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 226592.046630                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 226592.046630                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses      2270546                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued            9340990                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused            1561127                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful            1699596                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.181950                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.428095                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache        4888612                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR         1047477                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB              3775                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate              5939864                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified       12723900                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit         1621719                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand       167559                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull         60638                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage           264612                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage        77931                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999744                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                40262977                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               5671629                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  7.099015                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 599985                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    24.497213                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    39.502531                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.382769                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.617227                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           39                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           25                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0              30                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              17                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.609375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.390625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              84444361                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             84444361                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          34409996                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             34409996                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         34409996                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            34409996                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         1887834                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            1887834                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        1887834                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           1887834                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 297492135844                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  297492135844                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 297492135844                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 297492135844                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      36297830                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         36297830                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     36297830                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        36297830                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.052010                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.052010                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.052010                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.052010                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 157583.842565                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 157583.842565                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 157583.842565                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 157583.842565                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst        860765                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total           860765                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst       860765                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total          860765                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst      1027069                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        1027069                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      1027069                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher      2655942                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       3683011                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 228285866044                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 228285866044                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 228285866044                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher 706646054182                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 934931920226                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.028296                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.028296                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.028296                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.101466                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 222269.259460                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 222269.259460                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 222269.259460                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 266062.306399                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 253849.885386                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   3682921                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher      2655942                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total      2655942                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher 706646054182                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total 706646054182                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 266062.306399                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 266062.306399                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst        34409996                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           34409996                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       1887834                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          1887834                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 297492135844                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 297492135844                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     36297830                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       36297830                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.052010                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.052010                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 157583.842565                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 157583.842565                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst       860765                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total         860765                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      1027069                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      1027069                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 228285866044                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 228285866044                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.028296                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.028296                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 222269.259460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 222269.259460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses      1027069                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued            4225869                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused            1472589                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful             359001                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.084953                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.259006                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache         799134                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR          770780                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                13                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate              1569927                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified        4227189                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit              72                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand          606                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage           266481                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage        39533                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.997411                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                34390987                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               3682945                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  9.337904                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    18.387995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    45.609416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.287312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.712647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           43                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           21                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0              33                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::1               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::4               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.671875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.328125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              76278669                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             76278669                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      357291                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 8043450                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 3561                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 692                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1978609                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   17                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  18324                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           27838507                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.845398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.012503                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               24130089     86.68%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1923836      6.91%     93.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1153155      4.14%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               546481      1.96%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                80722      0.29%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 4010      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  211      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               74                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             27838507                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                33481165                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 7903425                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     42791                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     10845                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                36298263                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       848                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1273749                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 27771930                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                13852363                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14862                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  68640350                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               8030810                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              476763554                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                109347                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                5948578                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  40360                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 108229                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              35                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           832373186                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1607759921                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                409558838                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 311660061                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             630244592                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                202128586                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1002                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 988                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  25520387                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        538780505                       # The number of ROB reads (Count)
system.cpu.rob.writes                       938148211                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                218166961                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  355671658                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   194                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    262716.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   1027060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   2036331.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples   3335879.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples   2655926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.026906983360                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         14756                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         14756                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             18872923                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              248392                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      9354682                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      515213                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    9354682                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    515213                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  299486                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 252497                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.31                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.77                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                9354682                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                515213                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  5924930                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  2349307                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   600461                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   107635                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    53026                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    11989                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     5183                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     2288                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      296                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       68                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   12810                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   13466                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   14746                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   14838                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   14806                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   14796                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   14772                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   14795                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   14767                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   14769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   14808                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   14757                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   14760                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   14757                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   14756                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   14757                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   14756                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   14756                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        14756                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      613.436839                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      62.870763                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2554.526955                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023         13810     93.59%     93.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047           63      0.43%     94.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-3071          175      1.19%     95.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-4095          100      0.68%     95.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-5119           85      0.58%     96.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-6143           98      0.66%     97.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167           15      0.10%     97.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191           12      0.08%     97.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-9215            8      0.05%     97.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-10239           18      0.12%     97.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-11263           32      0.22%     97.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-12287           25      0.17%     97.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-13311           41      0.28%     98.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-14335          113      0.77%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-15359           25      0.17%     99.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15360-16383           25      0.17%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-17407           25      0.17%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17408-18431           20      0.14%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-19455           14      0.09%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19456-20479           14      0.09%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-21503           10      0.07%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21504-22527           12      0.08%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-23551            6      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-25599            7      0.05%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::25600-26623            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-27647            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::27648-28671            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          14756                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        14756                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.802114                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.789277                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.659018                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1548     10.49%     10.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               301      2.04%     12.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             12438     84.29%     96.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               461      3.12%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 8      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          14756                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 19167104                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                598699648                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              32973632                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               374784090.23811662                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               20641389.57196523                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1597451982702                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      161850.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     65731840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    130325184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher    213496256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher    169979264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     16812032                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 41147924.399777576327                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 81583153.896484598517                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 133647982.492557018995                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 106406482.833917841315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 10524278.975647743791                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1027061                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      2270567                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher      3401126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher      2655928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       515213                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  34347387593                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  61179517557                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher  97595942601                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher  76231359429                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 38503127886299                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33442.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26944.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     28695.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     28702.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  74732446.36                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     65731904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    145316288                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher    217672064                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher    169979392                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       598699648                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     65731904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     65731904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     32973632                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     32973632                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       1027061                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       2270567                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher      3401126                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher      2655928                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          9354682                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       515213                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          515213                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        41147964                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        90967538                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher    136262025                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher    106406563                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          374784090                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     41147964                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       41147964                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     20641390                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          20641390                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     20641390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       41147964                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       90967538                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher    136262025                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher    106406563                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         395425480                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               9055196                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               262688                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        528066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        389033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        236924                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       1700607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        673021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        876116                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        916743                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        720217                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        350350                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        380014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       261490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       394300                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       606246                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       299098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       428447                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       294524                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         26634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         29093                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          4136                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3091                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3504                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         15803                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        14874                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        26757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        33216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        30036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        36235                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        26576                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              99569282180                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            45275980000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        269354207180                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10995.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29745.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              7283767                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              240934                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             80.44                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.72                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1793179                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   332.562306                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   227.362250                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   304.123102                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       322036     17.96%     17.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       691596     38.57%     56.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       235932     13.16%     69.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       156966      8.75%     78.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        71874      4.01%     82.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        57692      3.22%     85.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        32487      1.81%     87.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        30998      1.73%     89.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       193598     10.80%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1793179                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          579532544                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        16812032                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               362.785544                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                10.524279                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.92                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.83                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                80.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       7455088200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       3962461965                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     43130790780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      395086140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 126101386320.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 568948387620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 134307191520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   884300392545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    553.569255                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 343899423012                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  53342380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1200210339686                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       5348238420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2842652340                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     21523308660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      976145220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 126101386320.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 575809516950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 128529398400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   861130646310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    539.065067                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 328282979533                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  53342380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1215826783165                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             9109478                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        515213                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           8839336                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                24                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             245224                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            245224                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        9109480                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     17015039                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total     17015039                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     11048918                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total     11048918                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                28063957                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    395961984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    395961984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port    235711168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total    235711168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                631673152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               22                       # Total snoops (Count)
system.membus.snoopTraffic                       1408                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            9354728                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000267                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.016352                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  9352226     99.97%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     2502      0.03%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              9354728                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1597452142698                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        310100984619                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       386279663496                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       250105306566                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       18709277                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      9354551                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         2502                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.011088                       # Number of seconds simulated (Second)
simTicks                                  11088216121                       # Number of ticks simulated (Tick)
finalTick                                1608540358819                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.42                       # Real time elapsed on the host (Second)
hostTickRate                               1726538902                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8642840                       # Number of bytes of host memory used (Byte)
simInsts                                    219899064                       # Number of instructions simulated (Count)
simOps                                      358281771                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 34239753                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   55786813                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           831637                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.480131                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               2.082763                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3656019                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3358622                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   5380                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1045892                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1212796                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              831634                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.038582                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.884200                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    199399     23.98%     23.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     22909      2.75%     26.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     46978      5.65%     32.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     67934      8.17%     40.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     90454     10.88%     51.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     79411      9.55%     60.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    107909     12.98%     73.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    101490     12.20%     86.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    115150     13.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                831634                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   59447     87.84%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd              5468      8.08%     95.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult             2721      4.02%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     19      0.03%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     5      0.01%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                12      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          136      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2161214     64.35%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       176993      5.27%     69.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     69.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     69.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     69.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     69.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     69.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        16386      0.49%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           39      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         8199      0.24%     70.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     70.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     70.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     70.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     70.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     70.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       341557     10.17%     80.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp        19618      0.58%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       135696      4.04%     85.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       200551      5.97%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        91577      2.73%     93.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        38345      1.14%     94.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       160093      4.77%     99.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         8218      0.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3358622                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.038567                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               67673                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.020149                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  4776037                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2562647                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1921461                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   2845887                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2139275                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1400789                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1997433                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1428726                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     26764                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                               1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                               3                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         270641                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         47641                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1250                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          279                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return            96      0.03%      0.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          105      0.03%      0.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      0.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       301309     91.47%     91.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        27902      8.47%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            5      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         329417                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return           37      0.04%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect           46      0.04%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        91510     87.80%     87.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        12627     12.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            4      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        104224                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            4      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        11222     99.96%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        11227                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return           59      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect           59      0.03%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       209798     93.16%     93.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        15275      6.78%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            1      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       225192                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            2      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        11178     99.97%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        11181                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       140226     42.57%     42.57% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       189094     57.40%     99.97% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS           96      0.03%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       329417                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         4287     38.18%     38.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6940     61.82%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        11227                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            301309                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       161200                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             11227                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              3                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         4289                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          6938                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               329417                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 4288                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  282663                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.858070                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               3                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               5                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                4                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return           96      0.03%      0.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          105      0.03%      0.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      0.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       301309     91.47%     91.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        27902      8.47%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            5      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       329417                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return           96      0.21%      0.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            3      0.01%      0.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%      0.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        46650     99.78%     99.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            5      0.01%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         46754                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            4      0.09%      0.09% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.09% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         4284     99.91%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         4288                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            4      0.09%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         4284     99.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         4288                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            4                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            6                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                  142                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                    142                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                 83                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                     59                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                  59                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1045892                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             11222                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       695761                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.751451                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.221972                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          163181     23.45%     23.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           50799      7.30%     30.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          118320     17.01%     47.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           79146     11.38%     59.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           17173      2.47%     61.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           32840      4.72%     66.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            9028      1.30%     67.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            4016      0.58%     68.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          221258     31.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       695761                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                    59                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          110      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1643052     62.95%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       127775      4.90%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        16384      0.63%     68.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           36      0.00%     68.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     68.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     68.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         8199      0.31%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       275983     10.57%     79.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp        19618      0.75%     80.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       132671      5.08%     85.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       167098      6.40%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        62999      2.41%     94.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        20180      0.77%     94.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       127790      4.90%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         8218      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2610113                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        221258                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1732103                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                2610113                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1732103                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          2610113                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.480131                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  2.082763                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             219187                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1138295                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           1607716                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           190789                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           28398                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          110      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1643052     62.95%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       127775      4.90%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        16384      0.63%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           36      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         8199      0.31%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       275983     10.57%     79.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        19618      0.75%     80.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       132671      5.08%     85.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       167098      6.40%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        62999      2.41%     94.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        20180      0.77%     94.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       127790      4.90%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         8218      0.31%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      2610113                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       225192                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       225132                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl           60                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       209798                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        15394                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall           59                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn           59                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    54690                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                205041                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    492518                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 68153                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  11232                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               183293                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     5                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3860514                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    19                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             3331851                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           263051                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          246822                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          45448                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            4.006377                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        1771360                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1298750                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        2733233                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1258381                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       2412048                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      1514541                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            292270                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       857603                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             189191                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        812635                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   22474                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    285960                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    12                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             831634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.763088                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.279201                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   154452     18.57%     18.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    74595      8.97%     27.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    49057      5.90%     33.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    43084      5.18%     38.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    37261      4.48%     43.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49014      5.89%     49.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    53687      6.46%     55.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    20923      2.52%     57.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   349561     42.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               831634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               2643860                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             3.179103                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             329417                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.396107                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles         7762                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     11232                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     127374                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      828                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                3656020                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   19                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   270641                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   47641                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       557                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6957                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         5639                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                12596                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  3326898                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 3322250                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2528159                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4572104                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.994832                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.552953                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            232017                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               232017                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           232017                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              232017                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           42661                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              42661                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          42661                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             42661                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  10443365576                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   10443365576                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  10443365576                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  10443365576                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        274678                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           274678                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       274678                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          274678                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.155313                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.155313                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.155313                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.155313                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 244798.893040                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 244798.893040                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 244798.893040                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 244798.893040                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs           1227                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs            422                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          2.907583                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            2540                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 2540                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         25267                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            25267                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        25267                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           25267                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        17394                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          17394                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        17394                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher        25336                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         42730                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   4462048446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   4462048446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   4462048446                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher   6340094158                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  10802142604                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.063325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.063325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.063325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.155564                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 256528.023801                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 256528.023801                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 256528.023801                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 250240.533549                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 252799.967330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     42730                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher        25336                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total        25336                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher   6340094158                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total   6340094158                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 250240.533549                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 250240.533549                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.hits::cpu.data          204065                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             204065                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         42214                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            42214                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  10345101366                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  10345101366                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       246279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         246279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.171407                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.171407                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 245063.281518                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 245063.281518                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        25245                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          25245                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        16969                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        16969                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   4372490685                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   4372490685                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.068902                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.068902                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 257675.212741                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 257675.212741                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data          27952                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total             27952                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          447                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             447                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     98264210                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     98264210                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data        28399                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total         28399                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.015740                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.015740                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 219830.447427                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 219830.447427                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           22                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            22                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          425                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          425                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     89557761                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     89557761                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.014965                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.014965                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 210724.143529                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 210724.143529                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses        17394                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued              82321                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused               7090                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful              16927                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.205622                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.493197                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache          47294                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR            9678                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                13                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate                56985                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified         116403                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit           16203                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand         1793                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull           666                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage             2773                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage          815                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  274730                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 42730                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  6.429441                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    25.946209                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    38.053791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.405410                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.594590                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           39                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           25                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0              31                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.609375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.390625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                592086                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses               592086                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            285930                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               285930                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           285930                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              285930                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst              30                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                 30                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst             30                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total                30                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst      5586527                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total       5586527                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst      5586527                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total      5586527                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        285960                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           285960                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       285960                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          285960                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.000105                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.000105                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.000105                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.000105                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 186217.566667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 186217.566667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 186217.566667                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 186217.566667                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst            14                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total               14                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst           14                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total              14                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst           16                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total             16                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst           16                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher           57                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total            73                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst      4039899                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total      4039899                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst      4039899                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher     16919518                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total     20959417                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.000056                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.000056                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.000056                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.000255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 252493.687500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 252493.687500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 252493.687500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 296833.649123                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 287115.301370                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                        73                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher           57                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total           57                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher     16919518                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total     16919518                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 296833.649123                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 296833.649123                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst          285930                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             285930                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst            30                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total               30                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst      5586527                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total      5586527                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       285960                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         285960                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.000105                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.000105                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 186217.566667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 186217.566667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total             14                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst           16                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total           16                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst      4039899                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total      4039899                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.000056                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 252493.687500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 252493.687500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses           16                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                113                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused                 24                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful                 29                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.256637                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.644444                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache             32                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR              24                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                   56                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified            116                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                2                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  460843                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                    73                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               6312.917808                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    16.036936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    47.963064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.250577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.749423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           42                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           22                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0              23                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::3               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::4              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.656250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.343750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                571993                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               571993                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                         196                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   79850                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  10                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  19239                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    182                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             190789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.688494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.829061                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 157127     82.36%     82.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                18410      9.65%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 9275      4.86%     96.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 5104      2.68%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  823      0.43%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   48      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               61                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               190789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  246476                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   45449                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       418                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        20                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  285960                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  11232                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    84310                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  135483                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    526841                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 73768                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3790924                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   799                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  55066                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                     27                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             6364758                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    12412013                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2673045                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   3410530                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4442943                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1921800                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    245106                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4130508                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7447925                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1732103                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2610113                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      2272.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     17077.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples     24948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples        57.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.003511652624                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           127                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           127                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                89477                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2149                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        42803                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2540                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      42803                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2540                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     705                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    268                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  42803                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2540                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    34932                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     6082                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      850                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      134                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       66                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       26                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     116                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     124                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     128                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      332.031496                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      60.043686                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1388.720074                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511            113     88.98%     88.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023            8      6.30%     95.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559            2      1.57%     96.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583            1      0.79%     97.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607            1      0.79%     98.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631            1      0.79%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-13823            1      0.79%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.897638                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.891191                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.468612                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 6      4.72%      4.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      2.36%      7.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               116     91.34%     98.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      1.57%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            127                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    45120                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  2739392                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                162560                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               247054347.61610201                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               14660608.90463050                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    11088362784                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      244544.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1092928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher      1596672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher         3648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       145472                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 92350.292312633042                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 98566621.363927155733                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 143997193.288473069668                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 328997.916363755183                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 13119513.401663431898                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        17394                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher        25336                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher           57                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         2540                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst       541667                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    485744310                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher    664941512                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher      1502511                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 268812145215                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33854.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27925.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     26244.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     26359.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 105831553.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1113216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher      1621504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher         3584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         2739264                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       162560                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       162560                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst            15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         17394                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher        25336                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher           56                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            42801                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         2540                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2540                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           86578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       100396312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher    146236688                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher       323226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          247042804                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        86578                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          86578                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     14660609                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          14660609                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     14660609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          86578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      100396312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher    146236688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher       323226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         261703413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 42098                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2273                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          2852                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2927                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2265                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2404                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2473                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2879                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2843                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         2886                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3366                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2883                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           283                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          285                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          293                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                363392500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              210490000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1152730000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8632.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27382.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                34538                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2083                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.64                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         7749                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   366.424571                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   233.181060                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   336.203978                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1935     24.97%     24.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1925     24.84%     49.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1170     15.10%     64.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          573      7.39%     72.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          423      5.46%     77.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          214      2.76%     80.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          255      3.29%     83.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          184      2.37%     86.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1070     13.81%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         7749                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            2694272                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          145472                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               242.985163                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                13.119513                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.90                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                82.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         24061800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         12796740                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       138951540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2871000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 875247360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   3695447940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1145918880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     5895295260                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    531.672110                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2942043339                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    370240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   7775932782                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         31266060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         16610715                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       161621040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        8994060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 875247360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   4170334320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    746014560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     6010088115                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    542.024799                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1895441565                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    370240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   8822534556                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               42378                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2540                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             40264                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                425                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               425                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          42378                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       128190                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       128190                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port          220                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total          220                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  128410                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      2897280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      2897280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         4672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total         4672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2901952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              42803                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000280                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.016742                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    42791     99.97%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       12      0.03%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                42803                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11088216121                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1513983233                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2880077163                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy            5154412                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          85607                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        42804                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.002511                       # Number of seconds simulated (Second)
simTicks                                   2510630566                       # Number of ticks simulated (Tick)
finalTick                                1611050989385                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.07                       # Real time elapsed on the host (Second)
hostTickRate                               2354141372                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8654104                       # Number of bytes of host memory used (Byte)
simInsts                                    220082516                       # Number of instructions simulated (Count)
simOps                                      358588882                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                206227145                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  336011591                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           188302                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.026437                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.974244                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          407082                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1941                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         388072                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    870                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               101932                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            119076                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 827                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              186053                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.085814                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.444427                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     88450     47.54%     47.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     13347      7.17%     54.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      9189      4.94%     59.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     27233     14.64%     74.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      7686      4.13%     78.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      6880      3.70%     82.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     25710     13.82%     95.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      5220      2.81%     98.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      2338      1.26%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                186053                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    4260     71.98%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     71.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     29      0.49%     72.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     72.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      5      0.08%     72.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     72.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     51      0.86%     73.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    30      0.51%     73.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     73.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     73.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     73.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.02%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     73.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    770     13.01%     86.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   485      8.20%     95.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               144      2.43%     97.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              143      2.42%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         7600      1.96%      1.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        309205     79.68%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          152      0.04%     81.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           611      0.16%     81.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          566      0.15%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          436      0.11%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          660      0.17%     82.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          680      0.18%     82.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     82.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          462      0.12%     82.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1981      0.51%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           42      0.01%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            2      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        27612      7.12%     90.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        34436      8.87%     99.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1538      0.40%     99.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         2083      0.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         388072                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.060902                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                5918                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015250                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   949333                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  499717                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          368412                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     19659                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    11393                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             9365                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      376391                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         9999                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      3316                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             460                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            2249                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          32292                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         38534                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         4450                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         2805                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           26      0.05%      0.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1916      3.85%      3.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1940      3.90%      7.80% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          348      0.70%      8.50% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        39708     79.75%     88.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1762      3.54%     91.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     91.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         4088      8.21%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          49788                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           24      0.14%      0.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          714      4.04%      4.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          923      5.23%      9.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          163      0.92%     10.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        11270     63.83%     74.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          988      5.60%     79.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     79.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         3575     20.25%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         17657                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            6      0.29%      0.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.14%      0.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          325     15.70%     16.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          101      4.88%     21.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         1098     53.04%     74.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          213     10.29%     84.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     84.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          324     15.65%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         2070                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         1203      3.74%      3.75% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         1018      3.17%      6.92% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          185      0.58%      7.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        28437     88.50%     95.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          774      2.41%     98.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          513      1.60%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        32132                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.12%      0.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          172     10.70%     10.82% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           95      5.91%     16.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          936     58.21%     74.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          113      7.03%     81.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     81.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          290     18.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1608                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        16656     33.45%     33.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        30805     61.87%     95.33% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1916      3.85%     99.17% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          411      0.83%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        49788                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1687     83.19%     83.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          324     15.98%     99.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.15%     99.31% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           14      0.69%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2028                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             39734                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        29114                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              2070                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            669                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1752                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           318                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                49788                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1318                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   33861                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.680104                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             904                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            4436                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                411                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4025                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           26      0.05%      0.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1916      3.85%      3.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1940      3.90%      7.80% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          348      0.70%      8.50% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        39708     79.75%     88.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1762      3.54%     91.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     91.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         4088      8.21%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        49788                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           20      0.13%      0.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1914     12.02%     12.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          496      3.11%     15.26% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          348      2.18%     17.44% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         8716     54.72%     72.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          345      2.17%     74.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     74.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         4088     25.67%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         15927                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          325     24.66%     24.66% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     24.66% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          780     59.18%     83.84% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          213     16.16%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         1318                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          325     24.66%     24.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          780     59.18%     83.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          213     16.16%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         1318                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         4436                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          411                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         4025                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          425                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         4861                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3002                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3002                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1800                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   1203                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                1203                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           97222                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1114                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1644                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       172152                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.783953                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.560611                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           99447     57.77%     57.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           10037      5.83%     63.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            5590      3.25%     66.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           23794     13.82%     80.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            2642      1.53%     82.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            1650      0.96%     83.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           17348     10.08%     93.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1546      0.90%     94.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           10098      5.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       172152                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         558                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  1203                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2092      0.68%      0.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       248647     80.96%     81.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          141      0.05%     81.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          470      0.15%     81.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          500      0.16%     82.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          368      0.12%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          652      0.21%     82.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          565      0.18%     82.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          434      0.14%     82.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1946      0.63%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           17      0.01%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        19576      6.37%     89.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        28478      9.27%     98.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1336      0.44%     99.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1884      0.61%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       307111                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         10098                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               183452                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 307111                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         183452                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           307111                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.026437                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.974244                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              51274                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               8819                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            299722                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            20912                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           30362                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2092      0.68%      0.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       248647     80.96%     81.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          141      0.05%     81.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          470      0.15%     81.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          500      0.16%     82.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     82.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          368      0.12%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          652      0.21%     82.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          565      0.18%     82.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     82.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          434      0.14%     82.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1946      0.63%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           17      0.01%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        19576      6.37%     89.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        28478      9.27%     98.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1336      0.44%     99.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1884      0.61%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       307111                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        32132                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        30229                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1901                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        28437                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         3693                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1203                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1203                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    52053                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 55476                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     71147                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  5348                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2029                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                30070                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   560                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 427600                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2901                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              384763                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            38562                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           28522                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          36132                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.043329                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         180733                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites        182259                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          13260                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          6693                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        434491                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       260359                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             64654                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       148081                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          207                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches              33132                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        127657                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    5148                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1373                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     15635                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   851                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             186053                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.452280                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.399828                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   101111     54.35%     54.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    23681     12.73%     67.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     2321      1.25%     68.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     2436      1.31%     69.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     3980      2.14%     71.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     2678      1.44%     73.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     2784      1.50%     74.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1887      1.01%     75.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    45175     24.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               186053                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                266527                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.415423                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              49788                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.264405                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        54294                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      2029                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      14860                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1902                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 409023                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  337                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    32292                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   38534                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   855                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       337                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1436                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            156                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            374                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1600                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1974                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   381646                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  377777                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    277167                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    394785                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.006229                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.702071                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             43456                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                43456                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            43456                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               43456                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           12217                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              12217                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          12217                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             12217                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   2816782908                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    2816782908                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   2816782908                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   2816782908                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         55673                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            55673                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        55673                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           55673                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.219442                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.219442                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.219442                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.219442                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 230562.569207                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 230562.569207                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 230562.569207                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 230562.569207                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs            840                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           56                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs            235                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.574468                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets              14                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            6924                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 6924                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data          7236                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total             7236                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data         7236                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total            7236                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         4981                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           4981                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         4981                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher        12714                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         17695                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   1473949813                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   1473949813                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   1473949813                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher   3692213857                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   5166163670                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.089469                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.089469                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.089469                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.317838                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 295914.437462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 295914.437462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 295914.437462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 290405.368649                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 291956.127155                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     17743                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher        12714                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total        12714                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher   3692213857                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total   3692213857                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 290405.368649                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 290405.368649                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          230                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          230                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           49                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           49                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     11053057                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     11053057                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          279                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          279                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.175627                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.175627                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 225572.591837                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 225572.591837                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           49                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           49                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     44118897                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     44118897                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.175627                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.175627                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 900385.653061                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 900385.653061                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          279                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          279                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          279                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          279                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           18201                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              18201                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          7383                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             7383                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   2126773496                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   2126773496                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        25584                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          25584                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.288579                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.288579                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 288063.591494                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 288063.591494                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         4420                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           4420                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         2963                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         2963                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    966455838                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    966455838                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.115815                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.115815                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 326174.768140                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 326174.768140                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data          25255                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total             25255                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         4834                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            4834                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data    690009412                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total    690009412                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data        30089                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total         30089                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.160657                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.160657                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 142740.879603                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 142740.879603                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         2816                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          2816                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         2018                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         2018                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data    507493975                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total    507493975                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.067068                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.067068                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 251483.634787                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 251483.634787                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses         4981                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued              21726                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused               7523                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful               1920                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.088373                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.278221                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache           2880                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR            6121                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                11                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate                 9012                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified          27655                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit            3311                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand          333                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage              717                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage           70                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                   62145                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 17807                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  3.489920                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    21.263587                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    42.736413                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.332244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.667756                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           35                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           29                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0              20                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.546875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.453125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                130205                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses               130205                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             10588                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                10588                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            10588                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               10588                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            5047                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               5047                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           5047                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              5047                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    892097697                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     892097697                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    892097697                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    892097697                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         15635                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            15635                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        15635                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           15635                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.322801                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.322801                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.322801                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.322801                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 176758.014068                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 176758.014068                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 176758.014068                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 176758.014068                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          2476                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             2476                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         2476                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            2476                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         2571                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           2571                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         2571                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher         7557                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         10128                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    663396748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    663396748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    663396748                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher   2239976375                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   2903373123                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.164439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.164439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.164439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.647777                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 258030.629327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 258030.629327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 258030.629327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 296410.794627                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 286667.962382                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     10128                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher         7557                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total         7557                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher   2239976375                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total   2239976375                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 296410.794627                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 296410.794627                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst           10588                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              10588                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          5047                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             5047                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    892097697                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    892097697                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        15635                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          15635                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.322801                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.322801                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 176758.014068                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 176758.014068                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         2476                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           2476                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         2571                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         2571                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    663396748                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    663396748                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.164439                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.164439                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 258030.629327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 258030.629327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses         2571                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued              12915                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused               3603                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful               1586                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.122803                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.381525                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache           2687                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR            2668                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 3                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                 5358                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified          12954                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               4                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand           12                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage              312                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage           69                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.993978                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 3547895                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 10193                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                348.071716                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    16.451652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    47.542326                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.257057                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.742849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           44                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           20                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0              28                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::1              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 41399                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                41399                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        2196                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   11383                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 156                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   8177                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   13                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    168                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              20912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.818525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             9.865666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  16653     79.63%     79.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1649      7.89%     87.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1420      6.79%     94.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  866      4.14%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  277      1.32%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   36      0.17%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    8      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    3      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               73                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                20912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   28183                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   36142                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       504                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      3193                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   15820                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       515                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2029                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    54829                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   40699                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3318                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     73165                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 12013                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 420559                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1499                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   4908                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1681                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   3902                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              817232                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     1503256                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   481545                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     14825                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                628514                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   188732                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     208                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 209                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     21364                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           563098                       # The number of ROB reads (Count)
system.cpu.rob.writes                          822610                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   183452                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     307111                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    23                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      6432.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2570.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      4478.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples     12291.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples      7556.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001301063226                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           366                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           366                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                60718                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                6106                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        27869                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        6924                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      27869                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      6924                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     974                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    492                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.70                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.37                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  27869                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  6924                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    15959                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     8019                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     2396                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      324                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       73                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       53                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       29                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     235                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     296                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     389                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     374                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     387                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     369                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     375                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     376                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     367                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          366                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       81.806011                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      33.196583                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     244.285625                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            322     87.98%     87.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           12      3.28%     91.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383           13      3.55%     94.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511           12      3.28%     98.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            3      0.82%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            1      0.27%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            1      0.27%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2431            1      0.27%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3455            1      0.27%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            366                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          366                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.584699                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.554212                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.024193                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                96     26.23%     26.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                11      3.01%     29.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               208     56.83%     86.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                51     13.93%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            366                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    62336                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1783616                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                443136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               710425509.89160538                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               176503865.60298094                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2510523903                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       72156.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       164480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       286592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher       786624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher       483584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       411904                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 65513422.097004771233                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 114151402.393146827817                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 313317303.888827085495                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 192614559.285979777575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 164063962.885728687048                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2570                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         5029                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher        12714                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher         7556                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         6924                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     93255650                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    148319398                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher    352175036                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher    213575957                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  70269657681                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     36286.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29492.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     27699.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     28265.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  10148708.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       164544                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       321856                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher       813696                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher       483648                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1783744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       164544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       164544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       443136                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       443136                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2571                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          5029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher        12714                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher         7557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            27871                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         6924                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            6924                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        65538914                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       128197276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher    324100252                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher    192640051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          710476493                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     65538914                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       65538914                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    176503866                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         176503866                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    176503866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       65538914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      128197276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher    324100252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher    192640051                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         886980359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 26895                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 6436                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1877                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1649                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1954                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1367                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1285                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           983                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1069                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1791                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1856                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           366                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           354                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           378                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           420                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          369                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          376                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                303044791                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              134475000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           807326041                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11267.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30017.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                22327                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                5879                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         5123                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   416.293578                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   297.673179                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   332.063610                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          528     10.31%     10.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1685     32.89%     43.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          831     16.22%     59.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          538     10.50%     69.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          239      4.67%     74.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          208      4.06%     78.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          116      2.26%     80.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          117      2.28%     83.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          861     16.81%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         5123                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            1721280                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          411904                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               685.596688                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               164.063963                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         18007080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          9567195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        92327340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       15357240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 197914080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    894255900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    211024320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1438453155                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    572.944970                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    539281949                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     83720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1887628617                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         18592560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          9874590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        99710100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       18238680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 197914080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    936401700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    175533120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1456264830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    580.039473                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    447209715                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     83720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1979700851                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               25805                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          6924                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             20947                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2067                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2067                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          25804                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        53230                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total        53230                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        30383                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        30383                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   83613                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      1578688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      1578688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       648128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       648128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2226816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27872                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.004808                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.069172                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27738     99.52%     99.52% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      134      0.48%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27872                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2510630566                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1181831449                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1203896475                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          695458815                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          55743                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        27872                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          133                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
