Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 14:11:54 2020
| Host         : DESKTOP-6UUDBDA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (897)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (864)
5. checking no_input_delay (14)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (897)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: keyboard_driver/debounce_PS2Clk/result_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: pixel_driver/display_reg/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: pixel_driver/line_clk_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[9]/Q (HIGH)

 There are 302 register/latch pins with no clock driven by root clock pin: pixel_driver/vert_ok_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[0][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[0][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[10][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[11][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[12][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[13][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[14][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[3][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[3][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[4][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[4][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[5][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[5][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[6][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[6][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[7][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[7][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[8][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[8][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[9][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[9][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: video_memory/game_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: video_memory/game_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_memory/last_alive_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_memory/last_alive_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_memory/last_alive_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_memory/last_alive_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_memory/reset_fin_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/reset_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (864)
--------------------------------------------------
 There are 864 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.487        0.000                      0                  115        0.049        0.000                      0                  115        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.487        0.000                      0                  115        0.049        0.000                      0                  115        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.381%)  route 2.307ns (76.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.798     5.401    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.456     5.857 f  keyboard_driver/count_idle_reg[9]/Q
                         net (fo=2, routed)           1.132     6.989    keyboard_driver/count_idle_reg[9]
    SLICE_X60Y149        LUT5 (Prop_lut5_I3_O)        0.124     7.113 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.699     7.812    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X59Y144        LUT4 (Prop_lut4_I3_O)        0.124     7.936 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.475     8.412    keyboard_driver/ps2_code0
    SLICE_X60Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493    14.915    keyboard_driver/CLK
    SLICE_X60Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[1]/C
                         clock pessimism              0.188    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X60Y143        FDRE (Setup_fdre_C_CE)      -0.169    14.899    keyboard_driver/ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.381%)  route 2.307ns (76.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.798     5.401    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.456     5.857 f  keyboard_driver/count_idle_reg[9]/Q
                         net (fo=2, routed)           1.132     6.989    keyboard_driver/count_idle_reg[9]
    SLICE_X60Y149        LUT5 (Prop_lut5_I3_O)        0.124     7.113 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.699     7.812    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X59Y144        LUT4 (Prop_lut4_I3_O)        0.124     7.936 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.475     8.412    keyboard_driver/ps2_code0
    SLICE_X60Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493    14.915    keyboard_driver/CLK
    SLICE_X60Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[2]/C
                         clock pessimism              0.188    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X60Y143        FDRE (Setup_fdre_C_CE)      -0.169    14.899    keyboard_driver/ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.460%)  route 2.174ns (75.540%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.798     5.401    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.456     5.857 f  keyboard_driver/count_idle_reg[9]/Q
                         net (fo=2, routed)           1.132     6.989    keyboard_driver/count_idle_reg[9]
    SLICE_X60Y149        LUT5 (Prop_lut5_I3_O)        0.124     7.113 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.699     7.812    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X59Y144        LUT4 (Prop_lut4_I3_O)        0.124     7.936 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.342     8.279    keyboard_driver/ps2_code0
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493    14.915    keyboard_driver/CLK
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[0]/C
                         clock pessimism              0.188    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y143        FDRE (Setup_fdre_C_CE)      -0.169    14.899    keyboard_driver/ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.460%)  route 2.174ns (75.540%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.798     5.401    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.456     5.857 f  keyboard_driver/count_idle_reg[9]/Q
                         net (fo=2, routed)           1.132     6.989    keyboard_driver/count_idle_reg[9]
    SLICE_X60Y149        LUT5 (Prop_lut5_I3_O)        0.124     7.113 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.699     7.812    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X59Y144        LUT4 (Prop_lut4_I3_O)        0.124     7.936 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.342     8.279    keyboard_driver/ps2_code0
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493    14.915    keyboard_driver/CLK
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[3]/C
                         clock pessimism              0.188    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y143        FDRE (Setup_fdre_C_CE)      -0.169    14.899    keyboard_driver/ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.460%)  route 2.174ns (75.540%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.798     5.401    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.456     5.857 f  keyboard_driver/count_idle_reg[9]/Q
                         net (fo=2, routed)           1.132     6.989    keyboard_driver/count_idle_reg[9]
    SLICE_X60Y149        LUT5 (Prop_lut5_I3_O)        0.124     7.113 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.699     7.812    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X59Y144        LUT4 (Prop_lut4_I3_O)        0.124     7.936 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.342     8.279    keyboard_driver/ps2_code0
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493    14.915    keyboard_driver/CLK
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[4]/C
                         clock pessimism              0.188    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y143        FDRE (Setup_fdre_C_CE)      -0.169    14.899    keyboard_driver/ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.460%)  route 2.174ns (75.540%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.798     5.401    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.456     5.857 f  keyboard_driver/count_idle_reg[9]/Q
                         net (fo=2, routed)           1.132     6.989    keyboard_driver/count_idle_reg[9]
    SLICE_X60Y149        LUT5 (Prop_lut5_I3_O)        0.124     7.113 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.699     7.812    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X59Y144        LUT4 (Prop_lut4_I3_O)        0.124     7.936 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.342     8.279    keyboard_driver/ps2_code0
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493    14.915    keyboard_driver/CLK
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[5]/C
                         clock pessimism              0.188    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y143        FDRE (Setup_fdre_C_CE)      -0.169    14.899    keyboard_driver/ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.460%)  route 2.174ns (75.540%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.798     5.401    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.456     5.857 f  keyboard_driver/count_idle_reg[9]/Q
                         net (fo=2, routed)           1.132     6.989    keyboard_driver/count_idle_reg[9]
    SLICE_X60Y149        LUT5 (Prop_lut5_I3_O)        0.124     7.113 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.699     7.812    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X59Y144        LUT4 (Prop_lut4_I3_O)        0.124     7.936 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.342     8.279    keyboard_driver/ps2_code0
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493    14.915    keyboard_driver/CLK
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[6]/C
                         clock pessimism              0.188    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y143        FDRE (Setup_fdre_C_CE)      -0.169    14.899    keyboard_driver/ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.460%)  route 2.174ns (75.540%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.798     5.401    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.456     5.857 f  keyboard_driver/count_idle_reg[9]/Q
                         net (fo=2, routed)           1.132     6.989    keyboard_driver/count_idle_reg[9]
    SLICE_X60Y149        LUT5 (Prop_lut5_I3_O)        0.124     7.113 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.699     7.812    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X59Y144        LUT4 (Prop_lut4_I3_O)        0.124     7.936 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.342     8.279    keyboard_driver/ps2_code0
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493    14.915    keyboard_driver/CLK
    SLICE_X58Y143        FDRE                                         r  keyboard_driver/ps2_code_reg[7]/C
                         clock pessimism              0.188    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y143        FDRE (Setup_fdre_C_CE)      -0.169    14.899    keyboard_driver/ps2_code_reg[7]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 keyboard_driver/debounce_PS2Clk/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/count_idle_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.606ns (28.115%)  route 1.549ns (71.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.617     5.219    keyboard_driver/debounce_PS2Clk/counter_out_reg[9]_inv_0
    SLICE_X67Y145        FDRE                                         r  keyboard_driver/debounce_PS2Clk/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  keyboard_driver/debounce_PS2Clk/result_reg/Q
                         net (fo=13, routed)          0.464     6.140    keyboard_driver/debounce_PS2Clk/CLK
    SLICE_X66Y145        LUT1 (Prop_lut1_I0_O)        0.150     6.290 r  keyboard_driver/debounce_PS2Clk/count_idle[0]_i_1/O
                         net (fo=13, routed)          1.085     7.375    keyboard_driver/clear
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.668    15.090    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[10]/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X61Y150        FDRE (Setup_fdre_C_R)       -0.633    14.610    keyboard_driver/count_idle_reg[10]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 keyboard_driver/debounce_PS2Clk/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/count_idle_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.606ns (28.115%)  route 1.549ns (71.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.617     5.219    keyboard_driver/debounce_PS2Clk/counter_out_reg[9]_inv_0
    SLICE_X67Y145        FDRE                                         r  keyboard_driver/debounce_PS2Clk/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  keyboard_driver/debounce_PS2Clk/result_reg/Q
                         net (fo=13, routed)          0.464     6.140    keyboard_driver/debounce_PS2Clk/CLK
    SLICE_X66Y145        LUT1 (Prop_lut1_I0_O)        0.150     6.290 r  keyboard_driver/debounce_PS2Clk/count_idle[0]_i_1/O
                         net (fo=13, routed)          1.085     7.375    keyboard_driver/clear
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.668    15.090    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[11]/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X61Y150        FDRE (Setup_fdre_C_R)       -0.633    14.610    keyboard_driver/count_idle_reg[11]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 keyboard_driver/count_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.392ns (77.358%)  route 0.115ns (22.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.561     1.480    keyboard_driver/CLK
    SLICE_X61Y149        FDRE                                         r  keyboard_driver/count_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  keyboard_driver/count_idle_reg[4]/Q
                         net (fo=2, routed)           0.114     1.735    keyboard_driver/count_idle_reg[4]
    SLICE_X61Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.932 r  keyboard_driver/count_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    keyboard_driver/count_idle_reg[4]_i_1_n_0
    SLICE_X61Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  keyboard_driver/count_idle_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    keyboard_driver/count_idle_reg[8]_i_1_n_7
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.918     2.083    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[8]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X61Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    keyboard_driver/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 keyboard_driver/count_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/count_idle_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.403ns (77.839%)  route 0.115ns (22.161%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.561     1.480    keyboard_driver/CLK
    SLICE_X61Y149        FDRE                                         r  keyboard_driver/count_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  keyboard_driver/count_idle_reg[4]/Q
                         net (fo=2, routed)           0.114     1.735    keyboard_driver/count_idle_reg[4]
    SLICE_X61Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.932 r  keyboard_driver/count_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    keyboard_driver/count_idle_reg[4]_i_1_n_0
    SLICE_X61Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  keyboard_driver/count_idle_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    keyboard_driver/count_idle_reg[8]_i_1_n_5
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.918     2.083    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[10]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X61Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    keyboard_driver/count_idle_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 keyboard_driver/count_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/count_idle_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.428ns (78.860%)  route 0.115ns (21.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.561     1.480    keyboard_driver/CLK
    SLICE_X61Y149        FDRE                                         r  keyboard_driver/count_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  keyboard_driver/count_idle_reg[4]/Q
                         net (fo=2, routed)           0.114     1.735    keyboard_driver/count_idle_reg[4]
    SLICE_X61Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.932 r  keyboard_driver/count_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    keyboard_driver/count_idle_reg[4]_i_1_n_0
    SLICE_X61Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  keyboard_driver/count_idle_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    keyboard_driver/count_idle_reg[8]_i_1_n_4
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.918     2.083    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[11]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X61Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    keyboard_driver/count_idle_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 keyboard_driver/count_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/count_idle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.428ns (78.860%)  route 0.115ns (21.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.561     1.480    keyboard_driver/CLK
    SLICE_X61Y149        FDRE                                         r  keyboard_driver/count_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  keyboard_driver/count_idle_reg[4]/Q
                         net (fo=2, routed)           0.114     1.735    keyboard_driver/count_idle_reg[4]
    SLICE_X61Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.932 r  keyboard_driver/count_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    keyboard_driver/count_idle_reg[4]_i_1_n_0
    SLICE_X61Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  keyboard_driver/count_idle_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    keyboard_driver/count_idle_reg[8]_i_1_n_6
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.918     2.083    keyboard_driver/CLK
    SLICE_X61Y150        FDRE                                         r  keyboard_driver/count_idle_reg[9]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X61Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    keyboard_driver/count_idle_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 keyboard_driver/count_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/count_idle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.431ns (78.976%)  route 0.115ns (21.024%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.561     1.480    keyboard_driver/CLK
    SLICE_X61Y149        FDRE                                         r  keyboard_driver/count_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  keyboard_driver/count_idle_reg[4]/Q
                         net (fo=2, routed)           0.114     1.735    keyboard_driver/count_idle_reg[4]
    SLICE_X61Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.932 r  keyboard_driver/count_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    keyboard_driver/count_idle_reg[4]_i_1_n_0
    SLICE_X61Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  keyboard_driver/count_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    keyboard_driver/count_idle_reg[8]_i_1_n_0
    SLICE_X61Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  keyboard_driver/count_idle_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    keyboard_driver/count_idle_reg[12]_i_1_n_7
    SLICE_X61Y151        FDRE                                         r  keyboard_driver/count_idle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.918     2.083    keyboard_driver/CLK
    SLICE_X61Y151        FDRE                                         r  keyboard_driver/count_idle_reg[12]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X61Y151        FDRE (Hold_fdre_C_D)         0.105     1.938    keyboard_driver/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Data/counter_out_reg[9]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.481    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X67Y146        FDSE                                         r  keyboard_driver/debounce_PS2Data/counter_out_reg[9]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y146        FDSE (Prop_fdse_C_Q)         0.141     1.622 r  keyboard_driver/debounce_PS2Data/counter_out_reg[9]_inv/Q
                         net (fo=11, routed)          0.131     1.754    keyboard_driver/debounce_PS2Data/counter_out_reg[9]
    SLICE_X66Y145        LUT4 (Prop_lut4_I0_O)        0.045     1.799 r  keyboard_driver/debounce_PS2Data/result_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    keyboard_driver/debounce_PS2Data/result_i_1__0_n_0
    SLICE_X66Y145        FDRE                                         r  keyboard_driver/debounce_PS2Data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.999    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X66Y145        FDRE                                         r  keyboard_driver/debounce_PS2Data/result_reg/C
                         clock pessimism             -0.501     1.497    
    SLICE_X66Y145        FDRE (Hold_fdre_C_D)         0.121     1.618    keyboard_driver/debounce_PS2Data/result_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Clk/counter_out_reg[9]_inv/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.486%)  route 0.132ns (41.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.481    keyboard_driver/debounce_PS2Clk/counter_out_reg[9]_inv_0
    SLICE_X65Y144        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/Q
                         net (fo=5, routed)           0.132     1.754    keyboard_driver/debounce_PS2Clk/counter_out_reg_n_0_[5]
    SLICE_X64Y144        LUT5 (Prop_lut5_I1_O)        0.045     1.799 r  keyboard_driver/debounce_PS2Clk/counter_out[9]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.799    keyboard_driver/debounce_PS2Clk/plusOp[9]
    SLICE_X64Y144        FDSE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[9]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.999    keyboard_driver/debounce_PS2Clk/counter_out_reg[9]_inv_0
    SLICE_X64Y144        FDSE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[9]_inv/C
                         clock pessimism             -0.504     1.494    
    SLICE_X64Y144        FDSE (Hold_fdse_C_D)         0.092     1.586    keyboard_driver/debounce_PS2Clk/counter_out_reg[9]_inv
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 keyboard_driver/sync_ffs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Data/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.481    keyboard_driver/CLK
    SLICE_X66Y145        FDRE                                         r  keyboard_driver/sync_ffs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y145        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  keyboard_driver/sync_ffs_reg[1]/Q
                         net (fo=1, routed)           0.116     1.762    keyboard_driver/debounce_PS2Data/Q[0]
    SLICE_X66Y145        FDRE                                         r  keyboard_driver/debounce_PS2Data/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.999    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X66Y145        FDRE                                         r  keyboard_driver/debounce_PS2Data/flipflops_reg[0]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X66Y145        FDRE (Hold_fdre_C_D)         0.059     1.540    keyboard_driver/debounce_PS2Data/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Clk/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.481    keyboard_driver/debounce_PS2Clk/counter_out_reg[9]_inv_0
    SLICE_X65Y144        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  keyboard_driver/debounce_PS2Clk/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.146     1.768    keyboard_driver/debounce_PS2Clk/counter_out_reg_n_0_[0]
    SLICE_X65Y144        LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  keyboard_driver/debounce_PS2Clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.813    keyboard_driver/debounce_PS2Clk/plusOp[5]
    SLICE_X65Y144        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.999    keyboard_driver/debounce_PS2Clk/counter_out_reg[9]_inv_0
    SLICE_X65Y144        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y144        FDRE (Hold_fdre_C_D)         0.092     1.573    keyboard_driver/debounce_PS2Clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Data/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Data/counter_out_reg[9]_inv/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.481    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X67Y146        FDRE                                         r  keyboard_driver/debounce_PS2Data/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y146        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  keyboard_driver/debounce_PS2Data/counter_out_reg[7]/Q
                         net (fo=3, routed)           0.147     1.770    keyboard_driver/debounce_PS2Data/counter_out_reg_n_0_[7]
    SLICE_X67Y146        LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  keyboard_driver/debounce_PS2Data/counter_out[9]_inv_i_1__0/O
                         net (fo=1, routed)           0.000     1.815    keyboard_driver/debounce_PS2Data/plusOp__0[9]
    SLICE_X67Y146        FDSE                                         r  keyboard_driver/debounce_PS2Data/counter_out_reg[9]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.999    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X67Y146        FDSE                                         r  keyboard_driver/debounce_PS2Data/counter_out_reg[9]_inv/C
                         clock pessimism             -0.517     1.481    
    SLICE_X67Y146        FDSE (Hold_fdse_C_D)         0.092     1.573    keyboard_driver/debounce_PS2Data/counter_out_reg[9]_inv
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y148   keyboard_driver/count_idle_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y150   keyboard_driver/count_idle_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y150   keyboard_driver/count_idle_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y151   keyboard_driver/count_idle_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y148   keyboard_driver/count_idle_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y148   keyboard_driver/count_idle_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    pixel_driver/even_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y148   keyboard_driver/count_idle_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y149   keyboard_driver/count_idle_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    pixel_driver/even_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    pixel_driver/pixel_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y144   keyboard_driver/debounce_PS2Clk/counter_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y144   keyboard_driver/debounce_PS2Clk/counter_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y144   keyboard_driver/debounce_PS2Clk/counter_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y144   keyboard_driver/debounce_PS2Clk/counter_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y144   keyboard_driver/debounce_PS2Clk/counter_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y144   keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y144   keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y144   keyboard_driver/debounce_PS2Clk/counter_out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y148   keyboard_driver/count_idle_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y150   keyboard_driver/count_idle_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y150   keyboard_driver/count_idle_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y151   keyboard_driver/count_idle_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y148   keyboard_driver/count_idle_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y148   keyboard_driver/count_idle_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y148   keyboard_driver/count_idle_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y149   keyboard_driver/count_idle_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y149   keyboard_driver/count_idle_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y149   keyboard_driver/count_idle_reg[6]/C



