// Seed: 726561970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wor id_2;
  output wire id_1;
  assign id_2 = -1;
  logic id_5;
  ;
  logic [-1 'b0 : -1] id_6;
  ;
  wire id_7;
endmodule
module module_1 ();
  wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  wire id_3;
endmodule
module module_2 (
    output wand id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri id_3,
    input supply1 id_4
    , id_8,
    input supply0 id_5,
    output supply1 id_6
);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9, id_10, id_11;
  wire id_12;
endmodule
