$date
	Fri Oct 24 11:31:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sequence_tb $end
$var wire 3 ! Q [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ T0 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 % T2 $end
$var wire 1 & T1 $end
$var wire 3 ' Q [2:0] $end
$scope module FF0 $end
$var wire 1 $ T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module FF1 $end
$var wire 1 & T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ) Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 % T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 * Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
b0 '
0&
0%
1$
1#
0"
b0 !
$end
#10
0$
1&
b1 !
b1 '
1(
0#
1"
#20
0"
#30
1%
b11 !
b11 '
1)
1"
#40
0"
#50
0%
1*
b101 !
b101 '
0)
1"
#60
0"
#70
1$
1%
b111 !
b111 '
1)
1"
#80
0"
#90
0%
0&
0*
0)
b0 !
b0 '
0(
1"
#100
0"
#110
0$
1&
b1 !
b1 '
1(
1"
