-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mac_logger is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 10;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_FIFO_AXI_FULL_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_FIFO_AXI_FULL_ID_WIDTH : INTEGER := 1;
    C_M_AXI_FIFO_AXI_FULL_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_FIFO_AXI_FULL_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FIFO_AXI_FULL_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FIFO_AXI_FULL_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FIFO_AXI_FULL_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MAC_FIFO_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_MAC_FIFO_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MAC_FIFO_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MAC_FIFO_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MAC_FIFO_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MAC_FIFO_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MAC_FIFO_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MAC_FIFO_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PS_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_PS_ID_WIDTH : INTEGER := 1;
    C_M_AXI_PS_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PS_DATA_WIDTH : INTEGER := 64;
    C_M_AXI_PS_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PS_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PS_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PS_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FIFO_AXI_FULL_USER_VALUE : INTEGER := 0;
    C_M_AXI_FIFO_AXI_FULL_PROT_VALUE : INTEGER := 0;
    C_M_AXI_FIFO_AXI_FULL_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_MAC_FIFO_USER_VALUE : INTEGER := 0;
    C_M_AXI_MAC_FIFO_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MAC_FIFO_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_PS_USER_VALUE : INTEGER := 0;
    C_M_AXI_PS_PROT_VALUE : INTEGER := 0;
    C_M_AXI_PS_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_axilites_AWVALID : IN STD_LOGIC;
    s_axi_axilites_AWREADY : OUT STD_LOGIC;
    s_axi_axilites_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_axilites_WVALID : IN STD_LOGIC;
    s_axi_axilites_WREADY : OUT STD_LOGIC;
    s_axi_axilites_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_axilites_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_axilites_ARVALID : IN STD_LOGIC;
    s_axi_axilites_ARREADY : OUT STD_LOGIC;
    s_axi_axilites_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_axilites_RVALID : OUT STD_LOGIC;
    s_axi_axilites_RREADY : IN STD_LOGIC;
    s_axi_axilites_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_axilites_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_axilites_BVALID : OUT STD_LOGIC;
    s_axi_axilites_BREADY : IN STD_LOGIC;
    s_axi_axilites_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    m_axi_fifo_axi_full_AWVALID : OUT STD_LOGIC;
    m_axi_fifo_axi_full_AWREADY : IN STD_LOGIC;
    m_axi_fifo_axi_full_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_ADDR_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_ID_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fifo_axi_full_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_AWUSER_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_WVALID : OUT STD_LOGIC;
    m_axi_fifo_axi_full_WREADY : IN STD_LOGIC;
    m_axi_fifo_axi_full_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH/8-1 downto 0);
    m_axi_fifo_axi_full_WLAST : OUT STD_LOGIC;
    m_axi_fifo_axi_full_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_ID_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_WUSER_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_ARVALID : OUT STD_LOGIC;
    m_axi_fifo_axi_full_ARREADY : IN STD_LOGIC;
    m_axi_fifo_axi_full_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_ADDR_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_ID_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fifo_axi_full_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_ARUSER_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_RVALID : IN STD_LOGIC;
    m_axi_fifo_axi_full_RREADY : OUT STD_LOGIC;
    m_axi_fifo_axi_full_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_RLAST : IN STD_LOGIC;
    m_axi_fifo_axi_full_RID : IN STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_ID_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_RUSER_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_BVALID : IN STD_LOGIC;
    m_axi_fifo_axi_full_BREADY : OUT STD_LOGIC;
    m_axi_fifo_axi_full_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_BID : IN STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_ID_WIDTH-1 downto 0);
    m_axi_fifo_axi_full_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_FIFO_AXI_FULL_BUSER_WIDTH-1 downto 0);
    m_axi_mac_fifo_AWVALID : OUT STD_LOGIC;
    m_axi_mac_fifo_AWREADY : IN STD_LOGIC;
    m_axi_mac_fifo_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_ADDR_WIDTH-1 downto 0);
    m_axi_mac_fifo_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_ID_WIDTH-1 downto 0);
    m_axi_mac_fifo_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mac_fifo_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mac_fifo_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mac_fifo_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_AWUSER_WIDTH-1 downto 0);
    m_axi_mac_fifo_WVALID : OUT STD_LOGIC;
    m_axi_mac_fifo_WREADY : IN STD_LOGIC;
    m_axi_mac_fifo_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_DATA_WIDTH-1 downto 0);
    m_axi_mac_fifo_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_DATA_WIDTH/8-1 downto 0);
    m_axi_mac_fifo_WLAST : OUT STD_LOGIC;
    m_axi_mac_fifo_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_ID_WIDTH-1 downto 0);
    m_axi_mac_fifo_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_WUSER_WIDTH-1 downto 0);
    m_axi_mac_fifo_ARVALID : OUT STD_LOGIC;
    m_axi_mac_fifo_ARREADY : IN STD_LOGIC;
    m_axi_mac_fifo_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_ADDR_WIDTH-1 downto 0);
    m_axi_mac_fifo_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_ID_WIDTH-1 downto 0);
    m_axi_mac_fifo_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mac_fifo_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mac_fifo_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mac_fifo_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_ARUSER_WIDTH-1 downto 0);
    m_axi_mac_fifo_RVALID : IN STD_LOGIC;
    m_axi_mac_fifo_RREADY : OUT STD_LOGIC;
    m_axi_mac_fifo_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_DATA_WIDTH-1 downto 0);
    m_axi_mac_fifo_RLAST : IN STD_LOGIC;
    m_axi_mac_fifo_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_ID_WIDTH-1 downto 0);
    m_axi_mac_fifo_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_RUSER_WIDTH-1 downto 0);
    m_axi_mac_fifo_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_BVALID : IN STD_LOGIC;
    m_axi_mac_fifo_BREADY : OUT STD_LOGIC;
    m_axi_mac_fifo_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_ID_WIDTH-1 downto 0);
    m_axi_mac_fifo_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MAC_FIFO_BUSER_WIDTH-1 downto 0);
    m_axi_ps_AWVALID : OUT STD_LOGIC;
    m_axi_ps_AWREADY : IN STD_LOGIC;
    m_axi_ps_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_PS_ADDR_WIDTH-1 downto 0);
    m_axi_ps_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_PS_ID_WIDTH-1 downto 0);
    m_axi_ps_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_ps_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ps_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ps_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_PS_AWUSER_WIDTH-1 downto 0);
    m_axi_ps_WVALID : OUT STD_LOGIC;
    m_axi_ps_WREADY : IN STD_LOGIC;
    m_axi_ps_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_PS_DATA_WIDTH-1 downto 0);
    m_axi_ps_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_PS_DATA_WIDTH/8-1 downto 0);
    m_axi_ps_WLAST : OUT STD_LOGIC;
    m_axi_ps_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_PS_ID_WIDTH-1 downto 0);
    m_axi_ps_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_PS_WUSER_WIDTH-1 downto 0);
    m_axi_ps_ARVALID : OUT STD_LOGIC;
    m_axi_ps_ARREADY : IN STD_LOGIC;
    m_axi_ps_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_PS_ADDR_WIDTH-1 downto 0);
    m_axi_ps_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_PS_ID_WIDTH-1 downto 0);
    m_axi_ps_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_ps_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ps_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ps_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_PS_ARUSER_WIDTH-1 downto 0);
    m_axi_ps_RVALID : IN STD_LOGIC;
    m_axi_ps_RREADY : OUT STD_LOGIC;
    m_axi_ps_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_PS_DATA_WIDTH-1 downto 0);
    m_axi_ps_RLAST : IN STD_LOGIC;
    m_axi_ps_RID : IN STD_LOGIC_VECTOR (C_M_AXI_PS_ID_WIDTH-1 downto 0);
    m_axi_ps_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_PS_RUSER_WIDTH-1 downto 0);
    m_axi_ps_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_BVALID : IN STD_LOGIC;
    m_axi_ps_BREADY : OUT STD_LOGIC;
    m_axi_ps_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_BID : IN STD_LOGIC_VECTOR (C_M_AXI_PS_ID_WIDTH-1 downto 0);
    m_axi_ps_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_PS_BUSER_WIDTH-1 downto 0);
    timestamp : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of mac_logger is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mac_logger_mac_logger,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu5ev-sfvc784-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=21169,HLS_SYN_LUT=27245,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal data_buf_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_buf_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_buf_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_buf_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal log_header_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal log_header_t_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tap_header_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tap_header_t_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal fifo : STD_LOGIC_VECTOR (63 downto 0);
    signal fifo_axi_full_offset : STD_LOGIC_VECTOR (63 downto 0);
    signal ddr : STD_LOGIC_VECTOR (63 downto 0);
    signal driver : STD_LOGIC_VECTOR (63 downto 0);
    signal status : STD_LOGIC_VECTOR (31 downto 0);
    signal writeStatus : STD_LOGIC_VECTOR (15 downto 0);
    signal logger_vlan_enable_mask : STD_LOGIC_VECTOR (31 downto 0);
    signal multicast_recv_enable : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_filter_enable : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan100_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan100_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan101_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan101_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan102_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan102_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan103_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan103_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan104_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan104_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan105_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan105_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan106_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan106_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan107_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan107_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan108_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan108_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan109_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan109_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan110_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan110_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan111_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan111_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan112_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan112_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan113_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan113_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan114_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan114_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan115_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan115_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan116_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan116_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan117_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan117_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan118_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan118_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan119_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan119_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan120_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan120_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan121_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan121_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan122_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan122_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan123_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan123_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan124_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan124_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan125_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan125_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan126_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan126_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan127_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan127_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan128_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan128_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan129_macaddr_lsb : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan129_macaddr_msb : STD_LOGIC_VECTOR (31 downto 0);
    signal log_all_mask : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal fifo_axi_full_AWREADY : STD_LOGIC;
    signal fifo_axi_full_WREADY : STD_LOGIC;
    signal fifo_axi_full_ARREADY : STD_LOGIC;
    signal fifo_axi_full_RVALID : STD_LOGIC;
    signal fifo_axi_full_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal fifo_axi_full_RLAST : STD_LOGIC;
    signal fifo_axi_full_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_axi_full_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal fifo_axi_full_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_axi_full_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal fifo_axi_full_BVALID : STD_LOGIC;
    signal mac_fifo_AWREADY : STD_LOGIC;
    signal mac_fifo_WREADY : STD_LOGIC;
    signal mac_fifo_ARREADY : STD_LOGIC;
    signal mac_fifo_RVALID : STD_LOGIC;
    signal mac_fifo_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal mac_fifo_RLAST : STD_LOGIC;
    signal mac_fifo_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal mac_fifo_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal mac_fifo_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal mac_fifo_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal mac_fifo_BVALID : STD_LOGIC;
    signal ps_AWREADY : STD_LOGIC;
    signal ps_WREADY : STD_LOGIC;
    signal ps_ARREADY : STD_LOGIC;
    signal ps_RVALID : STD_LOGIC;
    signal ps_RDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal ps_RLAST : STD_LOGIC;
    signal ps_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal ps_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal ps_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal ps_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal ps_BVALID : STD_LOGIC;
    signal ps_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal ps_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal ps_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_logger_vlan_enable_mask_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_logger_vlan_enable_mask_c_write : STD_LOGIC;
    signal entry_proc_U0_multicast_recv_enable_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_multicast_recv_enable_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_filter_enable_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_filter_enable_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan100_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan100_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan100_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan100_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan101_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan101_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan101_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan101_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan102_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan102_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan102_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan102_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan103_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan103_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan103_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan103_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan104_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan104_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan104_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan104_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan105_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan105_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan105_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan105_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan106_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan106_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan106_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan106_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan107_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan107_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan107_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan107_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan108_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan108_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan108_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan108_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan109_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan109_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan109_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan109_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan110_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan110_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan110_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan110_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan111_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan111_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan111_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan111_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan112_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan112_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan112_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan112_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan113_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan113_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan113_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan113_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan114_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan114_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan114_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan114_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan115_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan115_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan115_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan115_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan116_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan116_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan116_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan116_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan117_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan117_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan117_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan117_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan118_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan118_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan118_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan118_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan119_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan119_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan119_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan119_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan120_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan120_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan120_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan120_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan121_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan121_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan121_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan121_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan122_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan122_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan122_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan122_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan123_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan123_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan123_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan123_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan124_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan124_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan124_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan124_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan125_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan125_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan125_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan125_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan126_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan126_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan126_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan126_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan127_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan127_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan127_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan127_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan128_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan128_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan128_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan128_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan129_macaddr_lsb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan129_macaddr_lsb_c_write : STD_LOGIC;
    signal entry_proc_U0_unicast_vlan129_macaddr_msb_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_unicast_vlan129_macaddr_msb_c_write : STD_LOGIC;
    signal entry_proc_U0_log_all_mask_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_log_all_mask_c_write : STD_LOGIC;
    signal rx_ringbuffer_header_U0_ap_start : STD_LOGIC;
    signal rx_ringbuffer_header_U0_ap_done : STD_LOGIC;
    signal rx_ringbuffer_header_U0_ap_continue : STD_LOGIC;
    signal rx_ringbuffer_header_U0_ap_idle : STD_LOGIC;
    signal rx_ringbuffer_header_U0_ap_ready : STD_LOGIC;
    signal rx_ringbuffer_header_U0_m_axi_ps_AWVALID : STD_LOGIC;
    signal rx_ringbuffer_header_U0_m_axi_ps_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_WVALID : STD_LOGIC;
    signal rx_ringbuffer_header_U0_m_axi_ps_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_WLAST : STD_LOGIC;
    signal rx_ringbuffer_header_U0_m_axi_ps_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARVALID : STD_LOGIC;
    signal rx_ringbuffer_header_U0_m_axi_ps_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_ringbuffer_header_U0_m_axi_ps_RREADY : STD_LOGIC;
    signal rx_ringbuffer_header_U0_m_axi_ps_BREADY : STD_LOGIC;
    signal rx_ringbuffer_header_U0_log_header_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_ringbuffer_header_U0_log_header_ce0 : STD_LOGIC;
    signal rx_ringbuffer_header_U0_log_header_we0 : STD_LOGIC;
    signal rx_ringbuffer_header_U0_log_header_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_ringbuffer_header_U0_tap_header_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_ringbuffer_header_U0_tap_header_ce0 : STD_LOGIC;
    signal rx_ringbuffer_header_U0_tap_header_we0 : STD_LOGIC;
    signal rx_ringbuffer_header_U0_tap_header_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_ringbuffer_header_U0_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_ringbuffer_header_U0_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_channel_done_driver_c_channel : STD_LOGIC;
    signal driver_c_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_driver_c_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_driver_c_channel : STD_LOGIC;
    signal ap_channel_done_ddr_c_channel : STD_LOGIC;
    signal ddr_c_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ddr_c_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_ddr_c_channel : STD_LOGIC;
    signal ap_channel_done_tap_header : STD_LOGIC;
    signal rx_ringbuffer_header_U0_tap_header_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_tap_header : STD_LOGIC := '0';
    signal ap_sync_channel_write_tap_header : STD_LOGIC;
    signal ap_channel_done_log_header : STD_LOGIC;
    signal rx_ringbuffer_header_U0_log_header_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_log_header : STD_LOGIC := '0';
    signal ap_sync_channel_write_log_header : STD_LOGIC;
    signal rx_fifo_U0_ap_start : STD_LOGIC;
    signal rx_fifo_U0_ap_done : STD_LOGIC;
    signal rx_fifo_U0_ap_continue : STD_LOGIC;
    signal rx_fifo_U0_ap_idle : STD_LOGIC;
    signal rx_fifo_U0_ap_ready : STD_LOGIC;
    signal rx_fifo_U0_m_axi_mac_fifo_AWVALID : STD_LOGIC;
    signal rx_fifo_U0_m_axi_mac_fifo_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_WVALID : STD_LOGIC;
    signal rx_fifo_U0_m_axi_mac_fifo_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_WLAST : STD_LOGIC;
    signal rx_fifo_U0_m_axi_mac_fifo_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARVALID : STD_LOGIC;
    signal rx_fifo_U0_m_axi_mac_fifo_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_mac_fifo_RREADY : STD_LOGIC;
    signal rx_fifo_U0_m_axi_mac_fifo_BREADY : STD_LOGIC;
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWVALID : STD_LOGIC;
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_WVALID : STD_LOGIC;
    signal rx_fifo_U0_m_axi_fifo_axi_full_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_WLAST : STD_LOGIC;
    signal rx_fifo_U0_m_axi_fifo_axi_full_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARVALID : STD_LOGIC;
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_fifo_U0_m_axi_fifo_axi_full_RREADY : STD_LOGIC;
    signal rx_fifo_U0_m_axi_fifo_axi_full_BREADY : STD_LOGIC;
    signal rx_fifo_U0_data_buf_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rx_fifo_U0_data_buf_ce0 : STD_LOGIC;
    signal rx_fifo_U0_data_buf_we0 : STD_LOGIC;
    signal rx_fifo_U0_data_buf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_fifo_U0_data_buf_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rx_fifo_U0_data_buf_ce1 : STD_LOGIC;
    signal rx_fifo_U0_data_buf_we1 : STD_LOGIC;
    signal rx_fifo_U0_data_buf_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_ap_start : STD_LOGIC;
    signal tx_ddr_U0_ap_done : STD_LOGIC;
    signal tx_ddr_U0_ap_continue : STD_LOGIC;
    signal tx_ddr_U0_ap_idle : STD_LOGIC;
    signal tx_ddr_U0_ap_ready : STD_LOGIC;
    signal tx_ddr_U0_data_buf_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tx_ddr_U0_data_buf_ce0 : STD_LOGIC;
    signal tx_ddr_U0_data_buf_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tx_ddr_U0_data_buf_ce1 : STD_LOGIC;
    signal tx_ddr_U0_log_header1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tx_ddr_U0_log_header1_ce0 : STD_LOGIC;
    signal tx_ddr_U0_tap_header1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tx_ddr_U0_tap_header1_ce0 : STD_LOGIC;
    signal tx_ddr_U0_m_axi_ps_AWVALID : STD_LOGIC;
    signal tx_ddr_U0_m_axi_ps_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal tx_ddr_U0_m_axi_ps_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_ddr_U0_m_axi_ps_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_m_axi_ps_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal tx_ddr_U0_m_axi_ps_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal tx_ddr_U0_m_axi_ps_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal tx_ddr_U0_m_axi_ps_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal tx_ddr_U0_m_axi_ps_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal tx_ddr_U0_m_axi_ps_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal tx_ddr_U0_m_axi_ps_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal tx_ddr_U0_m_axi_ps_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_ddr_U0_m_axi_ps_WVALID : STD_LOGIC;
    signal tx_ddr_U0_m_axi_ps_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal tx_ddr_U0_m_axi_ps_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal tx_ddr_U0_m_axi_ps_WLAST : STD_LOGIC;
    signal tx_ddr_U0_m_axi_ps_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_ddr_U0_m_axi_ps_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARVALID : STD_LOGIC;
    signal tx_ddr_U0_m_axi_ps_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal tx_ddr_U0_m_axi_ps_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_ddr_U0_m_axi_ps_RREADY : STD_LOGIC;
    signal tx_ddr_U0_m_axi_ps_BREADY : STD_LOGIC;
    signal tx_ddr_U0_logger_vlan_enable_mask_read : STD_LOGIC;
    signal tx_ddr_U0_multicast_recv_enable_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_filter_enable_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan100_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan100_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan101_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan101_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan102_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan102_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan103_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan103_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan104_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan104_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan105_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan105_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan106_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan106_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan107_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan107_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan108_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan108_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan109_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan109_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan110_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan110_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan111_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan111_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan112_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan112_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan113_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan113_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan114_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan114_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan115_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan115_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan116_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan116_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan117_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan117_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan118_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan118_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan119_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan119_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan120_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan120_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan121_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan121_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan122_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan122_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan123_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan123_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan124_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan124_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan125_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan125_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan126_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan126_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan127_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan127_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan128_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan128_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan129_macaddr_lsb_read : STD_LOGIC;
    signal tx_ddr_U0_unicast_vlan129_macaddr_msb_read : STD_LOGIC;
    signal tx_ddr_U0_log_all_mask_read : STD_LOGIC;
    signal tx_ddr_U0_vlan100_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan100_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan101_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan101_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan102_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan102_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan103_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan103_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan104_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan104_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan105_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan105_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan106_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan106_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan107_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan107_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan108_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan108_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan109_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan109_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan110_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan110_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan111_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan111_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan112_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan112_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan113_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan113_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan114_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan114_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan115_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan115_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan116_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan116_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan117_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan117_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan118_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan118_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan119_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan119_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan120_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan120_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan121_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan121_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan122_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan122_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan123_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan123_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan124_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan124_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan125_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan125_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan126_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan126_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan127_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan127_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan128_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan128_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_vlan129_received : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_vlan129_received_ap_vld : STD_LOGIC;
    signal tx_ddr_U0_droped : STD_LOGIC_VECTOR (31 downto 0);
    signal tx_ddr_U0_droped_ap_vld : STD_LOGIC;
    signal log_header_i_full_n : STD_LOGIC;
    signal log_header_t_empty_n : STD_LOGIC;
    signal tap_header_i_full_n : STD_LOGIC;
    signal tap_header_t_empty_n : STD_LOGIC;
    signal data_buf_i_full_n : STD_LOGIC;
    signal data_buf_t_empty_n : STD_LOGIC;
    signal logger_vlan_enable_mask_c_full_n : STD_LOGIC;
    signal logger_vlan_enable_mask_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal logger_vlan_enable_mask_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal logger_vlan_enable_mask_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal logger_vlan_enable_mask_c_empty_n : STD_LOGIC;
    signal multicast_recv_enable_c_full_n : STD_LOGIC;
    signal multicast_recv_enable_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal multicast_recv_enable_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal multicast_recv_enable_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal multicast_recv_enable_c_empty_n : STD_LOGIC;
    signal unicast_filter_enable_c_full_n : STD_LOGIC;
    signal unicast_filter_enable_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_filter_enable_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_filter_enable_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_filter_enable_c_empty_n : STD_LOGIC;
    signal unicast_vlan100_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan100_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan100_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan100_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan100_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan100_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan100_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan100_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan100_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan100_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan101_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan101_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan101_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan101_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan101_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan101_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan101_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan101_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan101_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan101_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan102_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan102_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan102_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan102_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan102_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan102_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan102_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan102_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan102_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan102_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan103_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan103_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan103_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan103_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan103_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan103_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan103_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan103_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan103_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan103_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan104_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan104_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan104_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan104_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan104_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan104_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan104_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan104_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan104_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan104_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan105_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan105_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan105_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan105_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan105_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan105_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan105_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan105_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan105_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan105_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan106_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan106_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan106_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan106_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan106_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan106_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan106_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan106_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan106_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan106_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan107_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan107_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan107_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan107_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan107_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan107_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan107_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan107_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan107_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan107_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan108_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan108_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan108_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan108_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan108_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan108_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan108_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan108_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan108_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan108_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan109_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan109_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan109_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan109_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan109_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan109_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan109_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan109_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan109_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan109_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan110_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan110_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan110_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan110_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan110_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan110_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan110_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan110_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan110_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan110_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan111_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan111_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan111_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan111_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan111_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan111_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan111_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan111_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan111_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan111_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan112_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan112_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan112_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan112_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan112_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan112_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan112_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan112_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan112_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan112_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan113_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan113_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan113_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan113_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan113_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan113_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan113_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan113_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan113_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan113_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan114_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan114_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan114_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan114_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan114_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan114_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan114_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan114_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan114_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan114_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan115_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan115_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan115_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan115_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan115_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan115_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan115_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan115_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan115_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan115_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan116_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan116_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan116_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan116_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan116_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan116_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan116_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan116_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan116_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan116_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan117_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan117_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan117_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan117_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan117_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan117_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan117_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan117_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan117_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan117_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan118_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan118_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan118_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan118_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan118_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan118_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan118_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan118_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan118_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan118_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan119_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan119_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan119_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan119_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan119_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan119_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan119_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan119_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan119_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan119_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan120_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan120_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan120_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan120_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan120_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan120_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan120_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan120_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan120_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan120_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan121_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan121_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan121_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan121_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan121_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan121_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan121_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan121_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan121_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan121_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan122_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan122_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan122_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan122_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan122_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan122_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan122_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan122_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan122_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan122_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan123_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan123_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan123_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan123_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan123_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan123_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan123_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan123_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan123_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan123_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan124_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan124_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan124_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan124_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan124_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan124_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan124_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan124_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan124_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan124_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan125_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan125_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan125_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan125_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan125_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan125_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan125_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan125_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan125_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan125_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan126_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan126_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan126_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan126_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan126_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan126_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan126_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan126_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan126_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan126_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan127_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan127_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan127_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan127_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan127_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan127_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan127_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan127_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan127_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan127_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan128_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan128_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan128_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan128_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan128_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan128_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan128_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan128_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan128_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan128_macaddr_msb_c_empty_n : STD_LOGIC;
    signal unicast_vlan129_macaddr_lsb_c_full_n : STD_LOGIC;
    signal unicast_vlan129_macaddr_lsb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan129_macaddr_lsb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan129_macaddr_lsb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan129_macaddr_lsb_c_empty_n : STD_LOGIC;
    signal unicast_vlan129_macaddr_msb_c_full_n : STD_LOGIC;
    signal unicast_vlan129_macaddr_msb_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal unicast_vlan129_macaddr_msb_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan129_macaddr_msb_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal unicast_vlan129_macaddr_msb_c_empty_n : STD_LOGIC;
    signal log_all_mask_c_full_n : STD_LOGIC;
    signal log_all_mask_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal log_all_mask_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal log_all_mask_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal log_all_mask_c_empty_n : STD_LOGIC;
    signal ddr_c_channel_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal ddr_c_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal ddr_c_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal ddr_c_channel_empty_n : STD_LOGIC;
    signal driver_c_channel_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal driver_c_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal driver_c_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal driver_c_channel_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_rx_ringbuffer_header_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_rx_ringbuffer_header_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_rx_fifo_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_rx_fifo_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mac_logger_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        logger_vlan_enable_mask : IN STD_LOGIC_VECTOR (31 downto 0);
        logger_vlan_enable_mask_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        logger_vlan_enable_mask_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        logger_vlan_enable_mask_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        logger_vlan_enable_mask_c_full_n : IN STD_LOGIC;
        logger_vlan_enable_mask_c_write : OUT STD_LOGIC;
        multicast_recv_enable : IN STD_LOGIC_VECTOR (31 downto 0);
        multicast_recv_enable_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        multicast_recv_enable_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        multicast_recv_enable_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        multicast_recv_enable_c_full_n : IN STD_LOGIC;
        multicast_recv_enable_c_write : OUT STD_LOGIC;
        unicast_filter_enable : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_filter_enable_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_filter_enable_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_filter_enable_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_filter_enable_c_full_n : IN STD_LOGIC;
        unicast_filter_enable_c_write : OUT STD_LOGIC;
        unicast_vlan100_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan100_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan100_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan100_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan100_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan100_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan100_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan100_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan100_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan100_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan100_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan100_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan101_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan101_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan101_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan101_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan101_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan101_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan101_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan101_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan101_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan101_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan101_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan101_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan102_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan102_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan102_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan102_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan102_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan102_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan102_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan102_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan102_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan102_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan102_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan102_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan103_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan103_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan103_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan103_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan103_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan103_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan103_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan103_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan103_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan103_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan103_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan103_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan104_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan104_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan104_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan104_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan104_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan104_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan104_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan104_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan104_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan104_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan104_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan104_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan105_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan105_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan105_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan105_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan105_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan105_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan105_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan105_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan105_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan105_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan105_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan105_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan106_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan106_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan106_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan106_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan106_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan106_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan106_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan106_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan106_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan106_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan106_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan106_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan107_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan107_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan107_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan107_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan107_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan107_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan107_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan107_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan107_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan107_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan107_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan107_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan108_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan108_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan108_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan108_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan108_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan108_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan108_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan108_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan108_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan108_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan108_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan108_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan109_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan109_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan109_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan109_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan109_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan109_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan109_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan109_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan109_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan109_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan109_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan109_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan110_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan110_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan110_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan110_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan110_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan110_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan110_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan110_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan110_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan110_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan110_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan110_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan111_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan111_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan111_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan111_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan111_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan111_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan111_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan111_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan111_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan111_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan111_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan111_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan112_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan112_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan112_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan112_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan112_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan112_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan112_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan112_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan112_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan112_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan112_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan112_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan113_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan113_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan113_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan113_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan113_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan113_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan113_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan113_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan113_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan113_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan113_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan113_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan114_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan114_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan114_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan114_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan114_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan114_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan114_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan114_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan114_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan114_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan114_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan114_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan115_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan115_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan115_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan115_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan115_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan115_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan115_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan115_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan115_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan115_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan115_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan115_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan116_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan116_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan116_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan116_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan116_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan116_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan116_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan116_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan116_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan116_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan116_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan116_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan117_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan117_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan117_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan117_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan117_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan117_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan117_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan117_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan117_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan117_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan117_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan117_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan118_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan118_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan118_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan118_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan118_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan118_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan118_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan118_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan118_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan118_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan118_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan118_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan119_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan119_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan119_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan119_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan119_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan119_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan119_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan119_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan119_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan119_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan119_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan119_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan120_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan120_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan120_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan120_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan120_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan120_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan120_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan120_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan120_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan120_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan120_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan120_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan121_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan121_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan121_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan121_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan121_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan121_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan121_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan121_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan121_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan121_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan121_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan121_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan122_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan122_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan122_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan122_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan122_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan122_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan122_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan122_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan122_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan122_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan122_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan122_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan123_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan123_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan123_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan123_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan123_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan123_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan123_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan123_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan123_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan123_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan123_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan123_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan124_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan124_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan124_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan124_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan124_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan124_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan124_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan124_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan124_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan124_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan124_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan124_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan125_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan125_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan125_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan125_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan125_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan125_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan125_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan125_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan125_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan125_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan125_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan125_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan126_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan126_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan126_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan126_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan126_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan126_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan126_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan126_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan126_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan126_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan126_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan126_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan127_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan127_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan127_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan127_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan127_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan127_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan127_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan127_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan127_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan127_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan127_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan127_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan128_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan128_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan128_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan128_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan128_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan128_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan128_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan128_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan128_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan128_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan128_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan128_macaddr_msb_c_write : OUT STD_LOGIC;
        unicast_vlan129_macaddr_lsb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan129_macaddr_lsb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan129_macaddr_lsb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan129_macaddr_lsb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan129_macaddr_lsb_c_full_n : IN STD_LOGIC;
        unicast_vlan129_macaddr_lsb_c_write : OUT STD_LOGIC;
        unicast_vlan129_macaddr_msb : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan129_macaddr_msb_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan129_macaddr_msb_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan129_macaddr_msb_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan129_macaddr_msb_c_full_n : IN STD_LOGIC;
        unicast_vlan129_macaddr_msb_c_write : OUT STD_LOGIC;
        log_all_mask : IN STD_LOGIC_VECTOR (31 downto 0);
        log_all_mask_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        log_all_mask_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        log_all_mask_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        log_all_mask_c_full_n : IN STD_LOGIC;
        log_all_mask_c_write : OUT STD_LOGIC );
    end component;


    component mac_logger_rx_ringbuffer_header IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_ps_AWVALID : OUT STD_LOGIC;
        m_axi_ps_AWREADY : IN STD_LOGIC;
        m_axi_ps_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ps_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_WVALID : OUT STD_LOGIC;
        m_axi_ps_WREADY : IN STD_LOGIC;
        m_axi_ps_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_ps_WLAST : OUT STD_LOGIC;
        m_axi_ps_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ARVALID : OUT STD_LOGIC;
        m_axi_ps_ARREADY : IN STD_LOGIC;
        m_axi_ps_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ps_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_RVALID : IN STD_LOGIC;
        m_axi_ps_RREADY : OUT STD_LOGIC;
        m_axi_ps_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_RLAST : IN STD_LOGIC;
        m_axi_ps_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_ps_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_BVALID : IN STD_LOGIC;
        m_axi_ps_BREADY : OUT STD_LOGIC;
        m_axi_ps_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        log_ddr : IN STD_LOGIC_VECTOR (63 downto 0);
        tap_ddr : IN STD_LOGIC_VECTOR (63 downto 0);
        log_header_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        log_header_ce0 : OUT STD_LOGIC;
        log_header_we0 : OUT STD_LOGIC;
        log_header_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        tap_header_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        tap_header_ce0 : OUT STD_LOGIC;
        tap_header_we0 : OUT STD_LOGIC;
        tap_header_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component mac_logger_rx_fifo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mac_fifo_AWVALID : OUT STD_LOGIC;
        m_axi_mac_fifo_AWREADY : IN STD_LOGIC;
        m_axi_mac_fifo_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mac_fifo_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mac_fifo_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mac_fifo_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mac_fifo_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mac_fifo_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mac_fifo_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mac_fifo_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mac_fifo_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mac_fifo_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mac_fifo_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mac_fifo_WVALID : OUT STD_LOGIC;
        m_axi_mac_fifo_WREADY : IN STD_LOGIC;
        m_axi_mac_fifo_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mac_fifo_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mac_fifo_WLAST : OUT STD_LOGIC;
        m_axi_mac_fifo_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mac_fifo_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mac_fifo_ARVALID : OUT STD_LOGIC;
        m_axi_mac_fifo_ARREADY : IN STD_LOGIC;
        m_axi_mac_fifo_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mac_fifo_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mac_fifo_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mac_fifo_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mac_fifo_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mac_fifo_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mac_fifo_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mac_fifo_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mac_fifo_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mac_fifo_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mac_fifo_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mac_fifo_RVALID : IN STD_LOGIC;
        m_axi_mac_fifo_RREADY : OUT STD_LOGIC;
        m_axi_mac_fifo_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mac_fifo_RLAST : IN STD_LOGIC;
        m_axi_mac_fifo_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mac_fifo_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mac_fifo_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mac_fifo_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mac_fifo_BVALID : IN STD_LOGIC;
        m_axi_mac_fifo_BREADY : OUT STD_LOGIC;
        m_axi_mac_fifo_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mac_fifo_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mac_fifo_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        fifo_axi_lite : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fifo_axi_full_AWVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_AWREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fifo_axi_full_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_WVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_WREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_WLAST : OUT STD_LOGIC;
        m_axi_fifo_axi_full_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_ARVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_ARREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fifo_axi_full_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RVALID : IN STD_LOGIC;
        m_axi_fifo_axi_full_RREADY : OUT STD_LOGIC;
        m_axi_fifo_axi_full_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_RLAST : IN STD_LOGIC;
        m_axi_fifo_axi_full_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_fifo_axi_full_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_BVALID : IN STD_LOGIC;
        m_axi_fifo_axi_full_BREADY : OUT STD_LOGIC;
        m_axi_fifo_axi_full_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        fifo_axi_full1 : IN STD_LOGIC_VECTOR (63 downto 0);
        timestamp : IN STD_LOGIC_VECTOR (63 downto 0);
        data_buf_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        data_buf_ce0 : OUT STD_LOGIC;
        data_buf_we0 : OUT STD_LOGIC;
        data_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_buf_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        data_buf_ce1 : OUT STD_LOGIC;
        data_buf_we1 : OUT STD_LOGIC;
        data_buf_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mac_logger_tx_ddr IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_buf_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        data_buf_ce0 : OUT STD_LOGIC;
        data_buf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_buf_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        data_buf_ce1 : OUT STD_LOGIC;
        data_buf_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        log_header1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        log_header1_ce0 : OUT STD_LOGIC;
        log_header1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        tap_header1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        tap_header1_ce0 : OUT STD_LOGIC;
        tap_header1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_AWVALID : OUT STD_LOGIC;
        m_axi_ps_AWREADY : IN STD_LOGIC;
        m_axi_ps_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ps_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_WVALID : OUT STD_LOGIC;
        m_axi_ps_WREADY : IN STD_LOGIC;
        m_axi_ps_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_ps_WLAST : OUT STD_LOGIC;
        m_axi_ps_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ARVALID : OUT STD_LOGIC;
        m_axi_ps_ARREADY : IN STD_LOGIC;
        m_axi_ps_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ps_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_RVALID : IN STD_LOGIC;
        m_axi_ps_RREADY : OUT STD_LOGIC;
        m_axi_ps_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_RLAST : IN STD_LOGIC;
        m_axi_ps_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_ps_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_BVALID : IN STD_LOGIC;
        m_axi_ps_BREADY : OUT STD_LOGIC;
        m_axi_ps_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        logger_vlan_enable_mask_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        logger_vlan_enable_mask_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        logger_vlan_enable_mask_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        logger_vlan_enable_mask_empty_n : IN STD_LOGIC;
        logger_vlan_enable_mask_read : OUT STD_LOGIC;
        multicast_recv_enable_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        multicast_recv_enable_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        multicast_recv_enable_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        multicast_recv_enable_empty_n : IN STD_LOGIC;
        multicast_recv_enable_read : OUT STD_LOGIC;
        unicast_filter_enable_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_filter_enable_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_filter_enable_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_filter_enable_empty_n : IN STD_LOGIC;
        unicast_filter_enable_read : OUT STD_LOGIC;
        unicast_vlan100_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan100_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan100_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan100_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan100_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan100_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan100_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan100_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan100_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan100_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan101_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan101_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan101_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan101_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan101_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan101_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan101_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan101_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan101_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan101_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan102_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan102_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan102_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan102_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan102_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan102_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan102_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan102_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan102_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan102_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan103_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan103_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan103_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan103_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan103_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan103_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan103_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan103_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan103_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan103_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan104_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan104_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan104_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan104_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan104_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan104_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan104_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan104_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan104_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan104_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan105_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan105_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan105_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan105_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan105_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan105_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan105_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan105_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan105_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan105_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan106_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan106_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan106_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan106_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan106_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan106_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan106_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan106_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan106_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan106_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan107_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan107_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan107_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan107_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan107_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan107_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan107_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan107_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan107_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan107_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan108_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan108_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan108_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan108_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan108_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan108_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan108_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan108_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan108_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan108_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan109_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan109_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan109_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan109_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan109_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan109_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan109_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan109_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan109_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan109_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan110_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan110_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan110_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan110_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan110_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan110_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan110_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan110_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan110_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan110_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan111_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan111_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan111_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan111_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan111_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan111_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan111_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan111_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan111_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan111_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan112_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan112_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan112_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan112_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan112_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan112_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan112_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan112_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan112_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan112_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan113_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan113_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan113_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan113_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan113_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan113_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan113_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan113_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan113_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan113_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan114_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan114_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan114_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan114_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan114_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan114_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan114_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan114_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan114_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan114_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan115_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan115_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan115_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan115_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan115_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan115_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan115_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan115_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan115_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan115_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan116_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan116_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan116_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan116_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan116_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan116_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan116_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan116_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan116_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan116_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan117_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan117_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan117_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan117_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan117_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan117_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan117_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan117_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan117_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan117_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan118_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan118_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan118_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan118_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan118_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan118_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan118_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan118_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan118_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan118_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan119_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan119_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan119_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan119_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan119_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan119_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan119_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan119_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan119_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan119_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan120_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan120_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan120_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan120_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan120_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan120_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan120_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan120_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan120_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan120_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan121_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan121_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan121_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan121_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan121_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan121_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan121_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan121_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan121_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan121_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan122_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan122_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan122_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan122_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan122_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan122_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan122_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan122_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan122_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan122_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan123_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan123_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan123_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan123_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan123_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan123_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan123_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan123_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan123_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan123_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan124_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan124_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan124_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan124_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan124_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan124_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan124_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan124_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan124_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan124_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan125_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan125_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan125_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan125_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan125_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan125_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan125_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan125_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan125_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan125_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan126_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan126_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan126_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan126_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan126_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan126_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan126_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan126_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan126_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan126_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan127_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan127_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan127_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan127_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan127_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan127_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan127_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan127_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan127_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan127_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan128_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan128_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan128_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan128_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan128_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan128_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan128_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan128_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan128_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan128_macaddr_msb_read : OUT STD_LOGIC;
        unicast_vlan129_macaddr_lsb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan129_macaddr_lsb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan129_macaddr_lsb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan129_macaddr_lsb_empty_n : IN STD_LOGIC;
        unicast_vlan129_macaddr_lsb_read : OUT STD_LOGIC;
        unicast_vlan129_macaddr_msb_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan129_macaddr_msb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan129_macaddr_msb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        unicast_vlan129_macaddr_msb_empty_n : IN STD_LOGIC;
        unicast_vlan129_macaddr_msb_read : OUT STD_LOGIC;
        log_all_mask_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        log_all_mask_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        log_all_mask_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        log_all_mask_empty_n : IN STD_LOGIC;
        log_all_mask_read : OUT STD_LOGIC;
        vlan100_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan100_received_ap_vld : OUT STD_LOGIC;
        vlan101_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan101_received_ap_vld : OUT STD_LOGIC;
        vlan102_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan102_received_ap_vld : OUT STD_LOGIC;
        vlan103_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan103_received_ap_vld : OUT STD_LOGIC;
        vlan104_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan104_received_ap_vld : OUT STD_LOGIC;
        vlan105_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan105_received_ap_vld : OUT STD_LOGIC;
        vlan106_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan106_received_ap_vld : OUT STD_LOGIC;
        vlan107_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan107_received_ap_vld : OUT STD_LOGIC;
        vlan108_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan108_received_ap_vld : OUT STD_LOGIC;
        vlan109_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan109_received_ap_vld : OUT STD_LOGIC;
        vlan110_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan110_received_ap_vld : OUT STD_LOGIC;
        vlan111_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan111_received_ap_vld : OUT STD_LOGIC;
        vlan112_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan112_received_ap_vld : OUT STD_LOGIC;
        vlan113_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan113_received_ap_vld : OUT STD_LOGIC;
        vlan114_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan114_received_ap_vld : OUT STD_LOGIC;
        vlan115_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan115_received_ap_vld : OUT STD_LOGIC;
        vlan116_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan116_received_ap_vld : OUT STD_LOGIC;
        vlan117_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan117_received_ap_vld : OUT STD_LOGIC;
        vlan118_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan118_received_ap_vld : OUT STD_LOGIC;
        vlan119_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan119_received_ap_vld : OUT STD_LOGIC;
        vlan120_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan120_received_ap_vld : OUT STD_LOGIC;
        vlan121_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan121_received_ap_vld : OUT STD_LOGIC;
        vlan122_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan122_received_ap_vld : OUT STD_LOGIC;
        vlan123_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan123_received_ap_vld : OUT STD_LOGIC;
        vlan124_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan124_received_ap_vld : OUT STD_LOGIC;
        vlan125_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan125_received_ap_vld : OUT STD_LOGIC;
        vlan126_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan126_received_ap_vld : OUT STD_LOGIC;
        vlan127_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan127_received_ap_vld : OUT STD_LOGIC;
        vlan128_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan128_received_ap_vld : OUT STD_LOGIC;
        vlan129_received : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan129_received_ap_vld : OUT STD_LOGIC;
        droped : OUT STD_LOGIC_VECTOR (31 downto 0);
        droped_ap_vld : OUT STD_LOGIC );
    end component;


    component mac_logger_data_buf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component mac_logger_log_header_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component mac_logger_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mac_logger_fifo_w64_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mac_logger_axilites_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        fifo : OUT STD_LOGIC_VECTOR (63 downto 0);
        fifo_axi_full_offset : OUT STD_LOGIC_VECTOR (63 downto 0);
        ddr : OUT STD_LOGIC_VECTOR (63 downto 0);
        driver : OUT STD_LOGIC_VECTOR (63 downto 0);
        status : OUT STD_LOGIC_VECTOR (31 downto 0);
        writeStatus : OUT STD_LOGIC_VECTOR (15 downto 0);
        logger_vlan_enable_mask : OUT STD_LOGIC_VECTOR (31 downto 0);
        vlan100_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan100_received_ap_vld : IN STD_LOGIC;
        vlan101_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan101_received_ap_vld : IN STD_LOGIC;
        vlan102_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan102_received_ap_vld : IN STD_LOGIC;
        vlan103_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan103_received_ap_vld : IN STD_LOGIC;
        vlan104_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan104_received_ap_vld : IN STD_LOGIC;
        vlan105_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan105_received_ap_vld : IN STD_LOGIC;
        vlan106_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan106_received_ap_vld : IN STD_LOGIC;
        vlan107_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan107_received_ap_vld : IN STD_LOGIC;
        vlan108_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan108_received_ap_vld : IN STD_LOGIC;
        vlan109_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan109_received_ap_vld : IN STD_LOGIC;
        vlan110_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan110_received_ap_vld : IN STD_LOGIC;
        vlan111_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan111_received_ap_vld : IN STD_LOGIC;
        vlan112_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan112_received_ap_vld : IN STD_LOGIC;
        vlan113_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan113_received_ap_vld : IN STD_LOGIC;
        vlan114_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan114_received_ap_vld : IN STD_LOGIC;
        vlan115_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan115_received_ap_vld : IN STD_LOGIC;
        vlan116_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan116_received_ap_vld : IN STD_LOGIC;
        vlan117_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan117_received_ap_vld : IN STD_LOGIC;
        vlan118_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan118_received_ap_vld : IN STD_LOGIC;
        vlan119_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan119_received_ap_vld : IN STD_LOGIC;
        vlan120_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan120_received_ap_vld : IN STD_LOGIC;
        vlan121_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan121_received_ap_vld : IN STD_LOGIC;
        vlan122_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan122_received_ap_vld : IN STD_LOGIC;
        vlan123_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan123_received_ap_vld : IN STD_LOGIC;
        vlan124_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan124_received_ap_vld : IN STD_LOGIC;
        vlan125_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan125_received_ap_vld : IN STD_LOGIC;
        vlan126_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan126_received_ap_vld : IN STD_LOGIC;
        vlan127_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan127_received_ap_vld : IN STD_LOGIC;
        vlan128_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan128_received_ap_vld : IN STD_LOGIC;
        vlan129_received : IN STD_LOGIC_VECTOR (31 downto 0);
        vlan129_received_ap_vld : IN STD_LOGIC;
        droped : IN STD_LOGIC_VECTOR (31 downto 0);
        droped_ap_vld : IN STD_LOGIC;
        multicast_recv_enable : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_filter_enable : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan100_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan100_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan101_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan101_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan102_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan102_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan103_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan103_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan104_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan104_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan105_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan105_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan106_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan106_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan107_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan107_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan108_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan108_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan109_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan109_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan110_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan110_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan111_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan111_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan112_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan112_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan113_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan113_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan114_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan114_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan115_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan115_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan116_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan116_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan117_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan117_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan118_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan118_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan119_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan119_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan120_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan120_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan121_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan121_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan122_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan122_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan123_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan123_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan124_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan124_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan125_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan125_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan126_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan126_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan127_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan127_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan128_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan128_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan129_macaddr_lsb : OUT STD_LOGIC_VECTOR (31 downto 0);
        unicast_vlan129_macaddr_msb : OUT STD_LOGIC_VECTOR (31 downto 0);
        log_all_mask : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component mac_logger_fifo_axi_full_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component mac_logger_mac_fifo_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component mac_logger_ps_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    data_buf_U : component mac_logger_data_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => rx_fifo_U0_data_buf_address0,
        i_ce0 => rx_fifo_U0_data_buf_ce0,
        i_we0 => rx_fifo_U0_data_buf_we0,
        i_d0 => rx_fifo_U0_data_buf_d0,
        i_q0 => data_buf_i_q0,
        i_address1 => rx_fifo_U0_data_buf_address1,
        i_ce1 => rx_fifo_U0_data_buf_ce1,
        i_we1 => rx_fifo_U0_data_buf_we1,
        i_d1 => rx_fifo_U0_data_buf_d1,
        i_q1 => data_buf_i_q1,
        t_address0 => tx_ddr_U0_data_buf_address0,
        t_ce0 => tx_ddr_U0_data_buf_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => data_buf_t_q0,
        t_address1 => tx_ddr_U0_data_buf_address1,
        t_ce1 => tx_ddr_U0_data_buf_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => data_buf_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => data_buf_i_full_n,
        i_write => rx_fifo_U0_ap_done,
        t_empty_n => data_buf_t_empty_n,
        t_read => tx_ddr_U0_ap_ready);

    log_header_U : component mac_logger_log_header_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => rx_ringbuffer_header_U0_log_header_address0,
        i_ce0 => rx_ringbuffer_header_U0_log_header_ce0,
        i_we0 => rx_ringbuffer_header_U0_log_header_we0,
        i_d0 => rx_ringbuffer_header_U0_log_header_d0,
        i_q0 => log_header_i_q0,
        t_address0 => tx_ddr_U0_log_header1_address0,
        t_ce0 => tx_ddr_U0_log_header1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv64_0,
        t_q0 => log_header_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => log_header_i_full_n,
        i_write => ap_channel_done_log_header,
        t_empty_n => log_header_t_empty_n,
        t_read => tx_ddr_U0_ap_ready);

    tap_header_U : component mac_logger_log_header_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => rx_ringbuffer_header_U0_tap_header_address0,
        i_ce0 => rx_ringbuffer_header_U0_tap_header_ce0,
        i_we0 => rx_ringbuffer_header_U0_tap_header_we0,
        i_d0 => rx_ringbuffer_header_U0_tap_header_d0,
        i_q0 => tap_header_i_q0,
        t_address0 => tx_ddr_U0_tap_header1_address0,
        t_ce0 => tx_ddr_U0_tap_header1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv64_0,
        t_q0 => tap_header_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => tap_header_i_full_n,
        i_write => ap_channel_done_tap_header,
        t_empty_n => tap_header_t_empty_n,
        t_read => tx_ddr_U0_ap_ready);

    axilites_s_axi_U : component mac_logger_axilites_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_axilites_AWVALID,
        AWREADY => s_axi_axilites_AWREADY,
        AWADDR => s_axi_axilites_AWADDR,
        WVALID => s_axi_axilites_WVALID,
        WREADY => s_axi_axilites_WREADY,
        WDATA => s_axi_axilites_WDATA,
        WSTRB => s_axi_axilites_WSTRB,
        ARVALID => s_axi_axilites_ARVALID,
        ARREADY => s_axi_axilites_ARREADY,
        ARADDR => s_axi_axilites_ARADDR,
        RVALID => s_axi_axilites_RVALID,
        RREADY => s_axi_axilites_RREADY,
        RDATA => s_axi_axilites_RDATA,
        RRESP => s_axi_axilites_RRESP,
        BVALID => s_axi_axilites_BVALID,
        BREADY => s_axi_axilites_BREADY,
        BRESP => s_axi_axilites_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        fifo => fifo,
        fifo_axi_full_offset => fifo_axi_full_offset,
        ddr => ddr,
        driver => driver,
        status => status,
        writeStatus => writeStatus,
        logger_vlan_enable_mask => logger_vlan_enable_mask,
        vlan100_received => tx_ddr_U0_vlan100_received,
        vlan100_received_ap_vld => tx_ddr_U0_vlan100_received_ap_vld,
        vlan101_received => tx_ddr_U0_vlan101_received,
        vlan101_received_ap_vld => tx_ddr_U0_vlan101_received_ap_vld,
        vlan102_received => tx_ddr_U0_vlan102_received,
        vlan102_received_ap_vld => tx_ddr_U0_vlan102_received_ap_vld,
        vlan103_received => tx_ddr_U0_vlan103_received,
        vlan103_received_ap_vld => tx_ddr_U0_vlan103_received_ap_vld,
        vlan104_received => tx_ddr_U0_vlan104_received,
        vlan104_received_ap_vld => tx_ddr_U0_vlan104_received_ap_vld,
        vlan105_received => tx_ddr_U0_vlan105_received,
        vlan105_received_ap_vld => tx_ddr_U0_vlan105_received_ap_vld,
        vlan106_received => tx_ddr_U0_vlan106_received,
        vlan106_received_ap_vld => tx_ddr_U0_vlan106_received_ap_vld,
        vlan107_received => tx_ddr_U0_vlan107_received,
        vlan107_received_ap_vld => tx_ddr_U0_vlan107_received_ap_vld,
        vlan108_received => tx_ddr_U0_vlan108_received,
        vlan108_received_ap_vld => tx_ddr_U0_vlan108_received_ap_vld,
        vlan109_received => tx_ddr_U0_vlan109_received,
        vlan109_received_ap_vld => tx_ddr_U0_vlan109_received_ap_vld,
        vlan110_received => tx_ddr_U0_vlan110_received,
        vlan110_received_ap_vld => tx_ddr_U0_vlan110_received_ap_vld,
        vlan111_received => tx_ddr_U0_vlan111_received,
        vlan111_received_ap_vld => tx_ddr_U0_vlan111_received_ap_vld,
        vlan112_received => tx_ddr_U0_vlan112_received,
        vlan112_received_ap_vld => tx_ddr_U0_vlan112_received_ap_vld,
        vlan113_received => tx_ddr_U0_vlan113_received,
        vlan113_received_ap_vld => tx_ddr_U0_vlan113_received_ap_vld,
        vlan114_received => tx_ddr_U0_vlan114_received,
        vlan114_received_ap_vld => tx_ddr_U0_vlan114_received_ap_vld,
        vlan115_received => tx_ddr_U0_vlan115_received,
        vlan115_received_ap_vld => tx_ddr_U0_vlan115_received_ap_vld,
        vlan116_received => tx_ddr_U0_vlan116_received,
        vlan116_received_ap_vld => tx_ddr_U0_vlan116_received_ap_vld,
        vlan117_received => tx_ddr_U0_vlan117_received,
        vlan117_received_ap_vld => tx_ddr_U0_vlan117_received_ap_vld,
        vlan118_received => tx_ddr_U0_vlan118_received,
        vlan118_received_ap_vld => tx_ddr_U0_vlan118_received_ap_vld,
        vlan119_received => tx_ddr_U0_vlan119_received,
        vlan119_received_ap_vld => tx_ddr_U0_vlan119_received_ap_vld,
        vlan120_received => tx_ddr_U0_vlan120_received,
        vlan120_received_ap_vld => tx_ddr_U0_vlan120_received_ap_vld,
        vlan121_received => tx_ddr_U0_vlan121_received,
        vlan121_received_ap_vld => tx_ddr_U0_vlan121_received_ap_vld,
        vlan122_received => tx_ddr_U0_vlan122_received,
        vlan122_received_ap_vld => tx_ddr_U0_vlan122_received_ap_vld,
        vlan123_received => tx_ddr_U0_vlan123_received,
        vlan123_received_ap_vld => tx_ddr_U0_vlan123_received_ap_vld,
        vlan124_received => tx_ddr_U0_vlan124_received,
        vlan124_received_ap_vld => tx_ddr_U0_vlan124_received_ap_vld,
        vlan125_received => tx_ddr_U0_vlan125_received,
        vlan125_received_ap_vld => tx_ddr_U0_vlan125_received_ap_vld,
        vlan126_received => tx_ddr_U0_vlan126_received,
        vlan126_received_ap_vld => tx_ddr_U0_vlan126_received_ap_vld,
        vlan127_received => tx_ddr_U0_vlan127_received,
        vlan127_received_ap_vld => tx_ddr_U0_vlan127_received_ap_vld,
        vlan128_received => tx_ddr_U0_vlan128_received,
        vlan128_received_ap_vld => tx_ddr_U0_vlan128_received_ap_vld,
        vlan129_received => tx_ddr_U0_vlan129_received,
        vlan129_received_ap_vld => tx_ddr_U0_vlan129_received_ap_vld,
        droped => tx_ddr_U0_droped,
        droped_ap_vld => tx_ddr_U0_droped_ap_vld,
        multicast_recv_enable => multicast_recv_enable,
        unicast_filter_enable => unicast_filter_enable,
        unicast_vlan100_macaddr_lsb => unicast_vlan100_macaddr_lsb,
        unicast_vlan100_macaddr_msb => unicast_vlan100_macaddr_msb,
        unicast_vlan101_macaddr_lsb => unicast_vlan101_macaddr_lsb,
        unicast_vlan101_macaddr_msb => unicast_vlan101_macaddr_msb,
        unicast_vlan102_macaddr_lsb => unicast_vlan102_macaddr_lsb,
        unicast_vlan102_macaddr_msb => unicast_vlan102_macaddr_msb,
        unicast_vlan103_macaddr_lsb => unicast_vlan103_macaddr_lsb,
        unicast_vlan103_macaddr_msb => unicast_vlan103_macaddr_msb,
        unicast_vlan104_macaddr_lsb => unicast_vlan104_macaddr_lsb,
        unicast_vlan104_macaddr_msb => unicast_vlan104_macaddr_msb,
        unicast_vlan105_macaddr_lsb => unicast_vlan105_macaddr_lsb,
        unicast_vlan105_macaddr_msb => unicast_vlan105_macaddr_msb,
        unicast_vlan106_macaddr_lsb => unicast_vlan106_macaddr_lsb,
        unicast_vlan106_macaddr_msb => unicast_vlan106_macaddr_msb,
        unicast_vlan107_macaddr_lsb => unicast_vlan107_macaddr_lsb,
        unicast_vlan107_macaddr_msb => unicast_vlan107_macaddr_msb,
        unicast_vlan108_macaddr_lsb => unicast_vlan108_macaddr_lsb,
        unicast_vlan108_macaddr_msb => unicast_vlan108_macaddr_msb,
        unicast_vlan109_macaddr_lsb => unicast_vlan109_macaddr_lsb,
        unicast_vlan109_macaddr_msb => unicast_vlan109_macaddr_msb,
        unicast_vlan110_macaddr_lsb => unicast_vlan110_macaddr_lsb,
        unicast_vlan110_macaddr_msb => unicast_vlan110_macaddr_msb,
        unicast_vlan111_macaddr_lsb => unicast_vlan111_macaddr_lsb,
        unicast_vlan111_macaddr_msb => unicast_vlan111_macaddr_msb,
        unicast_vlan112_macaddr_lsb => unicast_vlan112_macaddr_lsb,
        unicast_vlan112_macaddr_msb => unicast_vlan112_macaddr_msb,
        unicast_vlan113_macaddr_lsb => unicast_vlan113_macaddr_lsb,
        unicast_vlan113_macaddr_msb => unicast_vlan113_macaddr_msb,
        unicast_vlan114_macaddr_lsb => unicast_vlan114_macaddr_lsb,
        unicast_vlan114_macaddr_msb => unicast_vlan114_macaddr_msb,
        unicast_vlan115_macaddr_lsb => unicast_vlan115_macaddr_lsb,
        unicast_vlan115_macaddr_msb => unicast_vlan115_macaddr_msb,
        unicast_vlan116_macaddr_lsb => unicast_vlan116_macaddr_lsb,
        unicast_vlan116_macaddr_msb => unicast_vlan116_macaddr_msb,
        unicast_vlan117_macaddr_lsb => unicast_vlan117_macaddr_lsb,
        unicast_vlan117_macaddr_msb => unicast_vlan117_macaddr_msb,
        unicast_vlan118_macaddr_lsb => unicast_vlan118_macaddr_lsb,
        unicast_vlan118_macaddr_msb => unicast_vlan118_macaddr_msb,
        unicast_vlan119_macaddr_lsb => unicast_vlan119_macaddr_lsb,
        unicast_vlan119_macaddr_msb => unicast_vlan119_macaddr_msb,
        unicast_vlan120_macaddr_lsb => unicast_vlan120_macaddr_lsb,
        unicast_vlan120_macaddr_msb => unicast_vlan120_macaddr_msb,
        unicast_vlan121_macaddr_lsb => unicast_vlan121_macaddr_lsb,
        unicast_vlan121_macaddr_msb => unicast_vlan121_macaddr_msb,
        unicast_vlan122_macaddr_lsb => unicast_vlan122_macaddr_lsb,
        unicast_vlan122_macaddr_msb => unicast_vlan122_macaddr_msb,
        unicast_vlan123_macaddr_lsb => unicast_vlan123_macaddr_lsb,
        unicast_vlan123_macaddr_msb => unicast_vlan123_macaddr_msb,
        unicast_vlan124_macaddr_lsb => unicast_vlan124_macaddr_lsb,
        unicast_vlan124_macaddr_msb => unicast_vlan124_macaddr_msb,
        unicast_vlan125_macaddr_lsb => unicast_vlan125_macaddr_lsb,
        unicast_vlan125_macaddr_msb => unicast_vlan125_macaddr_msb,
        unicast_vlan126_macaddr_lsb => unicast_vlan126_macaddr_lsb,
        unicast_vlan126_macaddr_msb => unicast_vlan126_macaddr_msb,
        unicast_vlan127_macaddr_lsb => unicast_vlan127_macaddr_lsb,
        unicast_vlan127_macaddr_msb => unicast_vlan127_macaddr_msb,
        unicast_vlan128_macaddr_lsb => unicast_vlan128_macaddr_lsb,
        unicast_vlan128_macaddr_msb => unicast_vlan128_macaddr_msb,
        unicast_vlan129_macaddr_lsb => unicast_vlan129_macaddr_lsb,
        unicast_vlan129_macaddr_msb => unicast_vlan129_macaddr_msb,
        log_all_mask => log_all_mask,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    fifo_axi_full_m_axi_U : component mac_logger_fifo_axi_full_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_FIFO_AXI_FULL_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_FIFO_AXI_FULL_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_FIFO_AXI_FULL_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_FIFO_AXI_FULL_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_FIFO_AXI_FULL_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_FIFO_AXI_FULL_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_FIFO_AXI_FULL_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_FIFO_AXI_FULL_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_FIFO_AXI_FULL_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_FIFO_AXI_FULL_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_fifo_axi_full_AWVALID,
        AWREADY => m_axi_fifo_axi_full_AWREADY,
        AWADDR => m_axi_fifo_axi_full_AWADDR,
        AWID => m_axi_fifo_axi_full_AWID,
        AWLEN => m_axi_fifo_axi_full_AWLEN,
        AWSIZE => m_axi_fifo_axi_full_AWSIZE,
        AWBURST => m_axi_fifo_axi_full_AWBURST,
        AWLOCK => m_axi_fifo_axi_full_AWLOCK,
        AWCACHE => m_axi_fifo_axi_full_AWCACHE,
        AWPROT => m_axi_fifo_axi_full_AWPROT,
        AWQOS => m_axi_fifo_axi_full_AWQOS,
        AWREGION => m_axi_fifo_axi_full_AWREGION,
        AWUSER => m_axi_fifo_axi_full_AWUSER,
        WVALID => m_axi_fifo_axi_full_WVALID,
        WREADY => m_axi_fifo_axi_full_WREADY,
        WDATA => m_axi_fifo_axi_full_WDATA,
        WSTRB => m_axi_fifo_axi_full_WSTRB,
        WLAST => m_axi_fifo_axi_full_WLAST,
        WID => m_axi_fifo_axi_full_WID,
        WUSER => m_axi_fifo_axi_full_WUSER,
        ARVALID => m_axi_fifo_axi_full_ARVALID,
        ARREADY => m_axi_fifo_axi_full_ARREADY,
        ARADDR => m_axi_fifo_axi_full_ARADDR,
        ARID => m_axi_fifo_axi_full_ARID,
        ARLEN => m_axi_fifo_axi_full_ARLEN,
        ARSIZE => m_axi_fifo_axi_full_ARSIZE,
        ARBURST => m_axi_fifo_axi_full_ARBURST,
        ARLOCK => m_axi_fifo_axi_full_ARLOCK,
        ARCACHE => m_axi_fifo_axi_full_ARCACHE,
        ARPROT => m_axi_fifo_axi_full_ARPROT,
        ARQOS => m_axi_fifo_axi_full_ARQOS,
        ARREGION => m_axi_fifo_axi_full_ARREGION,
        ARUSER => m_axi_fifo_axi_full_ARUSER,
        RVALID => m_axi_fifo_axi_full_RVALID,
        RREADY => m_axi_fifo_axi_full_RREADY,
        RDATA => m_axi_fifo_axi_full_RDATA,
        RLAST => m_axi_fifo_axi_full_RLAST,
        RID => m_axi_fifo_axi_full_RID,
        RUSER => m_axi_fifo_axi_full_RUSER,
        RRESP => m_axi_fifo_axi_full_RRESP,
        BVALID => m_axi_fifo_axi_full_BVALID,
        BREADY => m_axi_fifo_axi_full_BREADY,
        BRESP => m_axi_fifo_axi_full_BRESP,
        BID => m_axi_fifo_axi_full_BID,
        BUSER => m_axi_fifo_axi_full_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => rx_fifo_U0_m_axi_fifo_axi_full_ARVALID,
        I_ARREADY => fifo_axi_full_ARREADY,
        I_ARADDR => rx_fifo_U0_m_axi_fifo_axi_full_ARADDR,
        I_ARLEN => rx_fifo_U0_m_axi_fifo_axi_full_ARLEN,
        I_RVALID => fifo_axi_full_RVALID,
        I_RREADY => rx_fifo_U0_m_axi_fifo_axi_full_RREADY,
        I_RDATA => fifo_axi_full_RDATA,
        I_RFIFONUM => fifo_axi_full_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => fifo_axi_full_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => fifo_axi_full_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => fifo_axi_full_BVALID,
        I_BREADY => ap_const_logic_0);

    mac_fifo_m_axi_U : component mac_logger_mac_fifo_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MAC_FIFO_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MAC_FIFO_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MAC_FIFO_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MAC_FIFO_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MAC_FIFO_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MAC_FIFO_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MAC_FIFO_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MAC_FIFO_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MAC_FIFO_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MAC_FIFO_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MAC_FIFO_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_mac_fifo_AWVALID,
        AWREADY => m_axi_mac_fifo_AWREADY,
        AWADDR => m_axi_mac_fifo_AWADDR,
        AWID => m_axi_mac_fifo_AWID,
        AWLEN => m_axi_mac_fifo_AWLEN,
        AWSIZE => m_axi_mac_fifo_AWSIZE,
        AWBURST => m_axi_mac_fifo_AWBURST,
        AWLOCK => m_axi_mac_fifo_AWLOCK,
        AWCACHE => m_axi_mac_fifo_AWCACHE,
        AWPROT => m_axi_mac_fifo_AWPROT,
        AWQOS => m_axi_mac_fifo_AWQOS,
        AWREGION => m_axi_mac_fifo_AWREGION,
        AWUSER => m_axi_mac_fifo_AWUSER,
        WVALID => m_axi_mac_fifo_WVALID,
        WREADY => m_axi_mac_fifo_WREADY,
        WDATA => m_axi_mac_fifo_WDATA,
        WSTRB => m_axi_mac_fifo_WSTRB,
        WLAST => m_axi_mac_fifo_WLAST,
        WID => m_axi_mac_fifo_WID,
        WUSER => m_axi_mac_fifo_WUSER,
        ARVALID => m_axi_mac_fifo_ARVALID,
        ARREADY => m_axi_mac_fifo_ARREADY,
        ARADDR => m_axi_mac_fifo_ARADDR,
        ARID => m_axi_mac_fifo_ARID,
        ARLEN => m_axi_mac_fifo_ARLEN,
        ARSIZE => m_axi_mac_fifo_ARSIZE,
        ARBURST => m_axi_mac_fifo_ARBURST,
        ARLOCK => m_axi_mac_fifo_ARLOCK,
        ARCACHE => m_axi_mac_fifo_ARCACHE,
        ARPROT => m_axi_mac_fifo_ARPROT,
        ARQOS => m_axi_mac_fifo_ARQOS,
        ARREGION => m_axi_mac_fifo_ARREGION,
        ARUSER => m_axi_mac_fifo_ARUSER,
        RVALID => m_axi_mac_fifo_RVALID,
        RREADY => m_axi_mac_fifo_RREADY,
        RDATA => m_axi_mac_fifo_RDATA,
        RLAST => m_axi_mac_fifo_RLAST,
        RID => m_axi_mac_fifo_RID,
        RUSER => m_axi_mac_fifo_RUSER,
        RRESP => m_axi_mac_fifo_RRESP,
        BVALID => m_axi_mac_fifo_BVALID,
        BREADY => m_axi_mac_fifo_BREADY,
        BRESP => m_axi_mac_fifo_BRESP,
        BID => m_axi_mac_fifo_BID,
        BUSER => m_axi_mac_fifo_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => rx_fifo_U0_m_axi_mac_fifo_ARVALID,
        I_ARREADY => mac_fifo_ARREADY,
        I_ARADDR => rx_fifo_U0_m_axi_mac_fifo_ARADDR,
        I_ARLEN => rx_fifo_U0_m_axi_mac_fifo_ARLEN,
        I_RVALID => mac_fifo_RVALID,
        I_RREADY => rx_fifo_U0_m_axi_mac_fifo_RREADY,
        I_RDATA => mac_fifo_RDATA,
        I_RFIFONUM => mac_fifo_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => mac_fifo_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => mac_fifo_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => mac_fifo_BVALID,
        I_BREADY => ap_const_logic_0);

    ps_m_axi_U : component mac_logger_ps_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 64,
        C_M_AXI_ID_WIDTH => C_M_AXI_PS_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_PS_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_PS_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_PS_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_PS_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_PS_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_PS_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_PS_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_PS_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_PS_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_PS_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 64,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_ps_AWVALID,
        AWREADY => m_axi_ps_AWREADY,
        AWADDR => m_axi_ps_AWADDR,
        AWID => m_axi_ps_AWID,
        AWLEN => m_axi_ps_AWLEN,
        AWSIZE => m_axi_ps_AWSIZE,
        AWBURST => m_axi_ps_AWBURST,
        AWLOCK => m_axi_ps_AWLOCK,
        AWCACHE => m_axi_ps_AWCACHE,
        AWPROT => m_axi_ps_AWPROT,
        AWQOS => m_axi_ps_AWQOS,
        AWREGION => m_axi_ps_AWREGION,
        AWUSER => m_axi_ps_AWUSER,
        WVALID => m_axi_ps_WVALID,
        WREADY => m_axi_ps_WREADY,
        WDATA => m_axi_ps_WDATA,
        WSTRB => m_axi_ps_WSTRB,
        WLAST => m_axi_ps_WLAST,
        WID => m_axi_ps_WID,
        WUSER => m_axi_ps_WUSER,
        ARVALID => m_axi_ps_ARVALID,
        ARREADY => m_axi_ps_ARREADY,
        ARADDR => m_axi_ps_ARADDR,
        ARID => m_axi_ps_ARID,
        ARLEN => m_axi_ps_ARLEN,
        ARSIZE => m_axi_ps_ARSIZE,
        ARBURST => m_axi_ps_ARBURST,
        ARLOCK => m_axi_ps_ARLOCK,
        ARCACHE => m_axi_ps_ARCACHE,
        ARPROT => m_axi_ps_ARPROT,
        ARQOS => m_axi_ps_ARQOS,
        ARREGION => m_axi_ps_ARREGION,
        ARUSER => m_axi_ps_ARUSER,
        RVALID => m_axi_ps_RVALID,
        RREADY => m_axi_ps_RREADY,
        RDATA => m_axi_ps_RDATA,
        RLAST => m_axi_ps_RLAST,
        RID => m_axi_ps_RID,
        RUSER => m_axi_ps_RUSER,
        RRESP => m_axi_ps_RRESP,
        BVALID => m_axi_ps_BVALID,
        BREADY => m_axi_ps_BREADY,
        BRESP => m_axi_ps_BRESP,
        BID => m_axi_ps_BID,
        BUSER => m_axi_ps_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => rx_ringbuffer_header_U0_m_axi_ps_ARVALID,
        I_ARREADY => ps_ARREADY,
        I_ARADDR => rx_ringbuffer_header_U0_m_axi_ps_ARADDR,
        I_ARLEN => rx_ringbuffer_header_U0_m_axi_ps_ARLEN,
        I_RVALID => ps_RVALID,
        I_RREADY => rx_ringbuffer_header_U0_m_axi_ps_RREADY,
        I_RDATA => ps_RDATA,
        I_RFIFONUM => ps_RFIFONUM,
        I_AWVALID => tx_ddr_U0_m_axi_ps_AWVALID,
        I_AWREADY => ps_AWREADY,
        I_AWADDR => tx_ddr_U0_m_axi_ps_AWADDR,
        I_AWLEN => tx_ddr_U0_m_axi_ps_AWLEN,
        I_WVALID => tx_ddr_U0_m_axi_ps_WVALID,
        I_WREADY => ps_WREADY,
        I_WDATA => tx_ddr_U0_m_axi_ps_WDATA,
        I_WSTRB => tx_ddr_U0_m_axi_ps_WSTRB,
        I_BVALID => ps_BVALID,
        I_BREADY => tx_ddr_U0_m_axi_ps_BREADY);

    entry_proc_U0 : component mac_logger_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        logger_vlan_enable_mask => logger_vlan_enable_mask,
        logger_vlan_enable_mask_c_din => entry_proc_U0_logger_vlan_enable_mask_c_din,
        logger_vlan_enable_mask_c_num_data_valid => logger_vlan_enable_mask_c_num_data_valid,
        logger_vlan_enable_mask_c_fifo_cap => logger_vlan_enable_mask_c_fifo_cap,
        logger_vlan_enable_mask_c_full_n => logger_vlan_enable_mask_c_full_n,
        logger_vlan_enable_mask_c_write => entry_proc_U0_logger_vlan_enable_mask_c_write,
        multicast_recv_enable => multicast_recv_enable,
        multicast_recv_enable_c_din => entry_proc_U0_multicast_recv_enable_c_din,
        multicast_recv_enable_c_num_data_valid => multicast_recv_enable_c_num_data_valid,
        multicast_recv_enable_c_fifo_cap => multicast_recv_enable_c_fifo_cap,
        multicast_recv_enable_c_full_n => multicast_recv_enable_c_full_n,
        multicast_recv_enable_c_write => entry_proc_U0_multicast_recv_enable_c_write,
        unicast_filter_enable => unicast_filter_enable,
        unicast_filter_enable_c_din => entry_proc_U0_unicast_filter_enable_c_din,
        unicast_filter_enable_c_num_data_valid => unicast_filter_enable_c_num_data_valid,
        unicast_filter_enable_c_fifo_cap => unicast_filter_enable_c_fifo_cap,
        unicast_filter_enable_c_full_n => unicast_filter_enable_c_full_n,
        unicast_filter_enable_c_write => entry_proc_U0_unicast_filter_enable_c_write,
        unicast_vlan100_macaddr_lsb => unicast_vlan100_macaddr_lsb,
        unicast_vlan100_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan100_macaddr_lsb_c_din,
        unicast_vlan100_macaddr_lsb_c_num_data_valid => unicast_vlan100_macaddr_lsb_c_num_data_valid,
        unicast_vlan100_macaddr_lsb_c_fifo_cap => unicast_vlan100_macaddr_lsb_c_fifo_cap,
        unicast_vlan100_macaddr_lsb_c_full_n => unicast_vlan100_macaddr_lsb_c_full_n,
        unicast_vlan100_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan100_macaddr_lsb_c_write,
        unicast_vlan100_macaddr_msb => unicast_vlan100_macaddr_msb,
        unicast_vlan100_macaddr_msb_c_din => entry_proc_U0_unicast_vlan100_macaddr_msb_c_din,
        unicast_vlan100_macaddr_msb_c_num_data_valid => unicast_vlan100_macaddr_msb_c_num_data_valid,
        unicast_vlan100_macaddr_msb_c_fifo_cap => unicast_vlan100_macaddr_msb_c_fifo_cap,
        unicast_vlan100_macaddr_msb_c_full_n => unicast_vlan100_macaddr_msb_c_full_n,
        unicast_vlan100_macaddr_msb_c_write => entry_proc_U0_unicast_vlan100_macaddr_msb_c_write,
        unicast_vlan101_macaddr_lsb => unicast_vlan101_macaddr_lsb,
        unicast_vlan101_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan101_macaddr_lsb_c_din,
        unicast_vlan101_macaddr_lsb_c_num_data_valid => unicast_vlan101_macaddr_lsb_c_num_data_valid,
        unicast_vlan101_macaddr_lsb_c_fifo_cap => unicast_vlan101_macaddr_lsb_c_fifo_cap,
        unicast_vlan101_macaddr_lsb_c_full_n => unicast_vlan101_macaddr_lsb_c_full_n,
        unicast_vlan101_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan101_macaddr_lsb_c_write,
        unicast_vlan101_macaddr_msb => unicast_vlan101_macaddr_msb,
        unicast_vlan101_macaddr_msb_c_din => entry_proc_U0_unicast_vlan101_macaddr_msb_c_din,
        unicast_vlan101_macaddr_msb_c_num_data_valid => unicast_vlan101_macaddr_msb_c_num_data_valid,
        unicast_vlan101_macaddr_msb_c_fifo_cap => unicast_vlan101_macaddr_msb_c_fifo_cap,
        unicast_vlan101_macaddr_msb_c_full_n => unicast_vlan101_macaddr_msb_c_full_n,
        unicast_vlan101_macaddr_msb_c_write => entry_proc_U0_unicast_vlan101_macaddr_msb_c_write,
        unicast_vlan102_macaddr_lsb => unicast_vlan102_macaddr_lsb,
        unicast_vlan102_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan102_macaddr_lsb_c_din,
        unicast_vlan102_macaddr_lsb_c_num_data_valid => unicast_vlan102_macaddr_lsb_c_num_data_valid,
        unicast_vlan102_macaddr_lsb_c_fifo_cap => unicast_vlan102_macaddr_lsb_c_fifo_cap,
        unicast_vlan102_macaddr_lsb_c_full_n => unicast_vlan102_macaddr_lsb_c_full_n,
        unicast_vlan102_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan102_macaddr_lsb_c_write,
        unicast_vlan102_macaddr_msb => unicast_vlan102_macaddr_msb,
        unicast_vlan102_macaddr_msb_c_din => entry_proc_U0_unicast_vlan102_macaddr_msb_c_din,
        unicast_vlan102_macaddr_msb_c_num_data_valid => unicast_vlan102_macaddr_msb_c_num_data_valid,
        unicast_vlan102_macaddr_msb_c_fifo_cap => unicast_vlan102_macaddr_msb_c_fifo_cap,
        unicast_vlan102_macaddr_msb_c_full_n => unicast_vlan102_macaddr_msb_c_full_n,
        unicast_vlan102_macaddr_msb_c_write => entry_proc_U0_unicast_vlan102_macaddr_msb_c_write,
        unicast_vlan103_macaddr_lsb => unicast_vlan103_macaddr_lsb,
        unicast_vlan103_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan103_macaddr_lsb_c_din,
        unicast_vlan103_macaddr_lsb_c_num_data_valid => unicast_vlan103_macaddr_lsb_c_num_data_valid,
        unicast_vlan103_macaddr_lsb_c_fifo_cap => unicast_vlan103_macaddr_lsb_c_fifo_cap,
        unicast_vlan103_macaddr_lsb_c_full_n => unicast_vlan103_macaddr_lsb_c_full_n,
        unicast_vlan103_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan103_macaddr_lsb_c_write,
        unicast_vlan103_macaddr_msb => unicast_vlan103_macaddr_msb,
        unicast_vlan103_macaddr_msb_c_din => entry_proc_U0_unicast_vlan103_macaddr_msb_c_din,
        unicast_vlan103_macaddr_msb_c_num_data_valid => unicast_vlan103_macaddr_msb_c_num_data_valid,
        unicast_vlan103_macaddr_msb_c_fifo_cap => unicast_vlan103_macaddr_msb_c_fifo_cap,
        unicast_vlan103_macaddr_msb_c_full_n => unicast_vlan103_macaddr_msb_c_full_n,
        unicast_vlan103_macaddr_msb_c_write => entry_proc_U0_unicast_vlan103_macaddr_msb_c_write,
        unicast_vlan104_macaddr_lsb => unicast_vlan104_macaddr_lsb,
        unicast_vlan104_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan104_macaddr_lsb_c_din,
        unicast_vlan104_macaddr_lsb_c_num_data_valid => unicast_vlan104_macaddr_lsb_c_num_data_valid,
        unicast_vlan104_macaddr_lsb_c_fifo_cap => unicast_vlan104_macaddr_lsb_c_fifo_cap,
        unicast_vlan104_macaddr_lsb_c_full_n => unicast_vlan104_macaddr_lsb_c_full_n,
        unicast_vlan104_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan104_macaddr_lsb_c_write,
        unicast_vlan104_macaddr_msb => unicast_vlan104_macaddr_msb,
        unicast_vlan104_macaddr_msb_c_din => entry_proc_U0_unicast_vlan104_macaddr_msb_c_din,
        unicast_vlan104_macaddr_msb_c_num_data_valid => unicast_vlan104_macaddr_msb_c_num_data_valid,
        unicast_vlan104_macaddr_msb_c_fifo_cap => unicast_vlan104_macaddr_msb_c_fifo_cap,
        unicast_vlan104_macaddr_msb_c_full_n => unicast_vlan104_macaddr_msb_c_full_n,
        unicast_vlan104_macaddr_msb_c_write => entry_proc_U0_unicast_vlan104_macaddr_msb_c_write,
        unicast_vlan105_macaddr_lsb => unicast_vlan105_macaddr_lsb,
        unicast_vlan105_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan105_macaddr_lsb_c_din,
        unicast_vlan105_macaddr_lsb_c_num_data_valid => unicast_vlan105_macaddr_lsb_c_num_data_valid,
        unicast_vlan105_macaddr_lsb_c_fifo_cap => unicast_vlan105_macaddr_lsb_c_fifo_cap,
        unicast_vlan105_macaddr_lsb_c_full_n => unicast_vlan105_macaddr_lsb_c_full_n,
        unicast_vlan105_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan105_macaddr_lsb_c_write,
        unicast_vlan105_macaddr_msb => unicast_vlan105_macaddr_msb,
        unicast_vlan105_macaddr_msb_c_din => entry_proc_U0_unicast_vlan105_macaddr_msb_c_din,
        unicast_vlan105_macaddr_msb_c_num_data_valid => unicast_vlan105_macaddr_msb_c_num_data_valid,
        unicast_vlan105_macaddr_msb_c_fifo_cap => unicast_vlan105_macaddr_msb_c_fifo_cap,
        unicast_vlan105_macaddr_msb_c_full_n => unicast_vlan105_macaddr_msb_c_full_n,
        unicast_vlan105_macaddr_msb_c_write => entry_proc_U0_unicast_vlan105_macaddr_msb_c_write,
        unicast_vlan106_macaddr_lsb => unicast_vlan106_macaddr_lsb,
        unicast_vlan106_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan106_macaddr_lsb_c_din,
        unicast_vlan106_macaddr_lsb_c_num_data_valid => unicast_vlan106_macaddr_lsb_c_num_data_valid,
        unicast_vlan106_macaddr_lsb_c_fifo_cap => unicast_vlan106_macaddr_lsb_c_fifo_cap,
        unicast_vlan106_macaddr_lsb_c_full_n => unicast_vlan106_macaddr_lsb_c_full_n,
        unicast_vlan106_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan106_macaddr_lsb_c_write,
        unicast_vlan106_macaddr_msb => unicast_vlan106_macaddr_msb,
        unicast_vlan106_macaddr_msb_c_din => entry_proc_U0_unicast_vlan106_macaddr_msb_c_din,
        unicast_vlan106_macaddr_msb_c_num_data_valid => unicast_vlan106_macaddr_msb_c_num_data_valid,
        unicast_vlan106_macaddr_msb_c_fifo_cap => unicast_vlan106_macaddr_msb_c_fifo_cap,
        unicast_vlan106_macaddr_msb_c_full_n => unicast_vlan106_macaddr_msb_c_full_n,
        unicast_vlan106_macaddr_msb_c_write => entry_proc_U0_unicast_vlan106_macaddr_msb_c_write,
        unicast_vlan107_macaddr_lsb => unicast_vlan107_macaddr_lsb,
        unicast_vlan107_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan107_macaddr_lsb_c_din,
        unicast_vlan107_macaddr_lsb_c_num_data_valid => unicast_vlan107_macaddr_lsb_c_num_data_valid,
        unicast_vlan107_macaddr_lsb_c_fifo_cap => unicast_vlan107_macaddr_lsb_c_fifo_cap,
        unicast_vlan107_macaddr_lsb_c_full_n => unicast_vlan107_macaddr_lsb_c_full_n,
        unicast_vlan107_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan107_macaddr_lsb_c_write,
        unicast_vlan107_macaddr_msb => unicast_vlan107_macaddr_msb,
        unicast_vlan107_macaddr_msb_c_din => entry_proc_U0_unicast_vlan107_macaddr_msb_c_din,
        unicast_vlan107_macaddr_msb_c_num_data_valid => unicast_vlan107_macaddr_msb_c_num_data_valid,
        unicast_vlan107_macaddr_msb_c_fifo_cap => unicast_vlan107_macaddr_msb_c_fifo_cap,
        unicast_vlan107_macaddr_msb_c_full_n => unicast_vlan107_macaddr_msb_c_full_n,
        unicast_vlan107_macaddr_msb_c_write => entry_proc_U0_unicast_vlan107_macaddr_msb_c_write,
        unicast_vlan108_macaddr_lsb => unicast_vlan108_macaddr_lsb,
        unicast_vlan108_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan108_macaddr_lsb_c_din,
        unicast_vlan108_macaddr_lsb_c_num_data_valid => unicast_vlan108_macaddr_lsb_c_num_data_valid,
        unicast_vlan108_macaddr_lsb_c_fifo_cap => unicast_vlan108_macaddr_lsb_c_fifo_cap,
        unicast_vlan108_macaddr_lsb_c_full_n => unicast_vlan108_macaddr_lsb_c_full_n,
        unicast_vlan108_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan108_macaddr_lsb_c_write,
        unicast_vlan108_macaddr_msb => unicast_vlan108_macaddr_msb,
        unicast_vlan108_macaddr_msb_c_din => entry_proc_U0_unicast_vlan108_macaddr_msb_c_din,
        unicast_vlan108_macaddr_msb_c_num_data_valid => unicast_vlan108_macaddr_msb_c_num_data_valid,
        unicast_vlan108_macaddr_msb_c_fifo_cap => unicast_vlan108_macaddr_msb_c_fifo_cap,
        unicast_vlan108_macaddr_msb_c_full_n => unicast_vlan108_macaddr_msb_c_full_n,
        unicast_vlan108_macaddr_msb_c_write => entry_proc_U0_unicast_vlan108_macaddr_msb_c_write,
        unicast_vlan109_macaddr_lsb => unicast_vlan109_macaddr_lsb,
        unicast_vlan109_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan109_macaddr_lsb_c_din,
        unicast_vlan109_macaddr_lsb_c_num_data_valid => unicast_vlan109_macaddr_lsb_c_num_data_valid,
        unicast_vlan109_macaddr_lsb_c_fifo_cap => unicast_vlan109_macaddr_lsb_c_fifo_cap,
        unicast_vlan109_macaddr_lsb_c_full_n => unicast_vlan109_macaddr_lsb_c_full_n,
        unicast_vlan109_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan109_macaddr_lsb_c_write,
        unicast_vlan109_macaddr_msb => unicast_vlan109_macaddr_msb,
        unicast_vlan109_macaddr_msb_c_din => entry_proc_U0_unicast_vlan109_macaddr_msb_c_din,
        unicast_vlan109_macaddr_msb_c_num_data_valid => unicast_vlan109_macaddr_msb_c_num_data_valid,
        unicast_vlan109_macaddr_msb_c_fifo_cap => unicast_vlan109_macaddr_msb_c_fifo_cap,
        unicast_vlan109_macaddr_msb_c_full_n => unicast_vlan109_macaddr_msb_c_full_n,
        unicast_vlan109_macaddr_msb_c_write => entry_proc_U0_unicast_vlan109_macaddr_msb_c_write,
        unicast_vlan110_macaddr_lsb => unicast_vlan110_macaddr_lsb,
        unicast_vlan110_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan110_macaddr_lsb_c_din,
        unicast_vlan110_macaddr_lsb_c_num_data_valid => unicast_vlan110_macaddr_lsb_c_num_data_valid,
        unicast_vlan110_macaddr_lsb_c_fifo_cap => unicast_vlan110_macaddr_lsb_c_fifo_cap,
        unicast_vlan110_macaddr_lsb_c_full_n => unicast_vlan110_macaddr_lsb_c_full_n,
        unicast_vlan110_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan110_macaddr_lsb_c_write,
        unicast_vlan110_macaddr_msb => unicast_vlan110_macaddr_msb,
        unicast_vlan110_macaddr_msb_c_din => entry_proc_U0_unicast_vlan110_macaddr_msb_c_din,
        unicast_vlan110_macaddr_msb_c_num_data_valid => unicast_vlan110_macaddr_msb_c_num_data_valid,
        unicast_vlan110_macaddr_msb_c_fifo_cap => unicast_vlan110_macaddr_msb_c_fifo_cap,
        unicast_vlan110_macaddr_msb_c_full_n => unicast_vlan110_macaddr_msb_c_full_n,
        unicast_vlan110_macaddr_msb_c_write => entry_proc_U0_unicast_vlan110_macaddr_msb_c_write,
        unicast_vlan111_macaddr_lsb => unicast_vlan111_macaddr_lsb,
        unicast_vlan111_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan111_macaddr_lsb_c_din,
        unicast_vlan111_macaddr_lsb_c_num_data_valid => unicast_vlan111_macaddr_lsb_c_num_data_valid,
        unicast_vlan111_macaddr_lsb_c_fifo_cap => unicast_vlan111_macaddr_lsb_c_fifo_cap,
        unicast_vlan111_macaddr_lsb_c_full_n => unicast_vlan111_macaddr_lsb_c_full_n,
        unicast_vlan111_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan111_macaddr_lsb_c_write,
        unicast_vlan111_macaddr_msb => unicast_vlan111_macaddr_msb,
        unicast_vlan111_macaddr_msb_c_din => entry_proc_U0_unicast_vlan111_macaddr_msb_c_din,
        unicast_vlan111_macaddr_msb_c_num_data_valid => unicast_vlan111_macaddr_msb_c_num_data_valid,
        unicast_vlan111_macaddr_msb_c_fifo_cap => unicast_vlan111_macaddr_msb_c_fifo_cap,
        unicast_vlan111_macaddr_msb_c_full_n => unicast_vlan111_macaddr_msb_c_full_n,
        unicast_vlan111_macaddr_msb_c_write => entry_proc_U0_unicast_vlan111_macaddr_msb_c_write,
        unicast_vlan112_macaddr_lsb => unicast_vlan112_macaddr_lsb,
        unicast_vlan112_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan112_macaddr_lsb_c_din,
        unicast_vlan112_macaddr_lsb_c_num_data_valid => unicast_vlan112_macaddr_lsb_c_num_data_valid,
        unicast_vlan112_macaddr_lsb_c_fifo_cap => unicast_vlan112_macaddr_lsb_c_fifo_cap,
        unicast_vlan112_macaddr_lsb_c_full_n => unicast_vlan112_macaddr_lsb_c_full_n,
        unicast_vlan112_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan112_macaddr_lsb_c_write,
        unicast_vlan112_macaddr_msb => unicast_vlan112_macaddr_msb,
        unicast_vlan112_macaddr_msb_c_din => entry_proc_U0_unicast_vlan112_macaddr_msb_c_din,
        unicast_vlan112_macaddr_msb_c_num_data_valid => unicast_vlan112_macaddr_msb_c_num_data_valid,
        unicast_vlan112_macaddr_msb_c_fifo_cap => unicast_vlan112_macaddr_msb_c_fifo_cap,
        unicast_vlan112_macaddr_msb_c_full_n => unicast_vlan112_macaddr_msb_c_full_n,
        unicast_vlan112_macaddr_msb_c_write => entry_proc_U0_unicast_vlan112_macaddr_msb_c_write,
        unicast_vlan113_macaddr_lsb => unicast_vlan113_macaddr_lsb,
        unicast_vlan113_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan113_macaddr_lsb_c_din,
        unicast_vlan113_macaddr_lsb_c_num_data_valid => unicast_vlan113_macaddr_lsb_c_num_data_valid,
        unicast_vlan113_macaddr_lsb_c_fifo_cap => unicast_vlan113_macaddr_lsb_c_fifo_cap,
        unicast_vlan113_macaddr_lsb_c_full_n => unicast_vlan113_macaddr_lsb_c_full_n,
        unicast_vlan113_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan113_macaddr_lsb_c_write,
        unicast_vlan113_macaddr_msb => unicast_vlan113_macaddr_msb,
        unicast_vlan113_macaddr_msb_c_din => entry_proc_U0_unicast_vlan113_macaddr_msb_c_din,
        unicast_vlan113_macaddr_msb_c_num_data_valid => unicast_vlan113_macaddr_msb_c_num_data_valid,
        unicast_vlan113_macaddr_msb_c_fifo_cap => unicast_vlan113_macaddr_msb_c_fifo_cap,
        unicast_vlan113_macaddr_msb_c_full_n => unicast_vlan113_macaddr_msb_c_full_n,
        unicast_vlan113_macaddr_msb_c_write => entry_proc_U0_unicast_vlan113_macaddr_msb_c_write,
        unicast_vlan114_macaddr_lsb => unicast_vlan114_macaddr_lsb,
        unicast_vlan114_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan114_macaddr_lsb_c_din,
        unicast_vlan114_macaddr_lsb_c_num_data_valid => unicast_vlan114_macaddr_lsb_c_num_data_valid,
        unicast_vlan114_macaddr_lsb_c_fifo_cap => unicast_vlan114_macaddr_lsb_c_fifo_cap,
        unicast_vlan114_macaddr_lsb_c_full_n => unicast_vlan114_macaddr_lsb_c_full_n,
        unicast_vlan114_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan114_macaddr_lsb_c_write,
        unicast_vlan114_macaddr_msb => unicast_vlan114_macaddr_msb,
        unicast_vlan114_macaddr_msb_c_din => entry_proc_U0_unicast_vlan114_macaddr_msb_c_din,
        unicast_vlan114_macaddr_msb_c_num_data_valid => unicast_vlan114_macaddr_msb_c_num_data_valid,
        unicast_vlan114_macaddr_msb_c_fifo_cap => unicast_vlan114_macaddr_msb_c_fifo_cap,
        unicast_vlan114_macaddr_msb_c_full_n => unicast_vlan114_macaddr_msb_c_full_n,
        unicast_vlan114_macaddr_msb_c_write => entry_proc_U0_unicast_vlan114_macaddr_msb_c_write,
        unicast_vlan115_macaddr_lsb => unicast_vlan115_macaddr_lsb,
        unicast_vlan115_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan115_macaddr_lsb_c_din,
        unicast_vlan115_macaddr_lsb_c_num_data_valid => unicast_vlan115_macaddr_lsb_c_num_data_valid,
        unicast_vlan115_macaddr_lsb_c_fifo_cap => unicast_vlan115_macaddr_lsb_c_fifo_cap,
        unicast_vlan115_macaddr_lsb_c_full_n => unicast_vlan115_macaddr_lsb_c_full_n,
        unicast_vlan115_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan115_macaddr_lsb_c_write,
        unicast_vlan115_macaddr_msb => unicast_vlan115_macaddr_msb,
        unicast_vlan115_macaddr_msb_c_din => entry_proc_U0_unicast_vlan115_macaddr_msb_c_din,
        unicast_vlan115_macaddr_msb_c_num_data_valid => unicast_vlan115_macaddr_msb_c_num_data_valid,
        unicast_vlan115_macaddr_msb_c_fifo_cap => unicast_vlan115_macaddr_msb_c_fifo_cap,
        unicast_vlan115_macaddr_msb_c_full_n => unicast_vlan115_macaddr_msb_c_full_n,
        unicast_vlan115_macaddr_msb_c_write => entry_proc_U0_unicast_vlan115_macaddr_msb_c_write,
        unicast_vlan116_macaddr_lsb => unicast_vlan116_macaddr_lsb,
        unicast_vlan116_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan116_macaddr_lsb_c_din,
        unicast_vlan116_macaddr_lsb_c_num_data_valid => unicast_vlan116_macaddr_lsb_c_num_data_valid,
        unicast_vlan116_macaddr_lsb_c_fifo_cap => unicast_vlan116_macaddr_lsb_c_fifo_cap,
        unicast_vlan116_macaddr_lsb_c_full_n => unicast_vlan116_macaddr_lsb_c_full_n,
        unicast_vlan116_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan116_macaddr_lsb_c_write,
        unicast_vlan116_macaddr_msb => unicast_vlan116_macaddr_msb,
        unicast_vlan116_macaddr_msb_c_din => entry_proc_U0_unicast_vlan116_macaddr_msb_c_din,
        unicast_vlan116_macaddr_msb_c_num_data_valid => unicast_vlan116_macaddr_msb_c_num_data_valid,
        unicast_vlan116_macaddr_msb_c_fifo_cap => unicast_vlan116_macaddr_msb_c_fifo_cap,
        unicast_vlan116_macaddr_msb_c_full_n => unicast_vlan116_macaddr_msb_c_full_n,
        unicast_vlan116_macaddr_msb_c_write => entry_proc_U0_unicast_vlan116_macaddr_msb_c_write,
        unicast_vlan117_macaddr_lsb => unicast_vlan117_macaddr_lsb,
        unicast_vlan117_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan117_macaddr_lsb_c_din,
        unicast_vlan117_macaddr_lsb_c_num_data_valid => unicast_vlan117_macaddr_lsb_c_num_data_valid,
        unicast_vlan117_macaddr_lsb_c_fifo_cap => unicast_vlan117_macaddr_lsb_c_fifo_cap,
        unicast_vlan117_macaddr_lsb_c_full_n => unicast_vlan117_macaddr_lsb_c_full_n,
        unicast_vlan117_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan117_macaddr_lsb_c_write,
        unicast_vlan117_macaddr_msb => unicast_vlan117_macaddr_msb,
        unicast_vlan117_macaddr_msb_c_din => entry_proc_U0_unicast_vlan117_macaddr_msb_c_din,
        unicast_vlan117_macaddr_msb_c_num_data_valid => unicast_vlan117_macaddr_msb_c_num_data_valid,
        unicast_vlan117_macaddr_msb_c_fifo_cap => unicast_vlan117_macaddr_msb_c_fifo_cap,
        unicast_vlan117_macaddr_msb_c_full_n => unicast_vlan117_macaddr_msb_c_full_n,
        unicast_vlan117_macaddr_msb_c_write => entry_proc_U0_unicast_vlan117_macaddr_msb_c_write,
        unicast_vlan118_macaddr_lsb => unicast_vlan118_macaddr_lsb,
        unicast_vlan118_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan118_macaddr_lsb_c_din,
        unicast_vlan118_macaddr_lsb_c_num_data_valid => unicast_vlan118_macaddr_lsb_c_num_data_valid,
        unicast_vlan118_macaddr_lsb_c_fifo_cap => unicast_vlan118_macaddr_lsb_c_fifo_cap,
        unicast_vlan118_macaddr_lsb_c_full_n => unicast_vlan118_macaddr_lsb_c_full_n,
        unicast_vlan118_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan118_macaddr_lsb_c_write,
        unicast_vlan118_macaddr_msb => unicast_vlan118_macaddr_msb,
        unicast_vlan118_macaddr_msb_c_din => entry_proc_U0_unicast_vlan118_macaddr_msb_c_din,
        unicast_vlan118_macaddr_msb_c_num_data_valid => unicast_vlan118_macaddr_msb_c_num_data_valid,
        unicast_vlan118_macaddr_msb_c_fifo_cap => unicast_vlan118_macaddr_msb_c_fifo_cap,
        unicast_vlan118_macaddr_msb_c_full_n => unicast_vlan118_macaddr_msb_c_full_n,
        unicast_vlan118_macaddr_msb_c_write => entry_proc_U0_unicast_vlan118_macaddr_msb_c_write,
        unicast_vlan119_macaddr_lsb => unicast_vlan119_macaddr_lsb,
        unicast_vlan119_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan119_macaddr_lsb_c_din,
        unicast_vlan119_macaddr_lsb_c_num_data_valid => unicast_vlan119_macaddr_lsb_c_num_data_valid,
        unicast_vlan119_macaddr_lsb_c_fifo_cap => unicast_vlan119_macaddr_lsb_c_fifo_cap,
        unicast_vlan119_macaddr_lsb_c_full_n => unicast_vlan119_macaddr_lsb_c_full_n,
        unicast_vlan119_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan119_macaddr_lsb_c_write,
        unicast_vlan119_macaddr_msb => unicast_vlan119_macaddr_msb,
        unicast_vlan119_macaddr_msb_c_din => entry_proc_U0_unicast_vlan119_macaddr_msb_c_din,
        unicast_vlan119_macaddr_msb_c_num_data_valid => unicast_vlan119_macaddr_msb_c_num_data_valid,
        unicast_vlan119_macaddr_msb_c_fifo_cap => unicast_vlan119_macaddr_msb_c_fifo_cap,
        unicast_vlan119_macaddr_msb_c_full_n => unicast_vlan119_macaddr_msb_c_full_n,
        unicast_vlan119_macaddr_msb_c_write => entry_proc_U0_unicast_vlan119_macaddr_msb_c_write,
        unicast_vlan120_macaddr_lsb => unicast_vlan120_macaddr_lsb,
        unicast_vlan120_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan120_macaddr_lsb_c_din,
        unicast_vlan120_macaddr_lsb_c_num_data_valid => unicast_vlan120_macaddr_lsb_c_num_data_valid,
        unicast_vlan120_macaddr_lsb_c_fifo_cap => unicast_vlan120_macaddr_lsb_c_fifo_cap,
        unicast_vlan120_macaddr_lsb_c_full_n => unicast_vlan120_macaddr_lsb_c_full_n,
        unicast_vlan120_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan120_macaddr_lsb_c_write,
        unicast_vlan120_macaddr_msb => unicast_vlan120_macaddr_msb,
        unicast_vlan120_macaddr_msb_c_din => entry_proc_U0_unicast_vlan120_macaddr_msb_c_din,
        unicast_vlan120_macaddr_msb_c_num_data_valid => unicast_vlan120_macaddr_msb_c_num_data_valid,
        unicast_vlan120_macaddr_msb_c_fifo_cap => unicast_vlan120_macaddr_msb_c_fifo_cap,
        unicast_vlan120_macaddr_msb_c_full_n => unicast_vlan120_macaddr_msb_c_full_n,
        unicast_vlan120_macaddr_msb_c_write => entry_proc_U0_unicast_vlan120_macaddr_msb_c_write,
        unicast_vlan121_macaddr_lsb => unicast_vlan121_macaddr_lsb,
        unicast_vlan121_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan121_macaddr_lsb_c_din,
        unicast_vlan121_macaddr_lsb_c_num_data_valid => unicast_vlan121_macaddr_lsb_c_num_data_valid,
        unicast_vlan121_macaddr_lsb_c_fifo_cap => unicast_vlan121_macaddr_lsb_c_fifo_cap,
        unicast_vlan121_macaddr_lsb_c_full_n => unicast_vlan121_macaddr_lsb_c_full_n,
        unicast_vlan121_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan121_macaddr_lsb_c_write,
        unicast_vlan121_macaddr_msb => unicast_vlan121_macaddr_msb,
        unicast_vlan121_macaddr_msb_c_din => entry_proc_U0_unicast_vlan121_macaddr_msb_c_din,
        unicast_vlan121_macaddr_msb_c_num_data_valid => unicast_vlan121_macaddr_msb_c_num_data_valid,
        unicast_vlan121_macaddr_msb_c_fifo_cap => unicast_vlan121_macaddr_msb_c_fifo_cap,
        unicast_vlan121_macaddr_msb_c_full_n => unicast_vlan121_macaddr_msb_c_full_n,
        unicast_vlan121_macaddr_msb_c_write => entry_proc_U0_unicast_vlan121_macaddr_msb_c_write,
        unicast_vlan122_macaddr_lsb => unicast_vlan122_macaddr_lsb,
        unicast_vlan122_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan122_macaddr_lsb_c_din,
        unicast_vlan122_macaddr_lsb_c_num_data_valid => unicast_vlan122_macaddr_lsb_c_num_data_valid,
        unicast_vlan122_macaddr_lsb_c_fifo_cap => unicast_vlan122_macaddr_lsb_c_fifo_cap,
        unicast_vlan122_macaddr_lsb_c_full_n => unicast_vlan122_macaddr_lsb_c_full_n,
        unicast_vlan122_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan122_macaddr_lsb_c_write,
        unicast_vlan122_macaddr_msb => unicast_vlan122_macaddr_msb,
        unicast_vlan122_macaddr_msb_c_din => entry_proc_U0_unicast_vlan122_macaddr_msb_c_din,
        unicast_vlan122_macaddr_msb_c_num_data_valid => unicast_vlan122_macaddr_msb_c_num_data_valid,
        unicast_vlan122_macaddr_msb_c_fifo_cap => unicast_vlan122_macaddr_msb_c_fifo_cap,
        unicast_vlan122_macaddr_msb_c_full_n => unicast_vlan122_macaddr_msb_c_full_n,
        unicast_vlan122_macaddr_msb_c_write => entry_proc_U0_unicast_vlan122_macaddr_msb_c_write,
        unicast_vlan123_macaddr_lsb => unicast_vlan123_macaddr_lsb,
        unicast_vlan123_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan123_macaddr_lsb_c_din,
        unicast_vlan123_macaddr_lsb_c_num_data_valid => unicast_vlan123_macaddr_lsb_c_num_data_valid,
        unicast_vlan123_macaddr_lsb_c_fifo_cap => unicast_vlan123_macaddr_lsb_c_fifo_cap,
        unicast_vlan123_macaddr_lsb_c_full_n => unicast_vlan123_macaddr_lsb_c_full_n,
        unicast_vlan123_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan123_macaddr_lsb_c_write,
        unicast_vlan123_macaddr_msb => unicast_vlan123_macaddr_msb,
        unicast_vlan123_macaddr_msb_c_din => entry_proc_U0_unicast_vlan123_macaddr_msb_c_din,
        unicast_vlan123_macaddr_msb_c_num_data_valid => unicast_vlan123_macaddr_msb_c_num_data_valid,
        unicast_vlan123_macaddr_msb_c_fifo_cap => unicast_vlan123_macaddr_msb_c_fifo_cap,
        unicast_vlan123_macaddr_msb_c_full_n => unicast_vlan123_macaddr_msb_c_full_n,
        unicast_vlan123_macaddr_msb_c_write => entry_proc_U0_unicast_vlan123_macaddr_msb_c_write,
        unicast_vlan124_macaddr_lsb => unicast_vlan124_macaddr_lsb,
        unicast_vlan124_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan124_macaddr_lsb_c_din,
        unicast_vlan124_macaddr_lsb_c_num_data_valid => unicast_vlan124_macaddr_lsb_c_num_data_valid,
        unicast_vlan124_macaddr_lsb_c_fifo_cap => unicast_vlan124_macaddr_lsb_c_fifo_cap,
        unicast_vlan124_macaddr_lsb_c_full_n => unicast_vlan124_macaddr_lsb_c_full_n,
        unicast_vlan124_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan124_macaddr_lsb_c_write,
        unicast_vlan124_macaddr_msb => unicast_vlan124_macaddr_msb,
        unicast_vlan124_macaddr_msb_c_din => entry_proc_U0_unicast_vlan124_macaddr_msb_c_din,
        unicast_vlan124_macaddr_msb_c_num_data_valid => unicast_vlan124_macaddr_msb_c_num_data_valid,
        unicast_vlan124_macaddr_msb_c_fifo_cap => unicast_vlan124_macaddr_msb_c_fifo_cap,
        unicast_vlan124_macaddr_msb_c_full_n => unicast_vlan124_macaddr_msb_c_full_n,
        unicast_vlan124_macaddr_msb_c_write => entry_proc_U0_unicast_vlan124_macaddr_msb_c_write,
        unicast_vlan125_macaddr_lsb => unicast_vlan125_macaddr_lsb,
        unicast_vlan125_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan125_macaddr_lsb_c_din,
        unicast_vlan125_macaddr_lsb_c_num_data_valid => unicast_vlan125_macaddr_lsb_c_num_data_valid,
        unicast_vlan125_macaddr_lsb_c_fifo_cap => unicast_vlan125_macaddr_lsb_c_fifo_cap,
        unicast_vlan125_macaddr_lsb_c_full_n => unicast_vlan125_macaddr_lsb_c_full_n,
        unicast_vlan125_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan125_macaddr_lsb_c_write,
        unicast_vlan125_macaddr_msb => unicast_vlan125_macaddr_msb,
        unicast_vlan125_macaddr_msb_c_din => entry_proc_U0_unicast_vlan125_macaddr_msb_c_din,
        unicast_vlan125_macaddr_msb_c_num_data_valid => unicast_vlan125_macaddr_msb_c_num_data_valid,
        unicast_vlan125_macaddr_msb_c_fifo_cap => unicast_vlan125_macaddr_msb_c_fifo_cap,
        unicast_vlan125_macaddr_msb_c_full_n => unicast_vlan125_macaddr_msb_c_full_n,
        unicast_vlan125_macaddr_msb_c_write => entry_proc_U0_unicast_vlan125_macaddr_msb_c_write,
        unicast_vlan126_macaddr_lsb => unicast_vlan126_macaddr_lsb,
        unicast_vlan126_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan126_macaddr_lsb_c_din,
        unicast_vlan126_macaddr_lsb_c_num_data_valid => unicast_vlan126_macaddr_lsb_c_num_data_valid,
        unicast_vlan126_macaddr_lsb_c_fifo_cap => unicast_vlan126_macaddr_lsb_c_fifo_cap,
        unicast_vlan126_macaddr_lsb_c_full_n => unicast_vlan126_macaddr_lsb_c_full_n,
        unicast_vlan126_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan126_macaddr_lsb_c_write,
        unicast_vlan126_macaddr_msb => unicast_vlan126_macaddr_msb,
        unicast_vlan126_macaddr_msb_c_din => entry_proc_U0_unicast_vlan126_macaddr_msb_c_din,
        unicast_vlan126_macaddr_msb_c_num_data_valid => unicast_vlan126_macaddr_msb_c_num_data_valid,
        unicast_vlan126_macaddr_msb_c_fifo_cap => unicast_vlan126_macaddr_msb_c_fifo_cap,
        unicast_vlan126_macaddr_msb_c_full_n => unicast_vlan126_macaddr_msb_c_full_n,
        unicast_vlan126_macaddr_msb_c_write => entry_proc_U0_unicast_vlan126_macaddr_msb_c_write,
        unicast_vlan127_macaddr_lsb => unicast_vlan127_macaddr_lsb,
        unicast_vlan127_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan127_macaddr_lsb_c_din,
        unicast_vlan127_macaddr_lsb_c_num_data_valid => unicast_vlan127_macaddr_lsb_c_num_data_valid,
        unicast_vlan127_macaddr_lsb_c_fifo_cap => unicast_vlan127_macaddr_lsb_c_fifo_cap,
        unicast_vlan127_macaddr_lsb_c_full_n => unicast_vlan127_macaddr_lsb_c_full_n,
        unicast_vlan127_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan127_macaddr_lsb_c_write,
        unicast_vlan127_macaddr_msb => unicast_vlan127_macaddr_msb,
        unicast_vlan127_macaddr_msb_c_din => entry_proc_U0_unicast_vlan127_macaddr_msb_c_din,
        unicast_vlan127_macaddr_msb_c_num_data_valid => unicast_vlan127_macaddr_msb_c_num_data_valid,
        unicast_vlan127_macaddr_msb_c_fifo_cap => unicast_vlan127_macaddr_msb_c_fifo_cap,
        unicast_vlan127_macaddr_msb_c_full_n => unicast_vlan127_macaddr_msb_c_full_n,
        unicast_vlan127_macaddr_msb_c_write => entry_proc_U0_unicast_vlan127_macaddr_msb_c_write,
        unicast_vlan128_macaddr_lsb => unicast_vlan128_macaddr_lsb,
        unicast_vlan128_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan128_macaddr_lsb_c_din,
        unicast_vlan128_macaddr_lsb_c_num_data_valid => unicast_vlan128_macaddr_lsb_c_num_data_valid,
        unicast_vlan128_macaddr_lsb_c_fifo_cap => unicast_vlan128_macaddr_lsb_c_fifo_cap,
        unicast_vlan128_macaddr_lsb_c_full_n => unicast_vlan128_macaddr_lsb_c_full_n,
        unicast_vlan128_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan128_macaddr_lsb_c_write,
        unicast_vlan128_macaddr_msb => unicast_vlan128_macaddr_msb,
        unicast_vlan128_macaddr_msb_c_din => entry_proc_U0_unicast_vlan128_macaddr_msb_c_din,
        unicast_vlan128_macaddr_msb_c_num_data_valid => unicast_vlan128_macaddr_msb_c_num_data_valid,
        unicast_vlan128_macaddr_msb_c_fifo_cap => unicast_vlan128_macaddr_msb_c_fifo_cap,
        unicast_vlan128_macaddr_msb_c_full_n => unicast_vlan128_macaddr_msb_c_full_n,
        unicast_vlan128_macaddr_msb_c_write => entry_proc_U0_unicast_vlan128_macaddr_msb_c_write,
        unicast_vlan129_macaddr_lsb => unicast_vlan129_macaddr_lsb,
        unicast_vlan129_macaddr_lsb_c_din => entry_proc_U0_unicast_vlan129_macaddr_lsb_c_din,
        unicast_vlan129_macaddr_lsb_c_num_data_valid => unicast_vlan129_macaddr_lsb_c_num_data_valid,
        unicast_vlan129_macaddr_lsb_c_fifo_cap => unicast_vlan129_macaddr_lsb_c_fifo_cap,
        unicast_vlan129_macaddr_lsb_c_full_n => unicast_vlan129_macaddr_lsb_c_full_n,
        unicast_vlan129_macaddr_lsb_c_write => entry_proc_U0_unicast_vlan129_macaddr_lsb_c_write,
        unicast_vlan129_macaddr_msb => unicast_vlan129_macaddr_msb,
        unicast_vlan129_macaddr_msb_c_din => entry_proc_U0_unicast_vlan129_macaddr_msb_c_din,
        unicast_vlan129_macaddr_msb_c_num_data_valid => unicast_vlan129_macaddr_msb_c_num_data_valid,
        unicast_vlan129_macaddr_msb_c_fifo_cap => unicast_vlan129_macaddr_msb_c_fifo_cap,
        unicast_vlan129_macaddr_msb_c_full_n => unicast_vlan129_macaddr_msb_c_full_n,
        unicast_vlan129_macaddr_msb_c_write => entry_proc_U0_unicast_vlan129_macaddr_msb_c_write,
        log_all_mask => log_all_mask,
        log_all_mask_c_din => entry_proc_U0_log_all_mask_c_din,
        log_all_mask_c_num_data_valid => log_all_mask_c_num_data_valid,
        log_all_mask_c_fifo_cap => log_all_mask_c_fifo_cap,
        log_all_mask_c_full_n => log_all_mask_c_full_n,
        log_all_mask_c_write => entry_proc_U0_log_all_mask_c_write);

    rx_ringbuffer_header_U0 : component mac_logger_rx_ringbuffer_header
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => rx_ringbuffer_header_U0_ap_start,
        ap_done => rx_ringbuffer_header_U0_ap_done,
        ap_continue => rx_ringbuffer_header_U0_ap_continue,
        ap_idle => rx_ringbuffer_header_U0_ap_idle,
        ap_ready => rx_ringbuffer_header_U0_ap_ready,
        m_axi_ps_AWVALID => rx_ringbuffer_header_U0_m_axi_ps_AWVALID,
        m_axi_ps_AWREADY => ap_const_logic_0,
        m_axi_ps_AWADDR => rx_ringbuffer_header_U0_m_axi_ps_AWADDR,
        m_axi_ps_AWID => rx_ringbuffer_header_U0_m_axi_ps_AWID,
        m_axi_ps_AWLEN => rx_ringbuffer_header_U0_m_axi_ps_AWLEN,
        m_axi_ps_AWSIZE => rx_ringbuffer_header_U0_m_axi_ps_AWSIZE,
        m_axi_ps_AWBURST => rx_ringbuffer_header_U0_m_axi_ps_AWBURST,
        m_axi_ps_AWLOCK => rx_ringbuffer_header_U0_m_axi_ps_AWLOCK,
        m_axi_ps_AWCACHE => rx_ringbuffer_header_U0_m_axi_ps_AWCACHE,
        m_axi_ps_AWPROT => rx_ringbuffer_header_U0_m_axi_ps_AWPROT,
        m_axi_ps_AWQOS => rx_ringbuffer_header_U0_m_axi_ps_AWQOS,
        m_axi_ps_AWREGION => rx_ringbuffer_header_U0_m_axi_ps_AWREGION,
        m_axi_ps_AWUSER => rx_ringbuffer_header_U0_m_axi_ps_AWUSER,
        m_axi_ps_WVALID => rx_ringbuffer_header_U0_m_axi_ps_WVALID,
        m_axi_ps_WREADY => ap_const_logic_0,
        m_axi_ps_WDATA => rx_ringbuffer_header_U0_m_axi_ps_WDATA,
        m_axi_ps_WSTRB => rx_ringbuffer_header_U0_m_axi_ps_WSTRB,
        m_axi_ps_WLAST => rx_ringbuffer_header_U0_m_axi_ps_WLAST,
        m_axi_ps_WID => rx_ringbuffer_header_U0_m_axi_ps_WID,
        m_axi_ps_WUSER => rx_ringbuffer_header_U0_m_axi_ps_WUSER,
        m_axi_ps_ARVALID => rx_ringbuffer_header_U0_m_axi_ps_ARVALID,
        m_axi_ps_ARREADY => ps_ARREADY,
        m_axi_ps_ARADDR => rx_ringbuffer_header_U0_m_axi_ps_ARADDR,
        m_axi_ps_ARID => rx_ringbuffer_header_U0_m_axi_ps_ARID,
        m_axi_ps_ARLEN => rx_ringbuffer_header_U0_m_axi_ps_ARLEN,
        m_axi_ps_ARSIZE => rx_ringbuffer_header_U0_m_axi_ps_ARSIZE,
        m_axi_ps_ARBURST => rx_ringbuffer_header_U0_m_axi_ps_ARBURST,
        m_axi_ps_ARLOCK => rx_ringbuffer_header_U0_m_axi_ps_ARLOCK,
        m_axi_ps_ARCACHE => rx_ringbuffer_header_U0_m_axi_ps_ARCACHE,
        m_axi_ps_ARPROT => rx_ringbuffer_header_U0_m_axi_ps_ARPROT,
        m_axi_ps_ARQOS => rx_ringbuffer_header_U0_m_axi_ps_ARQOS,
        m_axi_ps_ARREGION => rx_ringbuffer_header_U0_m_axi_ps_ARREGION,
        m_axi_ps_ARUSER => rx_ringbuffer_header_U0_m_axi_ps_ARUSER,
        m_axi_ps_RVALID => ps_RVALID,
        m_axi_ps_RREADY => rx_ringbuffer_header_U0_m_axi_ps_RREADY,
        m_axi_ps_RDATA => ps_RDATA,
        m_axi_ps_RLAST => ps_RLAST,
        m_axi_ps_RID => ps_RID,
        m_axi_ps_RFIFONUM => ps_RFIFONUM,
        m_axi_ps_RUSER => ps_RUSER,
        m_axi_ps_RRESP => ps_RRESP,
        m_axi_ps_BVALID => ap_const_logic_0,
        m_axi_ps_BREADY => rx_ringbuffer_header_U0_m_axi_ps_BREADY,
        m_axi_ps_BRESP => ap_const_lv2_0,
        m_axi_ps_BID => ap_const_lv1_0,
        m_axi_ps_BUSER => ap_const_lv1_0,
        log_ddr => ddr,
        tap_ddr => driver,
        log_header_address0 => rx_ringbuffer_header_U0_log_header_address0,
        log_header_ce0 => rx_ringbuffer_header_U0_log_header_ce0,
        log_header_we0 => rx_ringbuffer_header_U0_log_header_we0,
        log_header_d0 => rx_ringbuffer_header_U0_log_header_d0,
        tap_header_address0 => rx_ringbuffer_header_U0_tap_header_address0,
        tap_header_ce0 => rx_ringbuffer_header_U0_tap_header_ce0,
        tap_header_we0 => rx_ringbuffer_header_U0_tap_header_we0,
        tap_header_d0 => rx_ringbuffer_header_U0_tap_header_d0,
        ap_return_0 => rx_ringbuffer_header_U0_ap_return_0,
        ap_return_1 => rx_ringbuffer_header_U0_ap_return_1);

    rx_fifo_U0 : component mac_logger_rx_fifo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => rx_fifo_U0_ap_start,
        ap_done => rx_fifo_U0_ap_done,
        ap_continue => rx_fifo_U0_ap_continue,
        ap_idle => rx_fifo_U0_ap_idle,
        ap_ready => rx_fifo_U0_ap_ready,
        m_axi_mac_fifo_AWVALID => rx_fifo_U0_m_axi_mac_fifo_AWVALID,
        m_axi_mac_fifo_AWREADY => ap_const_logic_0,
        m_axi_mac_fifo_AWADDR => rx_fifo_U0_m_axi_mac_fifo_AWADDR,
        m_axi_mac_fifo_AWID => rx_fifo_U0_m_axi_mac_fifo_AWID,
        m_axi_mac_fifo_AWLEN => rx_fifo_U0_m_axi_mac_fifo_AWLEN,
        m_axi_mac_fifo_AWSIZE => rx_fifo_U0_m_axi_mac_fifo_AWSIZE,
        m_axi_mac_fifo_AWBURST => rx_fifo_U0_m_axi_mac_fifo_AWBURST,
        m_axi_mac_fifo_AWLOCK => rx_fifo_U0_m_axi_mac_fifo_AWLOCK,
        m_axi_mac_fifo_AWCACHE => rx_fifo_U0_m_axi_mac_fifo_AWCACHE,
        m_axi_mac_fifo_AWPROT => rx_fifo_U0_m_axi_mac_fifo_AWPROT,
        m_axi_mac_fifo_AWQOS => rx_fifo_U0_m_axi_mac_fifo_AWQOS,
        m_axi_mac_fifo_AWREGION => rx_fifo_U0_m_axi_mac_fifo_AWREGION,
        m_axi_mac_fifo_AWUSER => rx_fifo_U0_m_axi_mac_fifo_AWUSER,
        m_axi_mac_fifo_WVALID => rx_fifo_U0_m_axi_mac_fifo_WVALID,
        m_axi_mac_fifo_WREADY => ap_const_logic_0,
        m_axi_mac_fifo_WDATA => rx_fifo_U0_m_axi_mac_fifo_WDATA,
        m_axi_mac_fifo_WSTRB => rx_fifo_U0_m_axi_mac_fifo_WSTRB,
        m_axi_mac_fifo_WLAST => rx_fifo_U0_m_axi_mac_fifo_WLAST,
        m_axi_mac_fifo_WID => rx_fifo_U0_m_axi_mac_fifo_WID,
        m_axi_mac_fifo_WUSER => rx_fifo_U0_m_axi_mac_fifo_WUSER,
        m_axi_mac_fifo_ARVALID => rx_fifo_U0_m_axi_mac_fifo_ARVALID,
        m_axi_mac_fifo_ARREADY => mac_fifo_ARREADY,
        m_axi_mac_fifo_ARADDR => rx_fifo_U0_m_axi_mac_fifo_ARADDR,
        m_axi_mac_fifo_ARID => rx_fifo_U0_m_axi_mac_fifo_ARID,
        m_axi_mac_fifo_ARLEN => rx_fifo_U0_m_axi_mac_fifo_ARLEN,
        m_axi_mac_fifo_ARSIZE => rx_fifo_U0_m_axi_mac_fifo_ARSIZE,
        m_axi_mac_fifo_ARBURST => rx_fifo_U0_m_axi_mac_fifo_ARBURST,
        m_axi_mac_fifo_ARLOCK => rx_fifo_U0_m_axi_mac_fifo_ARLOCK,
        m_axi_mac_fifo_ARCACHE => rx_fifo_U0_m_axi_mac_fifo_ARCACHE,
        m_axi_mac_fifo_ARPROT => rx_fifo_U0_m_axi_mac_fifo_ARPROT,
        m_axi_mac_fifo_ARQOS => rx_fifo_U0_m_axi_mac_fifo_ARQOS,
        m_axi_mac_fifo_ARREGION => rx_fifo_U0_m_axi_mac_fifo_ARREGION,
        m_axi_mac_fifo_ARUSER => rx_fifo_U0_m_axi_mac_fifo_ARUSER,
        m_axi_mac_fifo_RVALID => mac_fifo_RVALID,
        m_axi_mac_fifo_RREADY => rx_fifo_U0_m_axi_mac_fifo_RREADY,
        m_axi_mac_fifo_RDATA => mac_fifo_RDATA,
        m_axi_mac_fifo_RLAST => mac_fifo_RLAST,
        m_axi_mac_fifo_RID => mac_fifo_RID,
        m_axi_mac_fifo_RFIFONUM => mac_fifo_RFIFONUM,
        m_axi_mac_fifo_RUSER => mac_fifo_RUSER,
        m_axi_mac_fifo_RRESP => mac_fifo_RRESP,
        m_axi_mac_fifo_BVALID => ap_const_logic_0,
        m_axi_mac_fifo_BREADY => rx_fifo_U0_m_axi_mac_fifo_BREADY,
        m_axi_mac_fifo_BRESP => ap_const_lv2_0,
        m_axi_mac_fifo_BID => ap_const_lv1_0,
        m_axi_mac_fifo_BUSER => ap_const_lv1_0,
        fifo_axi_lite => fifo,
        m_axi_fifo_axi_full_AWVALID => rx_fifo_U0_m_axi_fifo_axi_full_AWVALID,
        m_axi_fifo_axi_full_AWREADY => ap_const_logic_0,
        m_axi_fifo_axi_full_AWADDR => rx_fifo_U0_m_axi_fifo_axi_full_AWADDR,
        m_axi_fifo_axi_full_AWID => rx_fifo_U0_m_axi_fifo_axi_full_AWID,
        m_axi_fifo_axi_full_AWLEN => rx_fifo_U0_m_axi_fifo_axi_full_AWLEN,
        m_axi_fifo_axi_full_AWSIZE => rx_fifo_U0_m_axi_fifo_axi_full_AWSIZE,
        m_axi_fifo_axi_full_AWBURST => rx_fifo_U0_m_axi_fifo_axi_full_AWBURST,
        m_axi_fifo_axi_full_AWLOCK => rx_fifo_U0_m_axi_fifo_axi_full_AWLOCK,
        m_axi_fifo_axi_full_AWCACHE => rx_fifo_U0_m_axi_fifo_axi_full_AWCACHE,
        m_axi_fifo_axi_full_AWPROT => rx_fifo_U0_m_axi_fifo_axi_full_AWPROT,
        m_axi_fifo_axi_full_AWQOS => rx_fifo_U0_m_axi_fifo_axi_full_AWQOS,
        m_axi_fifo_axi_full_AWREGION => rx_fifo_U0_m_axi_fifo_axi_full_AWREGION,
        m_axi_fifo_axi_full_AWUSER => rx_fifo_U0_m_axi_fifo_axi_full_AWUSER,
        m_axi_fifo_axi_full_WVALID => rx_fifo_U0_m_axi_fifo_axi_full_WVALID,
        m_axi_fifo_axi_full_WREADY => ap_const_logic_0,
        m_axi_fifo_axi_full_WDATA => rx_fifo_U0_m_axi_fifo_axi_full_WDATA,
        m_axi_fifo_axi_full_WSTRB => rx_fifo_U0_m_axi_fifo_axi_full_WSTRB,
        m_axi_fifo_axi_full_WLAST => rx_fifo_U0_m_axi_fifo_axi_full_WLAST,
        m_axi_fifo_axi_full_WID => rx_fifo_U0_m_axi_fifo_axi_full_WID,
        m_axi_fifo_axi_full_WUSER => rx_fifo_U0_m_axi_fifo_axi_full_WUSER,
        m_axi_fifo_axi_full_ARVALID => rx_fifo_U0_m_axi_fifo_axi_full_ARVALID,
        m_axi_fifo_axi_full_ARREADY => fifo_axi_full_ARREADY,
        m_axi_fifo_axi_full_ARADDR => rx_fifo_U0_m_axi_fifo_axi_full_ARADDR,
        m_axi_fifo_axi_full_ARID => rx_fifo_U0_m_axi_fifo_axi_full_ARID,
        m_axi_fifo_axi_full_ARLEN => rx_fifo_U0_m_axi_fifo_axi_full_ARLEN,
        m_axi_fifo_axi_full_ARSIZE => rx_fifo_U0_m_axi_fifo_axi_full_ARSIZE,
        m_axi_fifo_axi_full_ARBURST => rx_fifo_U0_m_axi_fifo_axi_full_ARBURST,
        m_axi_fifo_axi_full_ARLOCK => rx_fifo_U0_m_axi_fifo_axi_full_ARLOCK,
        m_axi_fifo_axi_full_ARCACHE => rx_fifo_U0_m_axi_fifo_axi_full_ARCACHE,
        m_axi_fifo_axi_full_ARPROT => rx_fifo_U0_m_axi_fifo_axi_full_ARPROT,
        m_axi_fifo_axi_full_ARQOS => rx_fifo_U0_m_axi_fifo_axi_full_ARQOS,
        m_axi_fifo_axi_full_ARREGION => rx_fifo_U0_m_axi_fifo_axi_full_ARREGION,
        m_axi_fifo_axi_full_ARUSER => rx_fifo_U0_m_axi_fifo_axi_full_ARUSER,
        m_axi_fifo_axi_full_RVALID => fifo_axi_full_RVALID,
        m_axi_fifo_axi_full_RREADY => rx_fifo_U0_m_axi_fifo_axi_full_RREADY,
        m_axi_fifo_axi_full_RDATA => fifo_axi_full_RDATA,
        m_axi_fifo_axi_full_RLAST => fifo_axi_full_RLAST,
        m_axi_fifo_axi_full_RID => fifo_axi_full_RID,
        m_axi_fifo_axi_full_RFIFONUM => fifo_axi_full_RFIFONUM,
        m_axi_fifo_axi_full_RUSER => fifo_axi_full_RUSER,
        m_axi_fifo_axi_full_RRESP => fifo_axi_full_RRESP,
        m_axi_fifo_axi_full_BVALID => ap_const_logic_0,
        m_axi_fifo_axi_full_BREADY => rx_fifo_U0_m_axi_fifo_axi_full_BREADY,
        m_axi_fifo_axi_full_BRESP => ap_const_lv2_0,
        m_axi_fifo_axi_full_BID => ap_const_lv1_0,
        m_axi_fifo_axi_full_BUSER => ap_const_lv1_0,
        fifo_axi_full1 => fifo_axi_full_offset,
        timestamp => timestamp,
        data_buf_address0 => rx_fifo_U0_data_buf_address0,
        data_buf_ce0 => rx_fifo_U0_data_buf_ce0,
        data_buf_we0 => rx_fifo_U0_data_buf_we0,
        data_buf_d0 => rx_fifo_U0_data_buf_d0,
        data_buf_address1 => rx_fifo_U0_data_buf_address1,
        data_buf_ce1 => rx_fifo_U0_data_buf_ce1,
        data_buf_we1 => rx_fifo_U0_data_buf_we1,
        data_buf_d1 => rx_fifo_U0_data_buf_d1);

    tx_ddr_U0 : component mac_logger_tx_ddr
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => tx_ddr_U0_ap_start,
        ap_done => tx_ddr_U0_ap_done,
        ap_continue => tx_ddr_U0_ap_continue,
        ap_idle => tx_ddr_U0_ap_idle,
        ap_ready => tx_ddr_U0_ap_ready,
        data_buf_address0 => tx_ddr_U0_data_buf_address0,
        data_buf_ce0 => tx_ddr_U0_data_buf_ce0,
        data_buf_q0 => data_buf_t_q0,
        data_buf_address1 => tx_ddr_U0_data_buf_address1,
        data_buf_ce1 => tx_ddr_U0_data_buf_ce1,
        data_buf_q1 => data_buf_t_q1,
        log_header1_address0 => tx_ddr_U0_log_header1_address0,
        log_header1_ce0 => tx_ddr_U0_log_header1_ce0,
        log_header1_q0 => log_header_t_q0,
        tap_header1_address0 => tx_ddr_U0_tap_header1_address0,
        tap_header1_ce0 => tx_ddr_U0_tap_header1_ce0,
        tap_header1_q0 => tap_header_t_q0,
        m_axi_ps_AWVALID => tx_ddr_U0_m_axi_ps_AWVALID,
        m_axi_ps_AWREADY => ps_AWREADY,
        m_axi_ps_AWADDR => tx_ddr_U0_m_axi_ps_AWADDR,
        m_axi_ps_AWID => tx_ddr_U0_m_axi_ps_AWID,
        m_axi_ps_AWLEN => tx_ddr_U0_m_axi_ps_AWLEN,
        m_axi_ps_AWSIZE => tx_ddr_U0_m_axi_ps_AWSIZE,
        m_axi_ps_AWBURST => tx_ddr_U0_m_axi_ps_AWBURST,
        m_axi_ps_AWLOCK => tx_ddr_U0_m_axi_ps_AWLOCK,
        m_axi_ps_AWCACHE => tx_ddr_U0_m_axi_ps_AWCACHE,
        m_axi_ps_AWPROT => tx_ddr_U0_m_axi_ps_AWPROT,
        m_axi_ps_AWQOS => tx_ddr_U0_m_axi_ps_AWQOS,
        m_axi_ps_AWREGION => tx_ddr_U0_m_axi_ps_AWREGION,
        m_axi_ps_AWUSER => tx_ddr_U0_m_axi_ps_AWUSER,
        m_axi_ps_WVALID => tx_ddr_U0_m_axi_ps_WVALID,
        m_axi_ps_WREADY => ps_WREADY,
        m_axi_ps_WDATA => tx_ddr_U0_m_axi_ps_WDATA,
        m_axi_ps_WSTRB => tx_ddr_U0_m_axi_ps_WSTRB,
        m_axi_ps_WLAST => tx_ddr_U0_m_axi_ps_WLAST,
        m_axi_ps_WID => tx_ddr_U0_m_axi_ps_WID,
        m_axi_ps_WUSER => tx_ddr_U0_m_axi_ps_WUSER,
        m_axi_ps_ARVALID => tx_ddr_U0_m_axi_ps_ARVALID,
        m_axi_ps_ARREADY => ap_const_logic_0,
        m_axi_ps_ARADDR => tx_ddr_U0_m_axi_ps_ARADDR,
        m_axi_ps_ARID => tx_ddr_U0_m_axi_ps_ARID,
        m_axi_ps_ARLEN => tx_ddr_U0_m_axi_ps_ARLEN,
        m_axi_ps_ARSIZE => tx_ddr_U0_m_axi_ps_ARSIZE,
        m_axi_ps_ARBURST => tx_ddr_U0_m_axi_ps_ARBURST,
        m_axi_ps_ARLOCK => tx_ddr_U0_m_axi_ps_ARLOCK,
        m_axi_ps_ARCACHE => tx_ddr_U0_m_axi_ps_ARCACHE,
        m_axi_ps_ARPROT => tx_ddr_U0_m_axi_ps_ARPROT,
        m_axi_ps_ARQOS => tx_ddr_U0_m_axi_ps_ARQOS,
        m_axi_ps_ARREGION => tx_ddr_U0_m_axi_ps_ARREGION,
        m_axi_ps_ARUSER => tx_ddr_U0_m_axi_ps_ARUSER,
        m_axi_ps_RVALID => ap_const_logic_0,
        m_axi_ps_RREADY => tx_ddr_U0_m_axi_ps_RREADY,
        m_axi_ps_RDATA => ap_const_lv64_0,
        m_axi_ps_RLAST => ap_const_logic_0,
        m_axi_ps_RID => ap_const_lv1_0,
        m_axi_ps_RFIFONUM => ap_const_lv9_0,
        m_axi_ps_RUSER => ap_const_lv1_0,
        m_axi_ps_RRESP => ap_const_lv2_0,
        m_axi_ps_BVALID => ps_BVALID,
        m_axi_ps_BREADY => tx_ddr_U0_m_axi_ps_BREADY,
        m_axi_ps_BRESP => ps_BRESP,
        m_axi_ps_BID => ps_BID,
        m_axi_ps_BUSER => ps_BUSER,
        p_read => ddr_c_channel_dout,
        p_read1 => driver_c_channel_dout,
        logger_vlan_enable_mask_dout => logger_vlan_enable_mask_c_dout,
        logger_vlan_enable_mask_num_data_valid => logger_vlan_enable_mask_c_num_data_valid,
        logger_vlan_enable_mask_fifo_cap => logger_vlan_enable_mask_c_fifo_cap,
        logger_vlan_enable_mask_empty_n => logger_vlan_enable_mask_c_empty_n,
        logger_vlan_enable_mask_read => tx_ddr_U0_logger_vlan_enable_mask_read,
        multicast_recv_enable_dout => multicast_recv_enable_c_dout,
        multicast_recv_enable_num_data_valid => multicast_recv_enable_c_num_data_valid,
        multicast_recv_enable_fifo_cap => multicast_recv_enable_c_fifo_cap,
        multicast_recv_enable_empty_n => multicast_recv_enable_c_empty_n,
        multicast_recv_enable_read => tx_ddr_U0_multicast_recv_enable_read,
        unicast_filter_enable_dout => unicast_filter_enable_c_dout,
        unicast_filter_enable_num_data_valid => unicast_filter_enable_c_num_data_valid,
        unicast_filter_enable_fifo_cap => unicast_filter_enable_c_fifo_cap,
        unicast_filter_enable_empty_n => unicast_filter_enable_c_empty_n,
        unicast_filter_enable_read => tx_ddr_U0_unicast_filter_enable_read,
        unicast_vlan100_macaddr_lsb_dout => unicast_vlan100_macaddr_lsb_c_dout,
        unicast_vlan100_macaddr_lsb_num_data_valid => unicast_vlan100_macaddr_lsb_c_num_data_valid,
        unicast_vlan100_macaddr_lsb_fifo_cap => unicast_vlan100_macaddr_lsb_c_fifo_cap,
        unicast_vlan100_macaddr_lsb_empty_n => unicast_vlan100_macaddr_lsb_c_empty_n,
        unicast_vlan100_macaddr_lsb_read => tx_ddr_U0_unicast_vlan100_macaddr_lsb_read,
        unicast_vlan100_macaddr_msb_dout => unicast_vlan100_macaddr_msb_c_dout,
        unicast_vlan100_macaddr_msb_num_data_valid => unicast_vlan100_macaddr_msb_c_num_data_valid,
        unicast_vlan100_macaddr_msb_fifo_cap => unicast_vlan100_macaddr_msb_c_fifo_cap,
        unicast_vlan100_macaddr_msb_empty_n => unicast_vlan100_macaddr_msb_c_empty_n,
        unicast_vlan100_macaddr_msb_read => tx_ddr_U0_unicast_vlan100_macaddr_msb_read,
        unicast_vlan101_macaddr_lsb_dout => unicast_vlan101_macaddr_lsb_c_dout,
        unicast_vlan101_macaddr_lsb_num_data_valid => unicast_vlan101_macaddr_lsb_c_num_data_valid,
        unicast_vlan101_macaddr_lsb_fifo_cap => unicast_vlan101_macaddr_lsb_c_fifo_cap,
        unicast_vlan101_macaddr_lsb_empty_n => unicast_vlan101_macaddr_lsb_c_empty_n,
        unicast_vlan101_macaddr_lsb_read => tx_ddr_U0_unicast_vlan101_macaddr_lsb_read,
        unicast_vlan101_macaddr_msb_dout => unicast_vlan101_macaddr_msb_c_dout,
        unicast_vlan101_macaddr_msb_num_data_valid => unicast_vlan101_macaddr_msb_c_num_data_valid,
        unicast_vlan101_macaddr_msb_fifo_cap => unicast_vlan101_macaddr_msb_c_fifo_cap,
        unicast_vlan101_macaddr_msb_empty_n => unicast_vlan101_macaddr_msb_c_empty_n,
        unicast_vlan101_macaddr_msb_read => tx_ddr_U0_unicast_vlan101_macaddr_msb_read,
        unicast_vlan102_macaddr_lsb_dout => unicast_vlan102_macaddr_lsb_c_dout,
        unicast_vlan102_macaddr_lsb_num_data_valid => unicast_vlan102_macaddr_lsb_c_num_data_valid,
        unicast_vlan102_macaddr_lsb_fifo_cap => unicast_vlan102_macaddr_lsb_c_fifo_cap,
        unicast_vlan102_macaddr_lsb_empty_n => unicast_vlan102_macaddr_lsb_c_empty_n,
        unicast_vlan102_macaddr_lsb_read => tx_ddr_U0_unicast_vlan102_macaddr_lsb_read,
        unicast_vlan102_macaddr_msb_dout => unicast_vlan102_macaddr_msb_c_dout,
        unicast_vlan102_macaddr_msb_num_data_valid => unicast_vlan102_macaddr_msb_c_num_data_valid,
        unicast_vlan102_macaddr_msb_fifo_cap => unicast_vlan102_macaddr_msb_c_fifo_cap,
        unicast_vlan102_macaddr_msb_empty_n => unicast_vlan102_macaddr_msb_c_empty_n,
        unicast_vlan102_macaddr_msb_read => tx_ddr_U0_unicast_vlan102_macaddr_msb_read,
        unicast_vlan103_macaddr_lsb_dout => unicast_vlan103_macaddr_lsb_c_dout,
        unicast_vlan103_macaddr_lsb_num_data_valid => unicast_vlan103_macaddr_lsb_c_num_data_valid,
        unicast_vlan103_macaddr_lsb_fifo_cap => unicast_vlan103_macaddr_lsb_c_fifo_cap,
        unicast_vlan103_macaddr_lsb_empty_n => unicast_vlan103_macaddr_lsb_c_empty_n,
        unicast_vlan103_macaddr_lsb_read => tx_ddr_U0_unicast_vlan103_macaddr_lsb_read,
        unicast_vlan103_macaddr_msb_dout => unicast_vlan103_macaddr_msb_c_dout,
        unicast_vlan103_macaddr_msb_num_data_valid => unicast_vlan103_macaddr_msb_c_num_data_valid,
        unicast_vlan103_macaddr_msb_fifo_cap => unicast_vlan103_macaddr_msb_c_fifo_cap,
        unicast_vlan103_macaddr_msb_empty_n => unicast_vlan103_macaddr_msb_c_empty_n,
        unicast_vlan103_macaddr_msb_read => tx_ddr_U0_unicast_vlan103_macaddr_msb_read,
        unicast_vlan104_macaddr_lsb_dout => unicast_vlan104_macaddr_lsb_c_dout,
        unicast_vlan104_macaddr_lsb_num_data_valid => unicast_vlan104_macaddr_lsb_c_num_data_valid,
        unicast_vlan104_macaddr_lsb_fifo_cap => unicast_vlan104_macaddr_lsb_c_fifo_cap,
        unicast_vlan104_macaddr_lsb_empty_n => unicast_vlan104_macaddr_lsb_c_empty_n,
        unicast_vlan104_macaddr_lsb_read => tx_ddr_U0_unicast_vlan104_macaddr_lsb_read,
        unicast_vlan104_macaddr_msb_dout => unicast_vlan104_macaddr_msb_c_dout,
        unicast_vlan104_macaddr_msb_num_data_valid => unicast_vlan104_macaddr_msb_c_num_data_valid,
        unicast_vlan104_macaddr_msb_fifo_cap => unicast_vlan104_macaddr_msb_c_fifo_cap,
        unicast_vlan104_macaddr_msb_empty_n => unicast_vlan104_macaddr_msb_c_empty_n,
        unicast_vlan104_macaddr_msb_read => tx_ddr_U0_unicast_vlan104_macaddr_msb_read,
        unicast_vlan105_macaddr_lsb_dout => unicast_vlan105_macaddr_lsb_c_dout,
        unicast_vlan105_macaddr_lsb_num_data_valid => unicast_vlan105_macaddr_lsb_c_num_data_valid,
        unicast_vlan105_macaddr_lsb_fifo_cap => unicast_vlan105_macaddr_lsb_c_fifo_cap,
        unicast_vlan105_macaddr_lsb_empty_n => unicast_vlan105_macaddr_lsb_c_empty_n,
        unicast_vlan105_macaddr_lsb_read => tx_ddr_U0_unicast_vlan105_macaddr_lsb_read,
        unicast_vlan105_macaddr_msb_dout => unicast_vlan105_macaddr_msb_c_dout,
        unicast_vlan105_macaddr_msb_num_data_valid => unicast_vlan105_macaddr_msb_c_num_data_valid,
        unicast_vlan105_macaddr_msb_fifo_cap => unicast_vlan105_macaddr_msb_c_fifo_cap,
        unicast_vlan105_macaddr_msb_empty_n => unicast_vlan105_macaddr_msb_c_empty_n,
        unicast_vlan105_macaddr_msb_read => tx_ddr_U0_unicast_vlan105_macaddr_msb_read,
        unicast_vlan106_macaddr_lsb_dout => unicast_vlan106_macaddr_lsb_c_dout,
        unicast_vlan106_macaddr_lsb_num_data_valid => unicast_vlan106_macaddr_lsb_c_num_data_valid,
        unicast_vlan106_macaddr_lsb_fifo_cap => unicast_vlan106_macaddr_lsb_c_fifo_cap,
        unicast_vlan106_macaddr_lsb_empty_n => unicast_vlan106_macaddr_lsb_c_empty_n,
        unicast_vlan106_macaddr_lsb_read => tx_ddr_U0_unicast_vlan106_macaddr_lsb_read,
        unicast_vlan106_macaddr_msb_dout => unicast_vlan106_macaddr_msb_c_dout,
        unicast_vlan106_macaddr_msb_num_data_valid => unicast_vlan106_macaddr_msb_c_num_data_valid,
        unicast_vlan106_macaddr_msb_fifo_cap => unicast_vlan106_macaddr_msb_c_fifo_cap,
        unicast_vlan106_macaddr_msb_empty_n => unicast_vlan106_macaddr_msb_c_empty_n,
        unicast_vlan106_macaddr_msb_read => tx_ddr_U0_unicast_vlan106_macaddr_msb_read,
        unicast_vlan107_macaddr_lsb_dout => unicast_vlan107_macaddr_lsb_c_dout,
        unicast_vlan107_macaddr_lsb_num_data_valid => unicast_vlan107_macaddr_lsb_c_num_data_valid,
        unicast_vlan107_macaddr_lsb_fifo_cap => unicast_vlan107_macaddr_lsb_c_fifo_cap,
        unicast_vlan107_macaddr_lsb_empty_n => unicast_vlan107_macaddr_lsb_c_empty_n,
        unicast_vlan107_macaddr_lsb_read => tx_ddr_U0_unicast_vlan107_macaddr_lsb_read,
        unicast_vlan107_macaddr_msb_dout => unicast_vlan107_macaddr_msb_c_dout,
        unicast_vlan107_macaddr_msb_num_data_valid => unicast_vlan107_macaddr_msb_c_num_data_valid,
        unicast_vlan107_macaddr_msb_fifo_cap => unicast_vlan107_macaddr_msb_c_fifo_cap,
        unicast_vlan107_macaddr_msb_empty_n => unicast_vlan107_macaddr_msb_c_empty_n,
        unicast_vlan107_macaddr_msb_read => tx_ddr_U0_unicast_vlan107_macaddr_msb_read,
        unicast_vlan108_macaddr_lsb_dout => unicast_vlan108_macaddr_lsb_c_dout,
        unicast_vlan108_macaddr_lsb_num_data_valid => unicast_vlan108_macaddr_lsb_c_num_data_valid,
        unicast_vlan108_macaddr_lsb_fifo_cap => unicast_vlan108_macaddr_lsb_c_fifo_cap,
        unicast_vlan108_macaddr_lsb_empty_n => unicast_vlan108_macaddr_lsb_c_empty_n,
        unicast_vlan108_macaddr_lsb_read => tx_ddr_U0_unicast_vlan108_macaddr_lsb_read,
        unicast_vlan108_macaddr_msb_dout => unicast_vlan108_macaddr_msb_c_dout,
        unicast_vlan108_macaddr_msb_num_data_valid => unicast_vlan108_macaddr_msb_c_num_data_valid,
        unicast_vlan108_macaddr_msb_fifo_cap => unicast_vlan108_macaddr_msb_c_fifo_cap,
        unicast_vlan108_macaddr_msb_empty_n => unicast_vlan108_macaddr_msb_c_empty_n,
        unicast_vlan108_macaddr_msb_read => tx_ddr_U0_unicast_vlan108_macaddr_msb_read,
        unicast_vlan109_macaddr_lsb_dout => unicast_vlan109_macaddr_lsb_c_dout,
        unicast_vlan109_macaddr_lsb_num_data_valid => unicast_vlan109_macaddr_lsb_c_num_data_valid,
        unicast_vlan109_macaddr_lsb_fifo_cap => unicast_vlan109_macaddr_lsb_c_fifo_cap,
        unicast_vlan109_macaddr_lsb_empty_n => unicast_vlan109_macaddr_lsb_c_empty_n,
        unicast_vlan109_macaddr_lsb_read => tx_ddr_U0_unicast_vlan109_macaddr_lsb_read,
        unicast_vlan109_macaddr_msb_dout => unicast_vlan109_macaddr_msb_c_dout,
        unicast_vlan109_macaddr_msb_num_data_valid => unicast_vlan109_macaddr_msb_c_num_data_valid,
        unicast_vlan109_macaddr_msb_fifo_cap => unicast_vlan109_macaddr_msb_c_fifo_cap,
        unicast_vlan109_macaddr_msb_empty_n => unicast_vlan109_macaddr_msb_c_empty_n,
        unicast_vlan109_macaddr_msb_read => tx_ddr_U0_unicast_vlan109_macaddr_msb_read,
        unicast_vlan110_macaddr_lsb_dout => unicast_vlan110_macaddr_lsb_c_dout,
        unicast_vlan110_macaddr_lsb_num_data_valid => unicast_vlan110_macaddr_lsb_c_num_data_valid,
        unicast_vlan110_macaddr_lsb_fifo_cap => unicast_vlan110_macaddr_lsb_c_fifo_cap,
        unicast_vlan110_macaddr_lsb_empty_n => unicast_vlan110_macaddr_lsb_c_empty_n,
        unicast_vlan110_macaddr_lsb_read => tx_ddr_U0_unicast_vlan110_macaddr_lsb_read,
        unicast_vlan110_macaddr_msb_dout => unicast_vlan110_macaddr_msb_c_dout,
        unicast_vlan110_macaddr_msb_num_data_valid => unicast_vlan110_macaddr_msb_c_num_data_valid,
        unicast_vlan110_macaddr_msb_fifo_cap => unicast_vlan110_macaddr_msb_c_fifo_cap,
        unicast_vlan110_macaddr_msb_empty_n => unicast_vlan110_macaddr_msb_c_empty_n,
        unicast_vlan110_macaddr_msb_read => tx_ddr_U0_unicast_vlan110_macaddr_msb_read,
        unicast_vlan111_macaddr_lsb_dout => unicast_vlan111_macaddr_lsb_c_dout,
        unicast_vlan111_macaddr_lsb_num_data_valid => unicast_vlan111_macaddr_lsb_c_num_data_valid,
        unicast_vlan111_macaddr_lsb_fifo_cap => unicast_vlan111_macaddr_lsb_c_fifo_cap,
        unicast_vlan111_macaddr_lsb_empty_n => unicast_vlan111_macaddr_lsb_c_empty_n,
        unicast_vlan111_macaddr_lsb_read => tx_ddr_U0_unicast_vlan111_macaddr_lsb_read,
        unicast_vlan111_macaddr_msb_dout => unicast_vlan111_macaddr_msb_c_dout,
        unicast_vlan111_macaddr_msb_num_data_valid => unicast_vlan111_macaddr_msb_c_num_data_valid,
        unicast_vlan111_macaddr_msb_fifo_cap => unicast_vlan111_macaddr_msb_c_fifo_cap,
        unicast_vlan111_macaddr_msb_empty_n => unicast_vlan111_macaddr_msb_c_empty_n,
        unicast_vlan111_macaddr_msb_read => tx_ddr_U0_unicast_vlan111_macaddr_msb_read,
        unicast_vlan112_macaddr_lsb_dout => unicast_vlan112_macaddr_lsb_c_dout,
        unicast_vlan112_macaddr_lsb_num_data_valid => unicast_vlan112_macaddr_lsb_c_num_data_valid,
        unicast_vlan112_macaddr_lsb_fifo_cap => unicast_vlan112_macaddr_lsb_c_fifo_cap,
        unicast_vlan112_macaddr_lsb_empty_n => unicast_vlan112_macaddr_lsb_c_empty_n,
        unicast_vlan112_macaddr_lsb_read => tx_ddr_U0_unicast_vlan112_macaddr_lsb_read,
        unicast_vlan112_macaddr_msb_dout => unicast_vlan112_macaddr_msb_c_dout,
        unicast_vlan112_macaddr_msb_num_data_valid => unicast_vlan112_macaddr_msb_c_num_data_valid,
        unicast_vlan112_macaddr_msb_fifo_cap => unicast_vlan112_macaddr_msb_c_fifo_cap,
        unicast_vlan112_macaddr_msb_empty_n => unicast_vlan112_macaddr_msb_c_empty_n,
        unicast_vlan112_macaddr_msb_read => tx_ddr_U0_unicast_vlan112_macaddr_msb_read,
        unicast_vlan113_macaddr_lsb_dout => unicast_vlan113_macaddr_lsb_c_dout,
        unicast_vlan113_macaddr_lsb_num_data_valid => unicast_vlan113_macaddr_lsb_c_num_data_valid,
        unicast_vlan113_macaddr_lsb_fifo_cap => unicast_vlan113_macaddr_lsb_c_fifo_cap,
        unicast_vlan113_macaddr_lsb_empty_n => unicast_vlan113_macaddr_lsb_c_empty_n,
        unicast_vlan113_macaddr_lsb_read => tx_ddr_U0_unicast_vlan113_macaddr_lsb_read,
        unicast_vlan113_macaddr_msb_dout => unicast_vlan113_macaddr_msb_c_dout,
        unicast_vlan113_macaddr_msb_num_data_valid => unicast_vlan113_macaddr_msb_c_num_data_valid,
        unicast_vlan113_macaddr_msb_fifo_cap => unicast_vlan113_macaddr_msb_c_fifo_cap,
        unicast_vlan113_macaddr_msb_empty_n => unicast_vlan113_macaddr_msb_c_empty_n,
        unicast_vlan113_macaddr_msb_read => tx_ddr_U0_unicast_vlan113_macaddr_msb_read,
        unicast_vlan114_macaddr_lsb_dout => unicast_vlan114_macaddr_lsb_c_dout,
        unicast_vlan114_macaddr_lsb_num_data_valid => unicast_vlan114_macaddr_lsb_c_num_data_valid,
        unicast_vlan114_macaddr_lsb_fifo_cap => unicast_vlan114_macaddr_lsb_c_fifo_cap,
        unicast_vlan114_macaddr_lsb_empty_n => unicast_vlan114_macaddr_lsb_c_empty_n,
        unicast_vlan114_macaddr_lsb_read => tx_ddr_U0_unicast_vlan114_macaddr_lsb_read,
        unicast_vlan114_macaddr_msb_dout => unicast_vlan114_macaddr_msb_c_dout,
        unicast_vlan114_macaddr_msb_num_data_valid => unicast_vlan114_macaddr_msb_c_num_data_valid,
        unicast_vlan114_macaddr_msb_fifo_cap => unicast_vlan114_macaddr_msb_c_fifo_cap,
        unicast_vlan114_macaddr_msb_empty_n => unicast_vlan114_macaddr_msb_c_empty_n,
        unicast_vlan114_macaddr_msb_read => tx_ddr_U0_unicast_vlan114_macaddr_msb_read,
        unicast_vlan115_macaddr_lsb_dout => unicast_vlan115_macaddr_lsb_c_dout,
        unicast_vlan115_macaddr_lsb_num_data_valid => unicast_vlan115_macaddr_lsb_c_num_data_valid,
        unicast_vlan115_macaddr_lsb_fifo_cap => unicast_vlan115_macaddr_lsb_c_fifo_cap,
        unicast_vlan115_macaddr_lsb_empty_n => unicast_vlan115_macaddr_lsb_c_empty_n,
        unicast_vlan115_macaddr_lsb_read => tx_ddr_U0_unicast_vlan115_macaddr_lsb_read,
        unicast_vlan115_macaddr_msb_dout => unicast_vlan115_macaddr_msb_c_dout,
        unicast_vlan115_macaddr_msb_num_data_valid => unicast_vlan115_macaddr_msb_c_num_data_valid,
        unicast_vlan115_macaddr_msb_fifo_cap => unicast_vlan115_macaddr_msb_c_fifo_cap,
        unicast_vlan115_macaddr_msb_empty_n => unicast_vlan115_macaddr_msb_c_empty_n,
        unicast_vlan115_macaddr_msb_read => tx_ddr_U0_unicast_vlan115_macaddr_msb_read,
        unicast_vlan116_macaddr_lsb_dout => unicast_vlan116_macaddr_lsb_c_dout,
        unicast_vlan116_macaddr_lsb_num_data_valid => unicast_vlan116_macaddr_lsb_c_num_data_valid,
        unicast_vlan116_macaddr_lsb_fifo_cap => unicast_vlan116_macaddr_lsb_c_fifo_cap,
        unicast_vlan116_macaddr_lsb_empty_n => unicast_vlan116_macaddr_lsb_c_empty_n,
        unicast_vlan116_macaddr_lsb_read => tx_ddr_U0_unicast_vlan116_macaddr_lsb_read,
        unicast_vlan116_macaddr_msb_dout => unicast_vlan116_macaddr_msb_c_dout,
        unicast_vlan116_macaddr_msb_num_data_valid => unicast_vlan116_macaddr_msb_c_num_data_valid,
        unicast_vlan116_macaddr_msb_fifo_cap => unicast_vlan116_macaddr_msb_c_fifo_cap,
        unicast_vlan116_macaddr_msb_empty_n => unicast_vlan116_macaddr_msb_c_empty_n,
        unicast_vlan116_macaddr_msb_read => tx_ddr_U0_unicast_vlan116_macaddr_msb_read,
        unicast_vlan117_macaddr_lsb_dout => unicast_vlan117_macaddr_lsb_c_dout,
        unicast_vlan117_macaddr_lsb_num_data_valid => unicast_vlan117_macaddr_lsb_c_num_data_valid,
        unicast_vlan117_macaddr_lsb_fifo_cap => unicast_vlan117_macaddr_lsb_c_fifo_cap,
        unicast_vlan117_macaddr_lsb_empty_n => unicast_vlan117_macaddr_lsb_c_empty_n,
        unicast_vlan117_macaddr_lsb_read => tx_ddr_U0_unicast_vlan117_macaddr_lsb_read,
        unicast_vlan117_macaddr_msb_dout => unicast_vlan117_macaddr_msb_c_dout,
        unicast_vlan117_macaddr_msb_num_data_valid => unicast_vlan117_macaddr_msb_c_num_data_valid,
        unicast_vlan117_macaddr_msb_fifo_cap => unicast_vlan117_macaddr_msb_c_fifo_cap,
        unicast_vlan117_macaddr_msb_empty_n => unicast_vlan117_macaddr_msb_c_empty_n,
        unicast_vlan117_macaddr_msb_read => tx_ddr_U0_unicast_vlan117_macaddr_msb_read,
        unicast_vlan118_macaddr_lsb_dout => unicast_vlan118_macaddr_lsb_c_dout,
        unicast_vlan118_macaddr_lsb_num_data_valid => unicast_vlan118_macaddr_lsb_c_num_data_valid,
        unicast_vlan118_macaddr_lsb_fifo_cap => unicast_vlan118_macaddr_lsb_c_fifo_cap,
        unicast_vlan118_macaddr_lsb_empty_n => unicast_vlan118_macaddr_lsb_c_empty_n,
        unicast_vlan118_macaddr_lsb_read => tx_ddr_U0_unicast_vlan118_macaddr_lsb_read,
        unicast_vlan118_macaddr_msb_dout => unicast_vlan118_macaddr_msb_c_dout,
        unicast_vlan118_macaddr_msb_num_data_valid => unicast_vlan118_macaddr_msb_c_num_data_valid,
        unicast_vlan118_macaddr_msb_fifo_cap => unicast_vlan118_macaddr_msb_c_fifo_cap,
        unicast_vlan118_macaddr_msb_empty_n => unicast_vlan118_macaddr_msb_c_empty_n,
        unicast_vlan118_macaddr_msb_read => tx_ddr_U0_unicast_vlan118_macaddr_msb_read,
        unicast_vlan119_macaddr_lsb_dout => unicast_vlan119_macaddr_lsb_c_dout,
        unicast_vlan119_macaddr_lsb_num_data_valid => unicast_vlan119_macaddr_lsb_c_num_data_valid,
        unicast_vlan119_macaddr_lsb_fifo_cap => unicast_vlan119_macaddr_lsb_c_fifo_cap,
        unicast_vlan119_macaddr_lsb_empty_n => unicast_vlan119_macaddr_lsb_c_empty_n,
        unicast_vlan119_macaddr_lsb_read => tx_ddr_U0_unicast_vlan119_macaddr_lsb_read,
        unicast_vlan119_macaddr_msb_dout => unicast_vlan119_macaddr_msb_c_dout,
        unicast_vlan119_macaddr_msb_num_data_valid => unicast_vlan119_macaddr_msb_c_num_data_valid,
        unicast_vlan119_macaddr_msb_fifo_cap => unicast_vlan119_macaddr_msb_c_fifo_cap,
        unicast_vlan119_macaddr_msb_empty_n => unicast_vlan119_macaddr_msb_c_empty_n,
        unicast_vlan119_macaddr_msb_read => tx_ddr_U0_unicast_vlan119_macaddr_msb_read,
        unicast_vlan120_macaddr_lsb_dout => unicast_vlan120_macaddr_lsb_c_dout,
        unicast_vlan120_macaddr_lsb_num_data_valid => unicast_vlan120_macaddr_lsb_c_num_data_valid,
        unicast_vlan120_macaddr_lsb_fifo_cap => unicast_vlan120_macaddr_lsb_c_fifo_cap,
        unicast_vlan120_macaddr_lsb_empty_n => unicast_vlan120_macaddr_lsb_c_empty_n,
        unicast_vlan120_macaddr_lsb_read => tx_ddr_U0_unicast_vlan120_macaddr_lsb_read,
        unicast_vlan120_macaddr_msb_dout => unicast_vlan120_macaddr_msb_c_dout,
        unicast_vlan120_macaddr_msb_num_data_valid => unicast_vlan120_macaddr_msb_c_num_data_valid,
        unicast_vlan120_macaddr_msb_fifo_cap => unicast_vlan120_macaddr_msb_c_fifo_cap,
        unicast_vlan120_macaddr_msb_empty_n => unicast_vlan120_macaddr_msb_c_empty_n,
        unicast_vlan120_macaddr_msb_read => tx_ddr_U0_unicast_vlan120_macaddr_msb_read,
        unicast_vlan121_macaddr_lsb_dout => unicast_vlan121_macaddr_lsb_c_dout,
        unicast_vlan121_macaddr_lsb_num_data_valid => unicast_vlan121_macaddr_lsb_c_num_data_valid,
        unicast_vlan121_macaddr_lsb_fifo_cap => unicast_vlan121_macaddr_lsb_c_fifo_cap,
        unicast_vlan121_macaddr_lsb_empty_n => unicast_vlan121_macaddr_lsb_c_empty_n,
        unicast_vlan121_macaddr_lsb_read => tx_ddr_U0_unicast_vlan121_macaddr_lsb_read,
        unicast_vlan121_macaddr_msb_dout => unicast_vlan121_macaddr_msb_c_dout,
        unicast_vlan121_macaddr_msb_num_data_valid => unicast_vlan121_macaddr_msb_c_num_data_valid,
        unicast_vlan121_macaddr_msb_fifo_cap => unicast_vlan121_macaddr_msb_c_fifo_cap,
        unicast_vlan121_macaddr_msb_empty_n => unicast_vlan121_macaddr_msb_c_empty_n,
        unicast_vlan121_macaddr_msb_read => tx_ddr_U0_unicast_vlan121_macaddr_msb_read,
        unicast_vlan122_macaddr_lsb_dout => unicast_vlan122_macaddr_lsb_c_dout,
        unicast_vlan122_macaddr_lsb_num_data_valid => unicast_vlan122_macaddr_lsb_c_num_data_valid,
        unicast_vlan122_macaddr_lsb_fifo_cap => unicast_vlan122_macaddr_lsb_c_fifo_cap,
        unicast_vlan122_macaddr_lsb_empty_n => unicast_vlan122_macaddr_lsb_c_empty_n,
        unicast_vlan122_macaddr_lsb_read => tx_ddr_U0_unicast_vlan122_macaddr_lsb_read,
        unicast_vlan122_macaddr_msb_dout => unicast_vlan122_macaddr_msb_c_dout,
        unicast_vlan122_macaddr_msb_num_data_valid => unicast_vlan122_macaddr_msb_c_num_data_valid,
        unicast_vlan122_macaddr_msb_fifo_cap => unicast_vlan122_macaddr_msb_c_fifo_cap,
        unicast_vlan122_macaddr_msb_empty_n => unicast_vlan122_macaddr_msb_c_empty_n,
        unicast_vlan122_macaddr_msb_read => tx_ddr_U0_unicast_vlan122_macaddr_msb_read,
        unicast_vlan123_macaddr_lsb_dout => unicast_vlan123_macaddr_lsb_c_dout,
        unicast_vlan123_macaddr_lsb_num_data_valid => unicast_vlan123_macaddr_lsb_c_num_data_valid,
        unicast_vlan123_macaddr_lsb_fifo_cap => unicast_vlan123_macaddr_lsb_c_fifo_cap,
        unicast_vlan123_macaddr_lsb_empty_n => unicast_vlan123_macaddr_lsb_c_empty_n,
        unicast_vlan123_macaddr_lsb_read => tx_ddr_U0_unicast_vlan123_macaddr_lsb_read,
        unicast_vlan123_macaddr_msb_dout => unicast_vlan123_macaddr_msb_c_dout,
        unicast_vlan123_macaddr_msb_num_data_valid => unicast_vlan123_macaddr_msb_c_num_data_valid,
        unicast_vlan123_macaddr_msb_fifo_cap => unicast_vlan123_macaddr_msb_c_fifo_cap,
        unicast_vlan123_macaddr_msb_empty_n => unicast_vlan123_macaddr_msb_c_empty_n,
        unicast_vlan123_macaddr_msb_read => tx_ddr_U0_unicast_vlan123_macaddr_msb_read,
        unicast_vlan124_macaddr_lsb_dout => unicast_vlan124_macaddr_lsb_c_dout,
        unicast_vlan124_macaddr_lsb_num_data_valid => unicast_vlan124_macaddr_lsb_c_num_data_valid,
        unicast_vlan124_macaddr_lsb_fifo_cap => unicast_vlan124_macaddr_lsb_c_fifo_cap,
        unicast_vlan124_macaddr_lsb_empty_n => unicast_vlan124_macaddr_lsb_c_empty_n,
        unicast_vlan124_macaddr_lsb_read => tx_ddr_U0_unicast_vlan124_macaddr_lsb_read,
        unicast_vlan124_macaddr_msb_dout => unicast_vlan124_macaddr_msb_c_dout,
        unicast_vlan124_macaddr_msb_num_data_valid => unicast_vlan124_macaddr_msb_c_num_data_valid,
        unicast_vlan124_macaddr_msb_fifo_cap => unicast_vlan124_macaddr_msb_c_fifo_cap,
        unicast_vlan124_macaddr_msb_empty_n => unicast_vlan124_macaddr_msb_c_empty_n,
        unicast_vlan124_macaddr_msb_read => tx_ddr_U0_unicast_vlan124_macaddr_msb_read,
        unicast_vlan125_macaddr_lsb_dout => unicast_vlan125_macaddr_lsb_c_dout,
        unicast_vlan125_macaddr_lsb_num_data_valid => unicast_vlan125_macaddr_lsb_c_num_data_valid,
        unicast_vlan125_macaddr_lsb_fifo_cap => unicast_vlan125_macaddr_lsb_c_fifo_cap,
        unicast_vlan125_macaddr_lsb_empty_n => unicast_vlan125_macaddr_lsb_c_empty_n,
        unicast_vlan125_macaddr_lsb_read => tx_ddr_U0_unicast_vlan125_macaddr_lsb_read,
        unicast_vlan125_macaddr_msb_dout => unicast_vlan125_macaddr_msb_c_dout,
        unicast_vlan125_macaddr_msb_num_data_valid => unicast_vlan125_macaddr_msb_c_num_data_valid,
        unicast_vlan125_macaddr_msb_fifo_cap => unicast_vlan125_macaddr_msb_c_fifo_cap,
        unicast_vlan125_macaddr_msb_empty_n => unicast_vlan125_macaddr_msb_c_empty_n,
        unicast_vlan125_macaddr_msb_read => tx_ddr_U0_unicast_vlan125_macaddr_msb_read,
        unicast_vlan126_macaddr_lsb_dout => unicast_vlan126_macaddr_lsb_c_dout,
        unicast_vlan126_macaddr_lsb_num_data_valid => unicast_vlan126_macaddr_lsb_c_num_data_valid,
        unicast_vlan126_macaddr_lsb_fifo_cap => unicast_vlan126_macaddr_lsb_c_fifo_cap,
        unicast_vlan126_macaddr_lsb_empty_n => unicast_vlan126_macaddr_lsb_c_empty_n,
        unicast_vlan126_macaddr_lsb_read => tx_ddr_U0_unicast_vlan126_macaddr_lsb_read,
        unicast_vlan126_macaddr_msb_dout => unicast_vlan126_macaddr_msb_c_dout,
        unicast_vlan126_macaddr_msb_num_data_valid => unicast_vlan126_macaddr_msb_c_num_data_valid,
        unicast_vlan126_macaddr_msb_fifo_cap => unicast_vlan126_macaddr_msb_c_fifo_cap,
        unicast_vlan126_macaddr_msb_empty_n => unicast_vlan126_macaddr_msb_c_empty_n,
        unicast_vlan126_macaddr_msb_read => tx_ddr_U0_unicast_vlan126_macaddr_msb_read,
        unicast_vlan127_macaddr_lsb_dout => unicast_vlan127_macaddr_lsb_c_dout,
        unicast_vlan127_macaddr_lsb_num_data_valid => unicast_vlan127_macaddr_lsb_c_num_data_valid,
        unicast_vlan127_macaddr_lsb_fifo_cap => unicast_vlan127_macaddr_lsb_c_fifo_cap,
        unicast_vlan127_macaddr_lsb_empty_n => unicast_vlan127_macaddr_lsb_c_empty_n,
        unicast_vlan127_macaddr_lsb_read => tx_ddr_U0_unicast_vlan127_macaddr_lsb_read,
        unicast_vlan127_macaddr_msb_dout => unicast_vlan127_macaddr_msb_c_dout,
        unicast_vlan127_macaddr_msb_num_data_valid => unicast_vlan127_macaddr_msb_c_num_data_valid,
        unicast_vlan127_macaddr_msb_fifo_cap => unicast_vlan127_macaddr_msb_c_fifo_cap,
        unicast_vlan127_macaddr_msb_empty_n => unicast_vlan127_macaddr_msb_c_empty_n,
        unicast_vlan127_macaddr_msb_read => tx_ddr_U0_unicast_vlan127_macaddr_msb_read,
        unicast_vlan128_macaddr_lsb_dout => unicast_vlan128_macaddr_lsb_c_dout,
        unicast_vlan128_macaddr_lsb_num_data_valid => unicast_vlan128_macaddr_lsb_c_num_data_valid,
        unicast_vlan128_macaddr_lsb_fifo_cap => unicast_vlan128_macaddr_lsb_c_fifo_cap,
        unicast_vlan128_macaddr_lsb_empty_n => unicast_vlan128_macaddr_lsb_c_empty_n,
        unicast_vlan128_macaddr_lsb_read => tx_ddr_U0_unicast_vlan128_macaddr_lsb_read,
        unicast_vlan128_macaddr_msb_dout => unicast_vlan128_macaddr_msb_c_dout,
        unicast_vlan128_macaddr_msb_num_data_valid => unicast_vlan128_macaddr_msb_c_num_data_valid,
        unicast_vlan128_macaddr_msb_fifo_cap => unicast_vlan128_macaddr_msb_c_fifo_cap,
        unicast_vlan128_macaddr_msb_empty_n => unicast_vlan128_macaddr_msb_c_empty_n,
        unicast_vlan128_macaddr_msb_read => tx_ddr_U0_unicast_vlan128_macaddr_msb_read,
        unicast_vlan129_macaddr_lsb_dout => unicast_vlan129_macaddr_lsb_c_dout,
        unicast_vlan129_macaddr_lsb_num_data_valid => unicast_vlan129_macaddr_lsb_c_num_data_valid,
        unicast_vlan129_macaddr_lsb_fifo_cap => unicast_vlan129_macaddr_lsb_c_fifo_cap,
        unicast_vlan129_macaddr_lsb_empty_n => unicast_vlan129_macaddr_lsb_c_empty_n,
        unicast_vlan129_macaddr_lsb_read => tx_ddr_U0_unicast_vlan129_macaddr_lsb_read,
        unicast_vlan129_macaddr_msb_dout => unicast_vlan129_macaddr_msb_c_dout,
        unicast_vlan129_macaddr_msb_num_data_valid => unicast_vlan129_macaddr_msb_c_num_data_valid,
        unicast_vlan129_macaddr_msb_fifo_cap => unicast_vlan129_macaddr_msb_c_fifo_cap,
        unicast_vlan129_macaddr_msb_empty_n => unicast_vlan129_macaddr_msb_c_empty_n,
        unicast_vlan129_macaddr_msb_read => tx_ddr_U0_unicast_vlan129_macaddr_msb_read,
        log_all_mask_dout => log_all_mask_c_dout,
        log_all_mask_num_data_valid => log_all_mask_c_num_data_valid,
        log_all_mask_fifo_cap => log_all_mask_c_fifo_cap,
        log_all_mask_empty_n => log_all_mask_c_empty_n,
        log_all_mask_read => tx_ddr_U0_log_all_mask_read,
        vlan100_received => tx_ddr_U0_vlan100_received,
        vlan100_received_ap_vld => tx_ddr_U0_vlan100_received_ap_vld,
        vlan101_received => tx_ddr_U0_vlan101_received,
        vlan101_received_ap_vld => tx_ddr_U0_vlan101_received_ap_vld,
        vlan102_received => tx_ddr_U0_vlan102_received,
        vlan102_received_ap_vld => tx_ddr_U0_vlan102_received_ap_vld,
        vlan103_received => tx_ddr_U0_vlan103_received,
        vlan103_received_ap_vld => tx_ddr_U0_vlan103_received_ap_vld,
        vlan104_received => tx_ddr_U0_vlan104_received,
        vlan104_received_ap_vld => tx_ddr_U0_vlan104_received_ap_vld,
        vlan105_received => tx_ddr_U0_vlan105_received,
        vlan105_received_ap_vld => tx_ddr_U0_vlan105_received_ap_vld,
        vlan106_received => tx_ddr_U0_vlan106_received,
        vlan106_received_ap_vld => tx_ddr_U0_vlan106_received_ap_vld,
        vlan107_received => tx_ddr_U0_vlan107_received,
        vlan107_received_ap_vld => tx_ddr_U0_vlan107_received_ap_vld,
        vlan108_received => tx_ddr_U0_vlan108_received,
        vlan108_received_ap_vld => tx_ddr_U0_vlan108_received_ap_vld,
        vlan109_received => tx_ddr_U0_vlan109_received,
        vlan109_received_ap_vld => tx_ddr_U0_vlan109_received_ap_vld,
        vlan110_received => tx_ddr_U0_vlan110_received,
        vlan110_received_ap_vld => tx_ddr_U0_vlan110_received_ap_vld,
        vlan111_received => tx_ddr_U0_vlan111_received,
        vlan111_received_ap_vld => tx_ddr_U0_vlan111_received_ap_vld,
        vlan112_received => tx_ddr_U0_vlan112_received,
        vlan112_received_ap_vld => tx_ddr_U0_vlan112_received_ap_vld,
        vlan113_received => tx_ddr_U0_vlan113_received,
        vlan113_received_ap_vld => tx_ddr_U0_vlan113_received_ap_vld,
        vlan114_received => tx_ddr_U0_vlan114_received,
        vlan114_received_ap_vld => tx_ddr_U0_vlan114_received_ap_vld,
        vlan115_received => tx_ddr_U0_vlan115_received,
        vlan115_received_ap_vld => tx_ddr_U0_vlan115_received_ap_vld,
        vlan116_received => tx_ddr_U0_vlan116_received,
        vlan116_received_ap_vld => tx_ddr_U0_vlan116_received_ap_vld,
        vlan117_received => tx_ddr_U0_vlan117_received,
        vlan117_received_ap_vld => tx_ddr_U0_vlan117_received_ap_vld,
        vlan118_received => tx_ddr_U0_vlan118_received,
        vlan118_received_ap_vld => tx_ddr_U0_vlan118_received_ap_vld,
        vlan119_received => tx_ddr_U0_vlan119_received,
        vlan119_received_ap_vld => tx_ddr_U0_vlan119_received_ap_vld,
        vlan120_received => tx_ddr_U0_vlan120_received,
        vlan120_received_ap_vld => tx_ddr_U0_vlan120_received_ap_vld,
        vlan121_received => tx_ddr_U0_vlan121_received,
        vlan121_received_ap_vld => tx_ddr_U0_vlan121_received_ap_vld,
        vlan122_received => tx_ddr_U0_vlan122_received,
        vlan122_received_ap_vld => tx_ddr_U0_vlan122_received_ap_vld,
        vlan123_received => tx_ddr_U0_vlan123_received,
        vlan123_received_ap_vld => tx_ddr_U0_vlan123_received_ap_vld,
        vlan124_received => tx_ddr_U0_vlan124_received,
        vlan124_received_ap_vld => tx_ddr_U0_vlan124_received_ap_vld,
        vlan125_received => tx_ddr_U0_vlan125_received,
        vlan125_received_ap_vld => tx_ddr_U0_vlan125_received_ap_vld,
        vlan126_received => tx_ddr_U0_vlan126_received,
        vlan126_received_ap_vld => tx_ddr_U0_vlan126_received_ap_vld,
        vlan127_received => tx_ddr_U0_vlan127_received,
        vlan127_received_ap_vld => tx_ddr_U0_vlan127_received_ap_vld,
        vlan128_received => tx_ddr_U0_vlan128_received,
        vlan128_received_ap_vld => tx_ddr_U0_vlan128_received_ap_vld,
        vlan129_received => tx_ddr_U0_vlan129_received,
        vlan129_received_ap_vld => tx_ddr_U0_vlan129_received_ap_vld,
        droped => tx_ddr_U0_droped,
        droped_ap_vld => tx_ddr_U0_droped_ap_vld);

    logger_vlan_enable_mask_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_logger_vlan_enable_mask_c_din,
        if_full_n => logger_vlan_enable_mask_c_full_n,
        if_write => entry_proc_U0_logger_vlan_enable_mask_c_write,
        if_dout => logger_vlan_enable_mask_c_dout,
        if_num_data_valid => logger_vlan_enable_mask_c_num_data_valid,
        if_fifo_cap => logger_vlan_enable_mask_c_fifo_cap,
        if_empty_n => logger_vlan_enable_mask_c_empty_n,
        if_read => tx_ddr_U0_logger_vlan_enable_mask_read);

    multicast_recv_enable_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_multicast_recv_enable_c_din,
        if_full_n => multicast_recv_enable_c_full_n,
        if_write => entry_proc_U0_multicast_recv_enable_c_write,
        if_dout => multicast_recv_enable_c_dout,
        if_num_data_valid => multicast_recv_enable_c_num_data_valid,
        if_fifo_cap => multicast_recv_enable_c_fifo_cap,
        if_empty_n => multicast_recv_enable_c_empty_n,
        if_read => tx_ddr_U0_multicast_recv_enable_read);

    unicast_filter_enable_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_filter_enable_c_din,
        if_full_n => unicast_filter_enable_c_full_n,
        if_write => entry_proc_U0_unicast_filter_enable_c_write,
        if_dout => unicast_filter_enable_c_dout,
        if_num_data_valid => unicast_filter_enable_c_num_data_valid,
        if_fifo_cap => unicast_filter_enable_c_fifo_cap,
        if_empty_n => unicast_filter_enable_c_empty_n,
        if_read => tx_ddr_U0_unicast_filter_enable_read);

    unicast_vlan100_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan100_macaddr_lsb_c_din,
        if_full_n => unicast_vlan100_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan100_macaddr_lsb_c_write,
        if_dout => unicast_vlan100_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan100_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan100_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan100_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan100_macaddr_lsb_read);

    unicast_vlan100_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan100_macaddr_msb_c_din,
        if_full_n => unicast_vlan100_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan100_macaddr_msb_c_write,
        if_dout => unicast_vlan100_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan100_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan100_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan100_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan100_macaddr_msb_read);

    unicast_vlan101_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan101_macaddr_lsb_c_din,
        if_full_n => unicast_vlan101_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan101_macaddr_lsb_c_write,
        if_dout => unicast_vlan101_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan101_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan101_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan101_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan101_macaddr_lsb_read);

    unicast_vlan101_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan101_macaddr_msb_c_din,
        if_full_n => unicast_vlan101_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan101_macaddr_msb_c_write,
        if_dout => unicast_vlan101_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan101_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan101_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan101_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan101_macaddr_msb_read);

    unicast_vlan102_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan102_macaddr_lsb_c_din,
        if_full_n => unicast_vlan102_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan102_macaddr_lsb_c_write,
        if_dout => unicast_vlan102_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan102_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan102_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan102_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan102_macaddr_lsb_read);

    unicast_vlan102_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan102_macaddr_msb_c_din,
        if_full_n => unicast_vlan102_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan102_macaddr_msb_c_write,
        if_dout => unicast_vlan102_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan102_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan102_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan102_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan102_macaddr_msb_read);

    unicast_vlan103_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan103_macaddr_lsb_c_din,
        if_full_n => unicast_vlan103_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan103_macaddr_lsb_c_write,
        if_dout => unicast_vlan103_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan103_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan103_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan103_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan103_macaddr_lsb_read);

    unicast_vlan103_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan103_macaddr_msb_c_din,
        if_full_n => unicast_vlan103_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan103_macaddr_msb_c_write,
        if_dout => unicast_vlan103_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan103_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan103_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan103_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan103_macaddr_msb_read);

    unicast_vlan104_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan104_macaddr_lsb_c_din,
        if_full_n => unicast_vlan104_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan104_macaddr_lsb_c_write,
        if_dout => unicast_vlan104_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan104_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan104_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan104_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan104_macaddr_lsb_read);

    unicast_vlan104_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan104_macaddr_msb_c_din,
        if_full_n => unicast_vlan104_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan104_macaddr_msb_c_write,
        if_dout => unicast_vlan104_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan104_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan104_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan104_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan104_macaddr_msb_read);

    unicast_vlan105_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan105_macaddr_lsb_c_din,
        if_full_n => unicast_vlan105_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan105_macaddr_lsb_c_write,
        if_dout => unicast_vlan105_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan105_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan105_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan105_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan105_macaddr_lsb_read);

    unicast_vlan105_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan105_macaddr_msb_c_din,
        if_full_n => unicast_vlan105_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan105_macaddr_msb_c_write,
        if_dout => unicast_vlan105_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan105_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan105_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan105_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan105_macaddr_msb_read);

    unicast_vlan106_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan106_macaddr_lsb_c_din,
        if_full_n => unicast_vlan106_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan106_macaddr_lsb_c_write,
        if_dout => unicast_vlan106_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan106_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan106_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan106_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan106_macaddr_lsb_read);

    unicast_vlan106_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan106_macaddr_msb_c_din,
        if_full_n => unicast_vlan106_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan106_macaddr_msb_c_write,
        if_dout => unicast_vlan106_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan106_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan106_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan106_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan106_macaddr_msb_read);

    unicast_vlan107_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan107_macaddr_lsb_c_din,
        if_full_n => unicast_vlan107_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan107_macaddr_lsb_c_write,
        if_dout => unicast_vlan107_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan107_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan107_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan107_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan107_macaddr_lsb_read);

    unicast_vlan107_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan107_macaddr_msb_c_din,
        if_full_n => unicast_vlan107_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan107_macaddr_msb_c_write,
        if_dout => unicast_vlan107_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan107_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan107_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan107_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan107_macaddr_msb_read);

    unicast_vlan108_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan108_macaddr_lsb_c_din,
        if_full_n => unicast_vlan108_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan108_macaddr_lsb_c_write,
        if_dout => unicast_vlan108_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan108_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan108_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan108_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan108_macaddr_lsb_read);

    unicast_vlan108_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan108_macaddr_msb_c_din,
        if_full_n => unicast_vlan108_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan108_macaddr_msb_c_write,
        if_dout => unicast_vlan108_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan108_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan108_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan108_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan108_macaddr_msb_read);

    unicast_vlan109_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan109_macaddr_lsb_c_din,
        if_full_n => unicast_vlan109_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan109_macaddr_lsb_c_write,
        if_dout => unicast_vlan109_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan109_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan109_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan109_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan109_macaddr_lsb_read);

    unicast_vlan109_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan109_macaddr_msb_c_din,
        if_full_n => unicast_vlan109_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan109_macaddr_msb_c_write,
        if_dout => unicast_vlan109_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan109_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan109_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan109_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan109_macaddr_msb_read);

    unicast_vlan110_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan110_macaddr_lsb_c_din,
        if_full_n => unicast_vlan110_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan110_macaddr_lsb_c_write,
        if_dout => unicast_vlan110_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan110_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan110_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan110_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan110_macaddr_lsb_read);

    unicast_vlan110_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan110_macaddr_msb_c_din,
        if_full_n => unicast_vlan110_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan110_macaddr_msb_c_write,
        if_dout => unicast_vlan110_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan110_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan110_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan110_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan110_macaddr_msb_read);

    unicast_vlan111_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan111_macaddr_lsb_c_din,
        if_full_n => unicast_vlan111_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan111_macaddr_lsb_c_write,
        if_dout => unicast_vlan111_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan111_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan111_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan111_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan111_macaddr_lsb_read);

    unicast_vlan111_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan111_macaddr_msb_c_din,
        if_full_n => unicast_vlan111_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan111_macaddr_msb_c_write,
        if_dout => unicast_vlan111_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan111_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan111_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan111_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan111_macaddr_msb_read);

    unicast_vlan112_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan112_macaddr_lsb_c_din,
        if_full_n => unicast_vlan112_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan112_macaddr_lsb_c_write,
        if_dout => unicast_vlan112_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan112_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan112_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan112_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan112_macaddr_lsb_read);

    unicast_vlan112_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan112_macaddr_msb_c_din,
        if_full_n => unicast_vlan112_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan112_macaddr_msb_c_write,
        if_dout => unicast_vlan112_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan112_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan112_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan112_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan112_macaddr_msb_read);

    unicast_vlan113_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan113_macaddr_lsb_c_din,
        if_full_n => unicast_vlan113_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan113_macaddr_lsb_c_write,
        if_dout => unicast_vlan113_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan113_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan113_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan113_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan113_macaddr_lsb_read);

    unicast_vlan113_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan113_macaddr_msb_c_din,
        if_full_n => unicast_vlan113_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan113_macaddr_msb_c_write,
        if_dout => unicast_vlan113_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan113_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan113_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan113_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan113_macaddr_msb_read);

    unicast_vlan114_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan114_macaddr_lsb_c_din,
        if_full_n => unicast_vlan114_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan114_macaddr_lsb_c_write,
        if_dout => unicast_vlan114_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan114_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan114_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan114_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan114_macaddr_lsb_read);

    unicast_vlan114_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan114_macaddr_msb_c_din,
        if_full_n => unicast_vlan114_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan114_macaddr_msb_c_write,
        if_dout => unicast_vlan114_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan114_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan114_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan114_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan114_macaddr_msb_read);

    unicast_vlan115_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan115_macaddr_lsb_c_din,
        if_full_n => unicast_vlan115_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan115_macaddr_lsb_c_write,
        if_dout => unicast_vlan115_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan115_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan115_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan115_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan115_macaddr_lsb_read);

    unicast_vlan115_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan115_macaddr_msb_c_din,
        if_full_n => unicast_vlan115_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan115_macaddr_msb_c_write,
        if_dout => unicast_vlan115_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan115_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan115_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan115_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan115_macaddr_msb_read);

    unicast_vlan116_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan116_macaddr_lsb_c_din,
        if_full_n => unicast_vlan116_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan116_macaddr_lsb_c_write,
        if_dout => unicast_vlan116_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan116_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan116_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan116_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan116_macaddr_lsb_read);

    unicast_vlan116_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan116_macaddr_msb_c_din,
        if_full_n => unicast_vlan116_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan116_macaddr_msb_c_write,
        if_dout => unicast_vlan116_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan116_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan116_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan116_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan116_macaddr_msb_read);

    unicast_vlan117_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan117_macaddr_lsb_c_din,
        if_full_n => unicast_vlan117_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan117_macaddr_lsb_c_write,
        if_dout => unicast_vlan117_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan117_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan117_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan117_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan117_macaddr_lsb_read);

    unicast_vlan117_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan117_macaddr_msb_c_din,
        if_full_n => unicast_vlan117_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan117_macaddr_msb_c_write,
        if_dout => unicast_vlan117_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan117_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan117_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan117_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan117_macaddr_msb_read);

    unicast_vlan118_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan118_macaddr_lsb_c_din,
        if_full_n => unicast_vlan118_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan118_macaddr_lsb_c_write,
        if_dout => unicast_vlan118_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan118_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan118_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan118_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan118_macaddr_lsb_read);

    unicast_vlan118_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan118_macaddr_msb_c_din,
        if_full_n => unicast_vlan118_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan118_macaddr_msb_c_write,
        if_dout => unicast_vlan118_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan118_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan118_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan118_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan118_macaddr_msb_read);

    unicast_vlan119_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan119_macaddr_lsb_c_din,
        if_full_n => unicast_vlan119_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan119_macaddr_lsb_c_write,
        if_dout => unicast_vlan119_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan119_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan119_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan119_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan119_macaddr_lsb_read);

    unicast_vlan119_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan119_macaddr_msb_c_din,
        if_full_n => unicast_vlan119_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan119_macaddr_msb_c_write,
        if_dout => unicast_vlan119_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan119_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan119_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan119_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan119_macaddr_msb_read);

    unicast_vlan120_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan120_macaddr_lsb_c_din,
        if_full_n => unicast_vlan120_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan120_macaddr_lsb_c_write,
        if_dout => unicast_vlan120_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan120_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan120_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan120_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan120_macaddr_lsb_read);

    unicast_vlan120_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan120_macaddr_msb_c_din,
        if_full_n => unicast_vlan120_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan120_macaddr_msb_c_write,
        if_dout => unicast_vlan120_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan120_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan120_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan120_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan120_macaddr_msb_read);

    unicast_vlan121_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan121_macaddr_lsb_c_din,
        if_full_n => unicast_vlan121_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan121_macaddr_lsb_c_write,
        if_dout => unicast_vlan121_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan121_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan121_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan121_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan121_macaddr_lsb_read);

    unicast_vlan121_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan121_macaddr_msb_c_din,
        if_full_n => unicast_vlan121_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan121_macaddr_msb_c_write,
        if_dout => unicast_vlan121_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan121_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan121_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan121_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan121_macaddr_msb_read);

    unicast_vlan122_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan122_macaddr_lsb_c_din,
        if_full_n => unicast_vlan122_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan122_macaddr_lsb_c_write,
        if_dout => unicast_vlan122_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan122_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan122_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan122_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan122_macaddr_lsb_read);

    unicast_vlan122_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan122_macaddr_msb_c_din,
        if_full_n => unicast_vlan122_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan122_macaddr_msb_c_write,
        if_dout => unicast_vlan122_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan122_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan122_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan122_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan122_macaddr_msb_read);

    unicast_vlan123_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan123_macaddr_lsb_c_din,
        if_full_n => unicast_vlan123_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan123_macaddr_lsb_c_write,
        if_dout => unicast_vlan123_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan123_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan123_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan123_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan123_macaddr_lsb_read);

    unicast_vlan123_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan123_macaddr_msb_c_din,
        if_full_n => unicast_vlan123_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan123_macaddr_msb_c_write,
        if_dout => unicast_vlan123_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan123_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan123_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan123_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan123_macaddr_msb_read);

    unicast_vlan124_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan124_macaddr_lsb_c_din,
        if_full_n => unicast_vlan124_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan124_macaddr_lsb_c_write,
        if_dout => unicast_vlan124_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan124_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan124_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan124_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan124_macaddr_lsb_read);

    unicast_vlan124_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan124_macaddr_msb_c_din,
        if_full_n => unicast_vlan124_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan124_macaddr_msb_c_write,
        if_dout => unicast_vlan124_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan124_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan124_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan124_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan124_macaddr_msb_read);

    unicast_vlan125_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan125_macaddr_lsb_c_din,
        if_full_n => unicast_vlan125_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan125_macaddr_lsb_c_write,
        if_dout => unicast_vlan125_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan125_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan125_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan125_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan125_macaddr_lsb_read);

    unicast_vlan125_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan125_macaddr_msb_c_din,
        if_full_n => unicast_vlan125_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan125_macaddr_msb_c_write,
        if_dout => unicast_vlan125_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan125_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan125_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan125_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan125_macaddr_msb_read);

    unicast_vlan126_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan126_macaddr_lsb_c_din,
        if_full_n => unicast_vlan126_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan126_macaddr_lsb_c_write,
        if_dout => unicast_vlan126_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan126_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan126_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan126_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan126_macaddr_lsb_read);

    unicast_vlan126_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan126_macaddr_msb_c_din,
        if_full_n => unicast_vlan126_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan126_macaddr_msb_c_write,
        if_dout => unicast_vlan126_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan126_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan126_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan126_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan126_macaddr_msb_read);

    unicast_vlan127_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan127_macaddr_lsb_c_din,
        if_full_n => unicast_vlan127_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan127_macaddr_lsb_c_write,
        if_dout => unicast_vlan127_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan127_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan127_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan127_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan127_macaddr_lsb_read);

    unicast_vlan127_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan127_macaddr_msb_c_din,
        if_full_n => unicast_vlan127_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan127_macaddr_msb_c_write,
        if_dout => unicast_vlan127_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan127_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan127_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan127_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan127_macaddr_msb_read);

    unicast_vlan128_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan128_macaddr_lsb_c_din,
        if_full_n => unicast_vlan128_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan128_macaddr_lsb_c_write,
        if_dout => unicast_vlan128_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan128_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan128_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan128_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan128_macaddr_lsb_read);

    unicast_vlan128_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan128_macaddr_msb_c_din,
        if_full_n => unicast_vlan128_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan128_macaddr_msb_c_write,
        if_dout => unicast_vlan128_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan128_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan128_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan128_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan128_macaddr_msb_read);

    unicast_vlan129_macaddr_lsb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan129_macaddr_lsb_c_din,
        if_full_n => unicast_vlan129_macaddr_lsb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan129_macaddr_lsb_c_write,
        if_dout => unicast_vlan129_macaddr_lsb_c_dout,
        if_num_data_valid => unicast_vlan129_macaddr_lsb_c_num_data_valid,
        if_fifo_cap => unicast_vlan129_macaddr_lsb_c_fifo_cap,
        if_empty_n => unicast_vlan129_macaddr_lsb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan129_macaddr_lsb_read);

    unicast_vlan129_macaddr_msb_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_unicast_vlan129_macaddr_msb_c_din,
        if_full_n => unicast_vlan129_macaddr_msb_c_full_n,
        if_write => entry_proc_U0_unicast_vlan129_macaddr_msb_c_write,
        if_dout => unicast_vlan129_macaddr_msb_c_dout,
        if_num_data_valid => unicast_vlan129_macaddr_msb_c_num_data_valid,
        if_fifo_cap => unicast_vlan129_macaddr_msb_c_fifo_cap,
        if_empty_n => unicast_vlan129_macaddr_msb_c_empty_n,
        if_read => tx_ddr_U0_unicast_vlan129_macaddr_msb_read);

    log_all_mask_c_U : component mac_logger_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_log_all_mask_c_din,
        if_full_n => log_all_mask_c_full_n,
        if_write => entry_proc_U0_log_all_mask_c_write,
        if_dout => log_all_mask_c_dout,
        if_num_data_valid => log_all_mask_c_num_data_valid,
        if_fifo_cap => log_all_mask_c_fifo_cap,
        if_empty_n => log_all_mask_c_empty_n,
        if_read => tx_ddr_U0_log_all_mask_read);

    ddr_c_channel_U : component mac_logger_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rx_ringbuffer_header_U0_ap_return_0,
        if_full_n => ddr_c_channel_full_n,
        if_write => ap_channel_done_ddr_c_channel,
        if_dout => ddr_c_channel_dout,
        if_num_data_valid => ddr_c_channel_num_data_valid,
        if_fifo_cap => ddr_c_channel_fifo_cap,
        if_empty_n => ddr_c_channel_empty_n,
        if_read => tx_ddr_U0_ap_ready);

    driver_c_channel_U : component mac_logger_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rx_ringbuffer_header_U0_ap_return_1,
        if_full_n => driver_c_channel_full_n,
        if_write => ap_channel_done_driver_c_channel,
        if_dout => driver_c_channel_dout,
        if_num_data_valid => driver_c_channel_num_data_valid,
        if_fifo_cap => driver_c_channel_fifo_cap,
        if_empty_n => driver_c_channel_empty_n,
        if_read => tx_ddr_U0_ap_ready);





    ap_sync_reg_channel_write_ddr_c_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_ddr_c_channel <= ap_const_logic_0;
            else
                if (((rx_ringbuffer_header_U0_ap_done and rx_ringbuffer_header_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ddr_c_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ddr_c_channel <= ap_sync_channel_write_ddr_c_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_driver_c_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_driver_c_channel <= ap_const_logic_0;
            else
                if (((rx_ringbuffer_header_U0_ap_done and rx_ringbuffer_header_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_driver_c_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_driver_c_channel <= ap_sync_channel_write_driver_c_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_log_header_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_log_header <= ap_const_logic_0;
            else
                if (((rx_ringbuffer_header_U0_ap_done and rx_ringbuffer_header_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_log_header <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_log_header <= ap_sync_channel_write_log_header;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_tap_header_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_tap_header <= ap_const_logic_0;
            else
                if (((rx_ringbuffer_header_U0_ap_done and rx_ringbuffer_header_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_tap_header <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_tap_header <= ap_sync_channel_write_tap_header;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_rx_fifo_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_rx_fifo_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_rx_fifo_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_rx_fifo_U0_ap_ready <= ap_sync_rx_fifo_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_rx_ringbuffer_header_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_rx_ringbuffer_header_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_rx_ringbuffer_header_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_rx_ringbuffer_header_U0_ap_ready <= ap_sync_rx_ringbuffer_header_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_ddr_c_channel <= (rx_ringbuffer_header_U0_ap_done and (ap_sync_reg_channel_write_ddr_c_channel xor ap_const_logic_1));
    ap_channel_done_driver_c_channel <= (rx_ringbuffer_header_U0_ap_done and (ap_sync_reg_channel_write_driver_c_channel xor ap_const_logic_1));
    ap_channel_done_log_header <= (rx_ringbuffer_header_U0_ap_done and (ap_sync_reg_channel_write_log_header xor ap_const_logic_1));
    ap_channel_done_tap_header <= (rx_ringbuffer_header_U0_ap_done and (ap_sync_reg_channel_write_tap_header xor ap_const_logic_1));
    ap_done <= tx_ddr_U0_ap_done;
    ap_idle <= (tx_ddr_U0_ap_idle and rx_ringbuffer_header_U0_ap_idle and rx_fifo_U0_ap_idle and (driver_c_channel_empty_n xor ap_const_logic_1) and (ddr_c_channel_empty_n xor ap_const_logic_1) and (data_buf_t_empty_n xor ap_const_logic_1) and (tap_header_t_empty_n xor ap_const_logic_1) and (log_header_t_empty_n xor ap_const_logic_1) and entry_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_channel_write_ddr_c_channel <= ((ddr_c_channel_full_n and ap_channel_done_ddr_c_channel) or ap_sync_reg_channel_write_ddr_c_channel);
    ap_sync_channel_write_driver_c_channel <= ((driver_c_channel_full_n and ap_channel_done_driver_c_channel) or ap_sync_reg_channel_write_driver_c_channel);
    ap_sync_channel_write_log_header <= ((rx_ringbuffer_header_U0_log_header_full_n and ap_channel_done_log_header) or ap_sync_reg_channel_write_log_header);
    ap_sync_channel_write_tap_header <= ((rx_ringbuffer_header_U0_tap_header_full_n and ap_channel_done_tap_header) or ap_sync_reg_channel_write_tap_header);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_rx_ringbuffer_header_U0_ap_ready and ap_sync_rx_fifo_U0_ap_ready and ap_sync_entry_proc_U0_ap_ready);
    ap_sync_rx_fifo_U0_ap_ready <= (rx_fifo_U0_ap_ready or ap_sync_reg_rx_fifo_U0_ap_ready);
    ap_sync_rx_ringbuffer_header_U0_ap_ready <= (rx_ringbuffer_header_U0_ap_ready or ap_sync_reg_rx_ringbuffer_header_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    fifo_axi_full_RID <= ap_const_lv1_0;
    fifo_axi_full_RLAST <= ap_const_logic_0;
    fifo_axi_full_RRESP <= ap_const_lv2_0;
    fifo_axi_full_RUSER <= ap_const_lv1_0;
    mac_fifo_RID <= ap_const_lv1_0;
    mac_fifo_RLAST <= ap_const_logic_0;
    mac_fifo_RRESP <= ap_const_lv2_0;
    mac_fifo_RUSER <= ap_const_lv1_0;
    ps_BID <= ap_const_lv1_0;
    ps_BRESP <= ap_const_lv2_0;
    ps_BUSER <= ap_const_lv1_0;
    ps_RID <= ap_const_lv1_0;
    ps_RLAST <= ap_const_logic_0;
    ps_RRESP <= ap_const_lv2_0;
    ps_RUSER <= ap_const_lv1_0;
    rx_fifo_U0_ap_continue <= data_buf_i_full_n;
    rx_fifo_U0_ap_start <= ((ap_sync_reg_rx_fifo_U0_ap_ready xor ap_const_logic_1) and ap_start);
    rx_ringbuffer_header_U0_ap_continue <= (ap_sync_channel_write_tap_header and ap_sync_channel_write_log_header and ap_sync_channel_write_driver_c_channel and ap_sync_channel_write_ddr_c_channel);
    rx_ringbuffer_header_U0_ap_start <= ((ap_sync_reg_rx_ringbuffer_header_U0_ap_ready xor ap_const_logic_1) and ap_start);
    rx_ringbuffer_header_U0_log_header_full_n <= log_header_i_full_n;
    rx_ringbuffer_header_U0_tap_header_full_n <= tap_header_i_full_n;
    tx_ddr_U0_ap_continue <= ap_continue;
    tx_ddr_U0_ap_start <= (tap_header_t_empty_n and log_header_t_empty_n and driver_c_channel_empty_n and ddr_c_channel_empty_n and data_buf_t_empty_n);
end behav;
