
/mnt/d/verilog/difftest/riscv-tests/build/lui-riscv64-mycpu.elf:     file format elf64-littleriscv


Disassembly of section .text:

0000000080000000 <_start>:
    80000000:	000000b7          	lui	ra,0x0
    80000004:	00000393          	li	t2,0
    80000008:	00200193          	li	gp,2
    8000000c:	04709a63          	bne	ra,t2,80000060 <fail>

0000000080000010 <test_3>:
    80000010:	fffff0b7          	lui	ra,0xfffff
    80000014:	4010d093          	srai	ra,ra,0x1
    80000018:	80000393          	li	t2,-2048
    8000001c:	00300193          	li	gp,3
    80000020:	04709063          	bne	ra,t2,80000060 <fail>

0000000080000024 <test_4>:
    80000024:	7ffff0b7          	lui	ra,0x7ffff
    80000028:	4140d093          	srai	ra,ra,0x14
    8000002c:	7ff00393          	li	t2,2047
    80000030:	00400193          	li	gp,4
    80000034:	02709663          	bne	ra,t2,80000060 <fail>

0000000080000038 <test_5>:
    80000038:	800000b7          	lui	ra,0x80000
    8000003c:	4140d093          	srai	ra,ra,0x14
    80000040:	80000393          	li	t2,-2048
    80000044:	00500193          	li	gp,5
    80000048:	00709c63          	bne	ra,t2,80000060 <fail>

000000008000004c <test_6>:
    8000004c:	80000037          	lui	zero,0x80000
    80000050:	00000393          	li	t2,0
    80000054:	00600193          	li	gp,6
    80000058:	00701463          	bne	zero,t2,80000060 <fail>
    8000005c:	00301663          	bne	zero,gp,80000068 <pass>

0000000080000060 <fail>:
    80000060:	00100513          	li	a0,1
    80000064:	0200006f          	j	80000084 <halt>

0000000080000068 <pass>:
    80000068:	00000513          	li	a0,0
    8000006c:	0180006f          	j	80000084 <halt>
    80000070:	c0001073          	unimp
	...

0000000080000084 <halt>:
    80000084:	00050513          	mv	a0,a0
    80000088:	0000006b          	0x6b
    8000008c:	0000006f          	j	8000008c <halt+0x8>
