# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:58 on Oct 17,2025
# vlog -reportprogress 300 tb_synch_fifo.v 
# -- Compiling module synch_fifo
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:35:58 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top "+test_name=test_5w_5r" 
# Start time: 13:35:58 on Oct 17,2025
# Loading work.top
# Loading work.synch_fifo
# ** Warning: (vsim-PLI-3691) tb_synch_fifo.v(33): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ps  Iteration: 0  Instance: /top File: tb_synch_fifo.v
# ** Note: $finish    : tb_synch_fifo.v(84)
#    Time: 355 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_synch_fifo.v line 84
# End time: 13:40:47 on Oct 17,2025, Elapsed time: 0:04:49
# Errors: 0, Warnings: 1
