// Seed: 1614763496
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input tri id_2
);
  assign id_0 = id_1;
  assign module_2._id_5 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1
);
  always @(id_1);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = (-1);
  wire id_3;
endmodule
module module_2 #(
    parameter id_2 = 32'd14,
    parameter id_5 = 32'd81
) (
    input wand id_0,
    input supply1 id_1,
    input uwire _id_2,
    output tri id_3,
    output wor id_4,
    input wand _id_5,
    input wor id_6,
    input tri id_7
);
  wire [id_5 : -1] id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7
  );
  logic id_10 = id_9;
  assign id_10[id_2 :-1] = id_9 == id_2;
  wire id_11;
endmodule
