$date
	Thu May 12 00:09:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module counternonrecycling_tb $end
$var wire 4 ! w_count [3:0] $end
$var reg 1 " reg_clk $end
$var reg 1 # reg_reset $end
$var integer 32 $ i [31:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 % q [3:0] $end
$upscope $end
$scope task clkTick $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
0"
b0 !
$end
#1000
1"
#2000
b1 $
0"
#3000
1"
#4000
b10 $
0"
#5000
1"
#6000
b11 $
0"
#7000
1"
#8000
b100 $
0"
#9000
1"
#10000
b101 $
0"
#13000
b0 $
1#
#14000
b1 !
b1 %
1"
#15000
b1 $
0"
#16000
b10 !
b10 %
1"
#17000
b10 $
0"
#18000
b11 !
b11 %
1"
#19000
b11 $
0"
#20000
b100 !
b100 %
1"
#21000
b100 $
0"
#22000
b101 !
b101 %
1"
#23000
b101 $
0"
#24000
b110 !
b110 %
1"
#25000
b110 $
0"
#26000
b111 !
b111 %
1"
#27000
b111 $
0"
