$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 % clk $end
  $var wire  1 $ clr $end
  $var wire  1 & inp $end
  $var wire  1 # load $end
  $var wire  1 ' q $end
  $scope module top $end
   $var wire  1 % clk $end
   $var wire  1 $ clr $end
   $var wire  1 & inp $end
   $var wire  1 # load $end
   $var wire  1 ' q $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
0'
#2
1%
#3
1#
0%
1&
#4
1%
1'
#5
0%
0&
#6
1%
0'
#7
0#
1$
0%
1&
#8
1%
#9
