INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'debounce_counter' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'debounce_counter'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'debounce_counter' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'debounce_counter'...
Delivering associated files for 'debounce_counter'...
Generating implementation netlist for 'debounce_counter'...
INFO:sim - Pre-processing HDL files for 'debounce_counter'...
Running synthesis for 'debounce_counter'
Running ngcbuild...
Writing VEO instantiation template for 'debounce_counter'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'debounce_counter'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/IO
/debounce/ipcore_dir/tmp/_cg/debounce_counter
Delivered 1 file into directory
/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/IO
/debounce/ipcore_dir/tmp/_cg/debounce_counter
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'debounce_counter'...
Generating metadata file...
Regenerating ISE project file for 'debounce_counter'...
Generating ISE project...
XCO file found: debounce_counter.xco
XMDF file found: debounce_counter_xmdf.tcl
Adding
/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/IO
/debounce/ipcore_dir/tmp/_cg/core_resources.txt -view all -origin_type imported
Adding
/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/IO
/debounce/ipcore_dir/tmp/_cg/debounce_counter.asy -view all -origin_type
imported
Adding
/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/IO
/debounce/ipcore_dir/tmp/_cg/debounce_counter.ngc -view all -origin_type created
Checking file
"/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/I
O/debounce/ipcore_dir/tmp/_cg/debounce_counter.ngc" for project device match ...
File
"/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/I
O/debounce/ipcore_dir/tmp/_cg/debounce_counter.ngc" device information matches
project device.
Adding
/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/IO
/debounce/ipcore_dir/tmp/_cg/debounce_counter.sym -view all -origin_type
imported
Adding
/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/IO
/debounce/ipcore_dir/tmp/_cg/debounce_counter.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilin
   x/IO/debounce/ipcore_dir/tmp/_cg/debounce_counter.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/IO
/debounce/ipcore_dir/tmp/_cg/debounce_counter.veo -view all -origin_type
imported
Adding
/home/fredzqm/cpu-csse232/1516a-csse232-fineral-kerrickm-yangr-zhangq2/Xilinx/IO
/debounce/ipcore_dir/tmp/_cg/gui_latency.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/debounce_counter"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'debounce_counter'.
