[submodule "verilog-eval"]
	path = verilog-eval
	url = https://github.com/NVlabs/verilog-eval.git
