|vga_blockmove
sys_clk => sys_clk.IN3
sys_rst_n => sys_rst_n.IN5
key[0] => key[0].IN2
key[1] => key[1].IN2
key[2] => key[2].IN2
key[3] => key[3].IN1
stcp <= seg_595_dynamic:seg_595_dynamic_inst.stcp
shcp <= seg_595_dynamic:seg_595_dynamic_inst.shcp
ds <= seg_595_dynamic:seg_595_dynamic_inst.ds
oe <= seg_595_dynamic:seg_595_dynamic_inst.oe
vga_hs <= vga_driver:u_vga_driver.vga_hs
vga_vs <= vga_driver:u_vga_driver.vga_vs
vga_rgb[0] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[1] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[2] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[3] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[4] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[5] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[6] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[7] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[8] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[9] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[10] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[11] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[12] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[13] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[14] <= vga_driver:u_vga_driver.vga_rgb
vga_rgb[15] <= vga_driver:u_vga_driver.vga_rgb


|vga_blockmove|vga_pll:u_vga_pll
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|vga_blockmove|vga_pll:u_vga_pll|altpll:altpll_component
inclk[0] => vga_pll_altpll:auto_generated.inclk[0]
inclk[1] => vga_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => vga_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= vga_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vga_blockmove|vga_pll:u_vga_pll|altpll:altpll_component|vga_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|vga_blockmove|vga_driver:u_vga_driver
vga_clk => cnt_v[0].CLK
vga_clk => cnt_v[1].CLK
vga_clk => cnt_v[2].CLK
vga_clk => cnt_v[3].CLK
vga_clk => cnt_v[4].CLK
vga_clk => cnt_v[5].CLK
vga_clk => cnt_v[6].CLK
vga_clk => cnt_v[7].CLK
vga_clk => cnt_v[8].CLK
vga_clk => cnt_v[9].CLK
vga_clk => cnt_h[0].CLK
vga_clk => cnt_h[1].CLK
vga_clk => cnt_h[2].CLK
vga_clk => cnt_h[3].CLK
vga_clk => cnt_h[4].CLK
vga_clk => cnt_h[5].CLK
vga_clk => cnt_h[6].CLK
vga_clk => cnt_h[7].CLK
vga_clk => cnt_h[8].CLK
vga_clk => cnt_h[9].CLK
sys_rst_n => cnt_h[0].ACLR
sys_rst_n => cnt_h[1].ACLR
sys_rst_n => cnt_h[2].ACLR
sys_rst_n => cnt_h[3].ACLR
sys_rst_n => cnt_h[4].ACLR
sys_rst_n => cnt_h[5].ACLR
sys_rst_n => cnt_h[6].ACLR
sys_rst_n => cnt_h[7].ACLR
sys_rst_n => cnt_h[8].ACLR
sys_rst_n => cnt_h[9].ACLR
sys_rst_n => cnt_v[0].ACLR
sys_rst_n => cnt_v[1].ACLR
sys_rst_n => cnt_v[2].ACLR
sys_rst_n => cnt_v[3].ACLR
sys_rst_n => cnt_v[4].ACLR
sys_rst_n => cnt_v[5].ACLR
sys_rst_n => cnt_v[6].ACLR
sys_rst_n => cnt_v[7].ACLR
sys_rst_n => cnt_v[8].ACLR
sys_rst_n => cnt_v[9].ACLR
vga_hs <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[3] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[4] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[5] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[6] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[7] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[8] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[9] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[10] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[11] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[12] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[13] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[14] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[15] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[0] => vga_rgb.DATAB
pixel_data[1] => vga_rgb.DATAB
pixel_data[2] => vga_rgb.DATAB
pixel_data[3] => vga_rgb.DATAB
pixel_data[4] => vga_rgb.DATAB
pixel_data[5] => vga_rgb.DATAB
pixel_data[6] => vga_rgb.DATAB
pixel_data[7] => vga_rgb.DATAB
pixel_data[8] => vga_rgb.DATAB
pixel_data[9] => vga_rgb.DATAB
pixel_data[10] => vga_rgb.DATAB
pixel_data[11] => vga_rgb.DATAB
pixel_data[12] => vga_rgb.DATAB
pixel_data[13] => vga_rgb.DATAB
pixel_data[14] => vga_rgb.DATAB
pixel_data[15] => vga_rgb.DATAB
pixel_xpos[0] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[1] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[2] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[3] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[4] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[5] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[6] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[7] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[8] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[9] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[0] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[1] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[2] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[3] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[4] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[5] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[6] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[7] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[8] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[9] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE


|vga_blockmove|vga_display:u_vga_display
vga_clk => vga_clk.IN4
sys_rst_n => body_y[0][0].PRESET
sys_rst_n => body_y[0][1].PRESET
sys_rst_n => body_y[0][2].ACLR
sys_rst_n => body_y[0][3].ACLR
sys_rst_n => body_y[0][4].ACLR
sys_rst_n => body_y[0][5].ACLR
sys_rst_n => body_y[0][6].ACLR
sys_rst_n => body_y[0][7].ACLR
sys_rst_n => body_y[0][8].ACLR
sys_rst_n => body_y[0][9].ACLR
sys_rst_n => body_y[0][10].ACLR
sys_rst_n => body_y[0][11].ACLR
sys_rst_n => body_y[0][12].ACLR
sys_rst_n => body_y[0][13].ACLR
sys_rst_n => body_y[0][14].ACLR
sys_rst_n => body_y[0][15].ACLR
sys_rst_n => body_y[1][0].ACLR
sys_rst_n => body_y[1][1].ACLR
sys_rst_n => body_y[1][2].PRESET
sys_rst_n => body_y[1][3].ACLR
sys_rst_n => body_y[1][4].ACLR
sys_rst_n => body_y[1][5].ACLR
sys_rst_n => body_y[1][6].ACLR
sys_rst_n => body_y[1][7].ACLR
sys_rst_n => body_y[1][8].ACLR
sys_rst_n => body_y[1][9].ACLR
sys_rst_n => body_y[1][10].ACLR
sys_rst_n => body_y[1][11].ACLR
sys_rst_n => body_y[1][12].ACLR
sys_rst_n => body_y[1][13].ACLR
sys_rst_n => body_y[1][14].ACLR
sys_rst_n => body_y[1][15].ACLR
sys_rst_n => body_y[2][0].PRESET
sys_rst_n => body_y[2][1].ACLR
sys_rst_n => body_y[2][2].PRESET
sys_rst_n => body_y[2][3].ACLR
sys_rst_n => body_y[2][4].ACLR
sys_rst_n => body_y[2][5].ACLR
sys_rst_n => body_y[2][6].ACLR
sys_rst_n => body_y[2][7].ACLR
sys_rst_n => body_y[2][8].ACLR
sys_rst_n => body_y[2][9].ACLR
sys_rst_n => body_y[2][10].ACLR
sys_rst_n => body_y[2][11].ACLR
sys_rst_n => body_y[2][12].ACLR
sys_rst_n => body_y[2][13].ACLR
sys_rst_n => body_y[2][14].ACLR
sys_rst_n => body_y[2][15].ACLR
sys_rst_n => body_y[3][0].ACLR
sys_rst_n => body_y[3][1].PRESET
sys_rst_n => body_y[3][2].PRESET
sys_rst_n => body_y[3][3].ACLR
sys_rst_n => body_y[3][4].ACLR
sys_rst_n => body_y[3][5].ACLR
sys_rst_n => body_y[3][6].ACLR
sys_rst_n => body_y[3][7].ACLR
sys_rst_n => body_y[3][8].ACLR
sys_rst_n => body_y[3][9].ACLR
sys_rst_n => body_y[3][10].ACLR
sys_rst_n => body_y[3][11].ACLR
sys_rst_n => body_y[3][12].ACLR
sys_rst_n => body_y[3][13].ACLR
sys_rst_n => body_y[3][14].ACLR
sys_rst_n => body_y[3][15].ACLR
sys_rst_n => body_y[4][0].PRESET
sys_rst_n => body_y[4][1].PRESET
sys_rst_n => body_y[4][2].PRESET
sys_rst_n => body_y[4][3].ACLR
sys_rst_n => body_y[4][4].ACLR
sys_rst_n => body_y[4][5].ACLR
sys_rst_n => body_y[4][6].ACLR
sys_rst_n => body_y[4][7].ACLR
sys_rst_n => body_y[4][8].ACLR
sys_rst_n => body_y[4][9].ACLR
sys_rst_n => body_y[4][10].ACLR
sys_rst_n => body_y[4][11].ACLR
sys_rst_n => body_y[4][12].ACLR
sys_rst_n => body_y[4][13].ACLR
sys_rst_n => body_y[4][14].ACLR
sys_rst_n => body_y[4][15].ACLR
sys_rst_n => body_x[0][0].PRESET
sys_rst_n => body_x[0][1].PRESET
sys_rst_n => body_x[0][2].PRESET
sys_rst_n => body_x[0][3].ACLR
sys_rst_n => body_x[0][4].ACLR
sys_rst_n => body_x[0][5].ACLR
sys_rst_n => body_x[0][6].ACLR
sys_rst_n => body_x[0][7].ACLR
sys_rst_n => body_x[0][8].ACLR
sys_rst_n => body_x[0][9].ACLR
sys_rst_n => body_x[0][10].ACLR
sys_rst_n => body_x[0][11].ACLR
sys_rst_n => body_x[0][12].ACLR
sys_rst_n => body_x[0][13].ACLR
sys_rst_n => body_x[0][14].ACLR
sys_rst_n => body_x[0][15].ACLR
sys_rst_n => body_x[1][0].PRESET
sys_rst_n => body_x[1][1].PRESET
sys_rst_n => body_x[1][2].PRESET
sys_rst_n => body_x[1][3].ACLR
sys_rst_n => body_x[1][4].ACLR
sys_rst_n => body_x[1][5].ACLR
sys_rst_n => body_x[1][6].ACLR
sys_rst_n => body_x[1][7].ACLR
sys_rst_n => body_x[1][8].ACLR
sys_rst_n => body_x[1][9].ACLR
sys_rst_n => body_x[1][10].ACLR
sys_rst_n => body_x[1][11].ACLR
sys_rst_n => body_x[1][12].ACLR
sys_rst_n => body_x[1][13].ACLR
sys_rst_n => body_x[1][14].ACLR
sys_rst_n => body_x[1][15].ACLR
sys_rst_n => body_x[2][0].PRESET
sys_rst_n => body_x[2][1].PRESET
sys_rst_n => body_x[2][2].PRESET
sys_rst_n => body_x[2][3].ACLR
sys_rst_n => body_x[2][4].ACLR
sys_rst_n => body_x[2][5].ACLR
sys_rst_n => body_x[2][6].ACLR
sys_rst_n => body_x[2][7].ACLR
sys_rst_n => body_x[2][8].ACLR
sys_rst_n => body_x[2][9].ACLR
sys_rst_n => body_x[2][10].ACLR
sys_rst_n => body_x[2][11].ACLR
sys_rst_n => body_x[2][12].ACLR
sys_rst_n => body_x[2][13].ACLR
sys_rst_n => body_x[2][14].ACLR
sys_rst_n => body_x[2][15].ACLR
sys_rst_n => body_x[3][0].PRESET
sys_rst_n => body_x[3][1].PRESET
sys_rst_n => body_x[3][2].PRESET
sys_rst_n => body_x[3][3].ACLR
sys_rst_n => body_x[3][4].ACLR
sys_rst_n => body_x[3][5].ACLR
sys_rst_n => body_x[3][6].ACLR
sys_rst_n => body_x[3][7].ACLR
sys_rst_n => body_x[3][8].ACLR
sys_rst_n => body_x[3][9].ACLR
sys_rst_n => body_x[3][10].ACLR
sys_rst_n => body_x[3][11].ACLR
sys_rst_n => body_x[3][12].ACLR
sys_rst_n => body_x[3][13].ACLR
sys_rst_n => body_x[3][14].ACLR
sys_rst_n => body_x[3][15].ACLR
sys_rst_n => body_x[4][0].PRESET
sys_rst_n => body_x[4][1].PRESET
sys_rst_n => body_x[4][2].PRESET
sys_rst_n => body_x[4][3].ACLR
sys_rst_n => body_x[4][4].ACLR
sys_rst_n => body_x[4][5].ACLR
sys_rst_n => body_x[4][6].ACLR
sys_rst_n => body_x[4][7].ACLR
sys_rst_n => body_x[4][8].ACLR
sys_rst_n => body_x[4][9].ACLR
sys_rst_n => body_x[4][10].ACLR
sys_rst_n => body_x[4][11].ACLR
sys_rst_n => body_x[4][12].ACLR
sys_rst_n => body_x[4][13].ACLR
sys_rst_n => body_x[4][14].ACLR
sys_rst_n => body_x[4][15].ACLR
sys_rst_n => head_y[0].PRESET
sys_rst_n => head_y[1].PRESET
sys_rst_n => head_y[2].ACLR
sys_rst_n => head_y[3].ACLR
sys_rst_n => head_y[4].ACLR
sys_rst_n => head_y[5].ACLR
sys_rst_n => head_y[6].ACLR
sys_rst_n => head_y[7].ACLR
sys_rst_n => head_y[8].ACLR
sys_rst_n => head_y[9].ACLR
sys_rst_n => head_x[0].ACLR
sys_rst_n => head_x[1].PRESET
sys_rst_n => head_x[2].PRESET
sys_rst_n => head_x[3].ACLR
sys_rst_n => head_x[4].ACLR
sys_rst_n => head_x[5].ACLR
sys_rst_n => head_x[6].ACLR
sys_rst_n => head_x[7].ACLR
sys_rst_n => head_x[8].ACLR
sys_rst_n => head_x[9].ACLR
sys_rst_n => pixel_data[0]~reg0.ACLR
sys_rst_n => pixel_data[1]~reg0.ACLR
sys_rst_n => pixel_data[2]~reg0.ACLR
sys_rst_n => pixel_data[3]~reg0.ACLR
sys_rst_n => pixel_data[4]~reg0.ACLR
sys_rst_n => pixel_data[5]~reg0.ACLR
sys_rst_n => pixel_data[6]~reg0.ACLR
sys_rst_n => pixel_data[7]~reg0.ACLR
sys_rst_n => pixel_data[8]~reg0.ACLR
sys_rst_n => pixel_data[9]~reg0.ACLR
sys_rst_n => pixel_data[10]~reg0.ACLR
sys_rst_n => pixel_data[11]~reg0.ACLR
sys_rst_n => pixel_data[12]~reg0.ACLR
sys_rst_n => pixel_data[13]~reg0.ACLR
sys_rst_n => pixel_data[14]~reg0.ACLR
sys_rst_n => pixel_data[15]~reg0.ACLR
sys_rst_n => grade[0]~reg0.ACLR
sys_rst_n => grade[1]~reg0.ACLR
sys_rst_n => grade[2]~reg0.ACLR
sys_rst_n => grade[3]~reg0.ACLR
sys_rst_n => grade[4]~reg0.ACLR
sys_rst_n => grade[5]~reg0.ACLR
sys_rst_n => grade[6]~reg0.ACLR
sys_rst_n => grade[7]~reg0.ACLR
sys_rst_n => grade[8]~reg0.ACLR
sys_rst_n => grade[9]~reg0.ACLR
sys_rst_n => idle_data[0].ACLR
sys_rst_n => idle_data[1].ACLR
sys_rst_n => idle_data[2].ACLR
sys_rst_n => idle_data[3].ACLR
sys_rst_n => idle_data[4].ACLR
sys_rst_n => idle_data[5].ACLR
sys_rst_n => idle_data[6].ACLR
sys_rst_n => idle_data[7].ACLR
sys_rst_n => idle_data[8].ACLR
sys_rst_n => idle_data[9].ACLR
sys_rst_n => idle_data[10].ACLR
sys_rst_n => idle_data[11].ACLR
sys_rst_n => idle_data[12].ACLR
sys_rst_n => idle_data[13].ACLR
sys_rst_n => idle_data[14].ACLR
sys_rst_n => idle_data[15].ACLR
sys_rst_n => cnt_nan[0].ACLR
sys_rst_n => cnt_nan[1].ACLR
sys_rst_n => cnt_nan[2].ACLR
sys_rst_n => max_cnt_1s[0].ACLR
sys_rst_n => max_cnt_1s[1].ACLR
sys_rst_n => max_cnt_1s[2].ACLR
sys_rst_n => max_cnt_1s[3].ACLR
sys_rst_n => max_cnt_1s[4].ACLR
sys_rst_n => max_cnt_1s[5].ACLR
sys_rst_n => max_cnt_1s[6].ACLR
sys_rst_n => max_cnt_1s[7].ACLR
sys_rst_n => max_cnt_1s[8].PRESET
sys_rst_n => max_cnt_1s[9].ACLR
sys_rst_n => max_cnt_1s[10].PRESET
sys_rst_n => max_cnt_1s[11].PRESET
sys_rst_n => max_cnt_1s[12].ACLR
sys_rst_n => max_cnt_1s[13].PRESET
sys_rst_n => max_cnt_1s[14].ACLR
sys_rst_n => max_cnt_1s[15].ACLR
sys_rst_n => max_cnt_1s[16].PRESET
sys_rst_n => max_cnt_1s[17].ACLR
sys_rst_n => max_cnt_1s[18].ACLR
sys_rst_n => max_cnt_1s[19].ACLR
sys_rst_n => max_cnt_1s[20].PRESET
sys_rst_n => max_cnt_1s[21].PRESET
sys_rst_n => max_cnt_1s[22].ACLR
sys_rst_n => max_cnt_1s[23].ACLR
sys_rst_n => max_cnt_1s[24].PRESET
sys_rst_n => max_cnt_1s[25].ACLR
sys_rst_n => s1_data[0].ACLR
sys_rst_n => s1_data[1].ACLR
sys_rst_n => s1_data[2].ACLR
sys_rst_n => s1_data[3].ACLR
sys_rst_n => s1_data[4].ACLR
sys_rst_n => s1_data[5].ACLR
sys_rst_n => s1_data[6].ACLR
sys_rst_n => s1_data[7].ACLR
sys_rst_n => s1_data[8].ACLR
sys_rst_n => s1_data[9].ACLR
sys_rst_n => s1_data[10].ACLR
sys_rst_n => s1_data[11].ACLR
sys_rst_n => s1_data[12].ACLR
sys_rst_n => s1_data[13].ACLR
sys_rst_n => s1_data[14].ACLR
sys_rst_n => s1_data[15].ACLR
sys_rst_n => cnt_xuan[0].ACLR
sys_rst_n => cnt_xuan[1].ACLR
sys_rst_n => cnt_xuan[2].ACLR
sys_rst_n => s3_data[0].ACLR
sys_rst_n => s3_data[1].ACLR
sys_rst_n => s3_data[2].ACLR
sys_rst_n => s3_data[3].ACLR
sys_rst_n => s3_data[4].ACLR
sys_rst_n => s3_data[5].ACLR
sys_rst_n => s3_data[6].ACLR
sys_rst_n => s3_data[7].ACLR
sys_rst_n => s3_data[8].ACLR
sys_rst_n => s3_data[9].ACLR
sys_rst_n => s3_data[10].ACLR
sys_rst_n => s3_data[11].ACLR
sys_rst_n => s3_data[12].ACLR
sys_rst_n => s3_data[13].ACLR
sys_rst_n => s3_data[14].ACLR
sys_rst_n => s3_data[15].ACLR
sys_rst_n => grade_max[0].ACLR
sys_rst_n => grade_max[1].ACLR
sys_rst_n => grade_max[2].ACLR
sys_rst_n => grade_max[3].ACLR
sys_rst_n => grade_max[4].ACLR
sys_rst_n => grade_max[5].ACLR
sys_rst_n => grade_max[6].ACLR
sys_rst_n => grade_max[7].ACLR
sys_rst_n => grade_max[8].ACLR
sys_rst_n => grade_max[9].ACLR
sys_rst_n => cnt_1s[0].ACLR
sys_rst_n => cnt_1s[1].ACLR
sys_rst_n => cnt_1s[2].ACLR
sys_rst_n => cnt_1s[3].ACLR
sys_rst_n => cnt_1s[4].ACLR
sys_rst_n => cnt_1s[5].ACLR
sys_rst_n => cnt_1s[6].ACLR
sys_rst_n => cnt_1s[7].ACLR
sys_rst_n => cnt_1s[8].ACLR
sys_rst_n => cnt_1s[9].ACLR
sys_rst_n => cnt_1s[10].ACLR
sys_rst_n => cnt_1s[11].ACLR
sys_rst_n => cnt_1s[12].ACLR
sys_rst_n => cnt_1s[13].ACLR
sys_rst_n => cnt_1s[14].ACLR
sys_rst_n => cnt_1s[15].ACLR
sys_rst_n => cnt_1s[16].ACLR
sys_rst_n => cnt_1s[17].ACLR
sys_rst_n => cnt_1s[18].ACLR
sys_rst_n => cnt_1s[19].ACLR
sys_rst_n => cnt_1s[20].ACLR
sys_rst_n => cnt_1s[21].ACLR
sys_rst_n => cnt_1s[22].ACLR
sys_rst_n => cnt_1s[23].ACLR
sys_rst_n => cnt_1s[24].ACLR
sys_rst_n => cnt_1s[25].ACLR
sys_rst_n => snake_l[0].ACLR
sys_rst_n => snake_l[1].ACLR
sys_rst_n => snake_l[2].PRESET
sys_rst_n => snake_l[3].ACLR
sys_rst_n => snake_l[4].ACLR
sys_rst_n => snake_l[5].ACLR
sys_rst_n => snake_l[6].ACLR
sys_rst_n => snake_l[7].ACLR
sys_rst_n => snake_l[8].ACLR
sys_rst_n => snake_l[9].ACLR
sys_rst_n => apple_y[0].ACLR
sys_rst_n => apple_y[1].ACLR
sys_rst_n => apple_y[2].PRESET
sys_rst_n => apple_y[3].ACLR
sys_rst_n => apple_y[4].PRESET
sys_rst_n => apple_y[5].ACLR
sys_rst_n => apple_y[6].ACLR
sys_rst_n => apple_y[7].ACLR
sys_rst_n => apple_y[8].ACLR
sys_rst_n => apple_y[9].ACLR
sys_rst_n => apple_x[0].ACLR
sys_rst_n => apple_x[1].ACLR
sys_rst_n => apple_x[2].PRESET
sys_rst_n => apple_x[3].PRESET
sys_rst_n => apple_x[4].PRESET
sys_rst_n => apple_x[5].ACLR
sys_rst_n => apple_x[6].ACLR
sys_rst_n => apple_x[7].ACLR
sys_rst_n => apple_x[8].ACLR
sys_rst_n => apple_x[9].ACLR
sys_rst_n => s2_data[0].ACLR
sys_rst_n => s2_data[1].ACLR
sys_rst_n => s2_data[2].ACLR
sys_rst_n => s2_data[3].ACLR
sys_rst_n => s2_data[4].ACLR
sys_rst_n => s2_data[5].ACLR
sys_rst_n => s2_data[6].ACLR
sys_rst_n => s2_data[7].ACLR
sys_rst_n => s2_data[8].ACLR
sys_rst_n => s2_data[9].ACLR
sys_rst_n => s2_data[10].ACLR
sys_rst_n => s2_data[11].ACLR
sys_rst_n => s2_data[12].ACLR
sys_rst_n => s2_data[13].ACLR
sys_rst_n => s2_data[14].ACLR
sys_rst_n => s2_data[15].ACLR
sys_rst_n => cnt_apple[0].ACLR
sys_rst_n => cnt_apple[1].ACLR
sys_rst_n => cnt_apple[2].ACLR
sys_rst_n => cnt_apple[3].ACLR
sys_rst_n => add_snack[0].ACLR
sys_rst_n => add_snack[1].ACLR
sys_rst_n => add_snack[2].ACLR
sys_rst_n => add_snack[3].ACLR
sys_rst_n => add_snack[4].ACLR
sys_rst_n => add_snack[5].ACLR
sys_rst_n => add_snack[6].ACLR
sys_rst_n => add_snack[7].ACLR
sys_rst_n => add_snack[8].ACLR
sys_rst_n => add_snack[9].ACLR
sys_rst_n => add_snack[10].ACLR
sys_rst_n => add_snack[11].ACLR
sys_rst_n => add_apple[0].ACLR
sys_rst_n => add_apple[1].ACLR
sys_rst_n => add_apple[2].ACLR
sys_rst_n => add_apple[3].ACLR
sys_rst_n => add_apple[4].ACLR
sys_rst_n => add_apple[5].ACLR
sys_rst_n => add_apple[6].ACLR
sys_rst_n => add_apple[7].ACLR
sys_rst_n => add_apple[8].ACLR
sys_rst_n => add_apple[9].ACLR
sys_rst_n => add_apple[10].ACLR
sys_rst_n => add_apple_big[0].ACLR
sys_rst_n => add_apple_big[1].ACLR
sys_rst_n => add_apple_big[2].ACLR
sys_rst_n => add_apple_big[3].ACLR
sys_rst_n => add_apple_big[4].ACLR
sys_rst_n => add_apple_big[5].ACLR
sys_rst_n => add_apple_big[6].ACLR
sys_rst_n => add_apple_big[7].ACLR
sys_rst_n => add_apple_big[8].ACLR
sys_rst_n => add_apple_big[9].ACLR
sys_rst_n => add_apple_big[10].ACLR
sys_rst_n => state~4.DATAIN
sys_rst_n => dsign[2]~reg0.ENA
sys_rst_n => dsign[1]~reg0.ENA
sys_rst_n => dsign[0]~reg0.ENA
sys_rst_n => body_x[10][15].ENA
sys_rst_n => body_x[10][14].ENA
sys_rst_n => body_x[10][13].ENA
sys_rst_n => body_x[10][12].ENA
sys_rst_n => body_x[10][11].ENA
sys_rst_n => body_x[10][10].ENA
sys_rst_n => body_x[10][9].ENA
sys_rst_n => body_x[10][8].ENA
sys_rst_n => body_x[10][7].ENA
sys_rst_n => body_x[10][6].ENA
sys_rst_n => body_x[10][5].ENA
sys_rst_n => body_x[10][4].ENA
sys_rst_n => body_x[10][3].ENA
sys_rst_n => body_x[10][2].ENA
sys_rst_n => body_x[10][1].ENA
sys_rst_n => body_x[10][0].ENA
sys_rst_n => body_x[9][15].ENA
sys_rst_n => body_x[9][14].ENA
sys_rst_n => body_x[9][13].ENA
sys_rst_n => body_x[9][12].ENA
sys_rst_n => body_x[9][11].ENA
sys_rst_n => body_x[9][10].ENA
sys_rst_n => body_x[9][9].ENA
sys_rst_n => body_x[9][8].ENA
sys_rst_n => body_x[9][7].ENA
sys_rst_n => body_x[9][6].ENA
sys_rst_n => body_x[9][5].ENA
sys_rst_n => body_x[9][4].ENA
sys_rst_n => body_x[9][3].ENA
sys_rst_n => body_x[9][2].ENA
sys_rst_n => body_x[9][1].ENA
sys_rst_n => body_x[9][0].ENA
sys_rst_n => body_x[8][15].ENA
sys_rst_n => body_x[8][14].ENA
sys_rst_n => body_x[8][13].ENA
sys_rst_n => body_x[8][12].ENA
sys_rst_n => body_x[8][11].ENA
sys_rst_n => body_x[8][10].ENA
sys_rst_n => body_x[8][9].ENA
sys_rst_n => body_x[8][8].ENA
sys_rst_n => body_x[8][7].ENA
sys_rst_n => body_x[8][6].ENA
sys_rst_n => body_x[8][5].ENA
sys_rst_n => body_x[8][4].ENA
sys_rst_n => body_x[8][3].ENA
sys_rst_n => body_x[8][2].ENA
sys_rst_n => body_x[8][1].ENA
sys_rst_n => body_x[8][0].ENA
sys_rst_n => body_x[7][15].ENA
sys_rst_n => body_x[7][14].ENA
sys_rst_n => body_x[7][13].ENA
sys_rst_n => body_x[7][12].ENA
sys_rst_n => body_x[7][11].ENA
sys_rst_n => body_x[7][10].ENA
sys_rst_n => body_x[7][9].ENA
sys_rst_n => body_x[7][8].ENA
sys_rst_n => body_x[7][7].ENA
sys_rst_n => body_x[7][6].ENA
sys_rst_n => body_x[7][5].ENA
sys_rst_n => body_x[7][4].ENA
sys_rst_n => body_x[7][3].ENA
sys_rst_n => body_x[7][2].ENA
sys_rst_n => body_x[7][1].ENA
sys_rst_n => body_x[7][0].ENA
sys_rst_n => body_x[6][15].ENA
sys_rst_n => body_x[6][14].ENA
sys_rst_n => body_x[6][13].ENA
sys_rst_n => body_x[6][12].ENA
sys_rst_n => body_x[6][11].ENA
sys_rst_n => body_x[6][10].ENA
sys_rst_n => body_x[6][9].ENA
sys_rst_n => body_x[6][8].ENA
sys_rst_n => body_x[6][7].ENA
sys_rst_n => body_x[6][6].ENA
sys_rst_n => body_x[6][5].ENA
sys_rst_n => body_x[6][4].ENA
sys_rst_n => body_x[6][3].ENA
sys_rst_n => body_x[6][2].ENA
sys_rst_n => body_x[6][1].ENA
sys_rst_n => body_x[6][0].ENA
sys_rst_n => body_x[5][15].ENA
sys_rst_n => body_x[5][14].ENA
sys_rst_n => body_x[5][13].ENA
sys_rst_n => body_x[5][12].ENA
sys_rst_n => body_x[5][11].ENA
sys_rst_n => body_x[5][10].ENA
sys_rst_n => body_x[5][9].ENA
sys_rst_n => body_x[5][8].ENA
sys_rst_n => body_x[5][7].ENA
sys_rst_n => body_x[5][6].ENA
sys_rst_n => body_x[5][5].ENA
sys_rst_n => body_x[5][4].ENA
sys_rst_n => body_x[5][3].ENA
sys_rst_n => body_x[5][2].ENA
sys_rst_n => body_x[5][1].ENA
sys_rst_n => body_x[5][0].ENA
sys_rst_n => body_y[10][15].ENA
sys_rst_n => body_y[10][14].ENA
sys_rst_n => body_y[10][13].ENA
sys_rst_n => body_y[10][12].ENA
sys_rst_n => body_y[10][11].ENA
sys_rst_n => body_y[10][10].ENA
sys_rst_n => body_y[10][9].ENA
sys_rst_n => body_y[10][8].ENA
sys_rst_n => body_y[10][7].ENA
sys_rst_n => body_y[10][6].ENA
sys_rst_n => body_y[10][5].ENA
sys_rst_n => body_y[10][4].ENA
sys_rst_n => body_y[10][3].ENA
sys_rst_n => body_y[10][2].ENA
sys_rst_n => body_y[10][1].ENA
sys_rst_n => body_y[10][0].ENA
sys_rst_n => body_y[9][15].ENA
sys_rst_n => body_y[9][14].ENA
sys_rst_n => body_y[9][13].ENA
sys_rst_n => body_y[9][12].ENA
sys_rst_n => body_y[9][11].ENA
sys_rst_n => body_y[9][10].ENA
sys_rst_n => body_y[9][9].ENA
sys_rst_n => body_y[9][8].ENA
sys_rst_n => body_y[9][7].ENA
sys_rst_n => body_y[9][6].ENA
sys_rst_n => body_y[9][5].ENA
sys_rst_n => body_y[9][4].ENA
sys_rst_n => body_y[9][3].ENA
sys_rst_n => body_y[9][2].ENA
sys_rst_n => body_y[9][1].ENA
sys_rst_n => body_y[9][0].ENA
sys_rst_n => body_y[8][15].ENA
sys_rst_n => body_y[8][14].ENA
sys_rst_n => body_y[8][13].ENA
sys_rst_n => body_y[8][12].ENA
sys_rst_n => body_y[8][11].ENA
sys_rst_n => body_y[8][10].ENA
sys_rst_n => body_y[8][9].ENA
sys_rst_n => body_y[8][8].ENA
sys_rst_n => body_y[8][7].ENA
sys_rst_n => body_y[8][6].ENA
sys_rst_n => body_y[8][5].ENA
sys_rst_n => body_y[8][4].ENA
sys_rst_n => body_y[8][3].ENA
sys_rst_n => body_y[8][2].ENA
sys_rst_n => body_y[8][1].ENA
sys_rst_n => body_y[8][0].ENA
sys_rst_n => body_y[7][15].ENA
sys_rst_n => body_y[7][14].ENA
sys_rst_n => body_y[7][13].ENA
sys_rst_n => body_y[7][12].ENA
sys_rst_n => body_y[7][11].ENA
sys_rst_n => body_y[7][10].ENA
sys_rst_n => body_y[7][9].ENA
sys_rst_n => body_y[7][8].ENA
sys_rst_n => body_y[7][7].ENA
sys_rst_n => body_y[7][6].ENA
sys_rst_n => body_y[7][5].ENA
sys_rst_n => body_y[7][4].ENA
sys_rst_n => body_y[7][3].ENA
sys_rst_n => body_y[7][2].ENA
sys_rst_n => body_y[7][1].ENA
sys_rst_n => body_y[7][0].ENA
sys_rst_n => body_y[6][15].ENA
sys_rst_n => body_y[6][14].ENA
sys_rst_n => body_y[6][13].ENA
sys_rst_n => body_y[6][12].ENA
sys_rst_n => body_y[6][11].ENA
sys_rst_n => body_y[6][10].ENA
sys_rst_n => body_y[6][9].ENA
sys_rst_n => body_y[6][8].ENA
sys_rst_n => body_y[6][7].ENA
sys_rst_n => body_y[6][6].ENA
sys_rst_n => body_y[6][5].ENA
sys_rst_n => body_y[6][4].ENA
sys_rst_n => body_y[6][3].ENA
sys_rst_n => body_y[6][2].ENA
sys_rst_n => body_y[6][1].ENA
sys_rst_n => body_y[6][0].ENA
sys_rst_n => body_y[5][15].ENA
sys_rst_n => body_y[5][14].ENA
sys_rst_n => body_y[5][13].ENA
sys_rst_n => body_y[5][12].ENA
sys_rst_n => body_y[5][11].ENA
sys_rst_n => body_y[5][10].ENA
sys_rst_n => body_y[5][9].ENA
sys_rst_n => body_y[5][8].ENA
sys_rst_n => body_y[5][7].ENA
sys_rst_n => body_y[5][6].ENA
sys_rst_n => body_y[5][5].ENA
sys_rst_n => body_y[5][4].ENA
sys_rst_n => body_y[5][3].ENA
sys_rst_n => body_y[5][2].ENA
sys_rst_n => body_y[5][1].ENA
sys_rst_n => body_y[5][0].ENA
sys_rst_n => pengzhuang~reg0.ENA
sys_rst_n => pengzhuang2~reg0.ENA
key_up => always3.IN0
key_up => always6.IN0
key_down => always3.IN0
key_down => always6.IN0
key_ok => always0.IN1
key_ok => always0.IN1
key_ok => Selector0.IN3
key_ok => Selector1.IN3
key_ok => state.DATAB
key_ok => Selector0.IN1
pixel_xpos[0] => LessThan0.IN20
pixel_xpos[0] => LessThan1.IN20
pixel_xpos[0] => LessThan4.IN20
pixel_xpos[0] => LessThan5.IN20
pixel_xpos[0] => LessThan8.IN20
pixel_xpos[0] => LessThan9.IN20
pixel_xpos[0] => char_x_SIMPLE[0].DATAB
pixel_xpos[0] => char_x_NORMAL[0].DATAB
pixel_xpos[0] => LessThan14.IN20
pixel_xpos[0] => LessThan15.IN20
pixel_xpos[0] => char_x_DIFFICULT[0].DATAB
pixel_xpos[0] => LessThan17.IN20
pixel_xpos[0] => LessThan18.IN20
pixel_xpos[0] => LessThan19.IN20
pixel_xpos[0] => LessThan20.IN20
pixel_xpos[0] => LessThan21.IN20
pixel_xpos[0] => LessThan22.IN20
pixel_xpos[0] => LessThan23.IN20
pixel_xpos[0] => LessThan24.IN20
pixel_xpos[0] => LessThan25.IN20
pixel_xpos[0] => char_x[0].DATAB
pixel_xpos[0] => char_x_AGAIN[0].DATAB
pixel_xpos[0] => char_x_MAIN[0].DATAB
pixel_xpos[0] => LessThan43.IN64
pixel_xpos[0] => LessThan44.IN31
pixel_xpos[0] => LessThan47.IN64
pixel_xpos[0] => LessThan48.IN43
pixel_xpos[0] => LessThan51.IN64
pixel_xpos[0] => LessThan52.IN43
pixel_xpos[0] => LessThan55.IN64
pixel_xpos[0] => LessThan56.IN43
pixel_xpos[0] => LessThan59.IN64
pixel_xpos[0] => LessThan60.IN43
pixel_xpos[0] => LessThan64.IN64
pixel_xpos[0] => LessThan65.IN43
pixel_xpos[0] => LessThan68.IN64
pixel_xpos[0] => LessThan69.IN43
pixel_xpos[0] => LessThan72.IN64
pixel_xpos[0] => LessThan73.IN43
pixel_xpos[0] => LessThan76.IN64
pixel_xpos[0] => LessThan77.IN43
pixel_xpos[0] => LessThan80.IN64
pixel_xpos[0] => LessThan81.IN43
pixel_xpos[0] => LessThan84.IN64
pixel_xpos[0] => LessThan85.IN43
pixel_xpos[0] => LessThan88.IN64
pixel_xpos[0] => LessThan89.IN43
pixel_xpos[0] => LessThan92.IN20
pixel_xpos[0] => LessThan93.IN20
pixel_xpos[0] => LessThan96.IN62
pixel_xpos[0] => LessThan97.IN32
pixel_xpos[0] => LessThan100.IN64
pixel_xpos[0] => LessThan101.IN31
pixel_xpos[0] => LessThan104.IN64
pixel_xpos[0] => LessThan106.IN62
pixel_xpos[0] => Mux0.IN60
pixel_xpos[0] => Mux1.IN60
pixel_xpos[0] => Mux2.IN60
pixel_xpos[0] => Mux3.IN60
pixel_xpos[0] => Mux4.IN60
pixel_xpos[0] => Mux5.IN60
pixel_xpos[0] => Mux6.IN60
pixel_xpos[0] => Mux7.IN60
pixel_xpos[0] => Mux8.IN60
pixel_xpos[0] => Mux9.IN60
pixel_xpos[0] => Mux10.IN60
pixel_xpos[0] => Mux11.IN60
pixel_xpos[0] => Mux12.IN60
pixel_xpos[0] => Mux13.IN60
pixel_xpos[0] => Mux14.IN60
pixel_xpos[0] => Mux15.IN60
pixel_xpos[0] => Mux16.IN60
pixel_xpos[0] => Mux17.IN60
pixel_xpos[0] => Mux18.IN60
pixel_xpos[0] => Mux19.IN60
pixel_xpos[0] => Mux20.IN60
pixel_xpos[0] => Mux21.IN60
pixel_xpos[0] => Mux22.IN60
pixel_xpos[0] => Mux23.IN60
pixel_xpos[0] => Mux24.IN60
pixel_xpos[0] => Mux25.IN60
pixel_xpos[0] => Mux26.IN60
pixel_xpos[0] => Mux27.IN60
pixel_xpos[0] => Mux28.IN60
pixel_xpos[0] => Mux29.IN60
pixel_xpos[0] => Mux30.IN60
pixel_xpos[0] => Mux31.IN60
pixel_xpos[0] => Mux32.IN60
pixel_xpos[0] => Mux33.IN60
pixel_xpos[0] => Mux34.IN60
pixel_xpos[0] => Mux35.IN60
pixel_xpos[0] => Mux36.IN60
pixel_xpos[0] => Mux37.IN60
pixel_xpos[0] => Mux38.IN60
pixel_xpos[0] => Mux39.IN60
pixel_xpos[0] => Mux40.IN60
pixel_xpos[0] => Mux41.IN60
pixel_xpos[0] => Mux42.IN60
pixel_xpos[0] => Mux43.IN60
pixel_xpos[0] => Mux44.IN60
pixel_xpos[0] => Mux45.IN60
pixel_xpos[0] => Mux46.IN60
pixel_xpos[0] => Mux47.IN60
pixel_xpos[0] => Mux48.IN60
pixel_xpos[0] => Mux49.IN60
pixel_xpos[0] => Mux50.IN60
pixel_xpos[0] => Mux51.IN60
pixel_xpos[0] => Mux52.IN60
pixel_xpos[0] => Mux53.IN60
pixel_xpos[0] => Mux54.IN60
pixel_xpos[0] => Mux55.IN60
pixel_xpos[0] => Mux56.IN60
pixel_xpos[0] => Mux57.IN60
pixel_xpos[0] => Mux58.IN60
pixel_xpos[0] => Mux59.IN60
pixel_xpos[0] => Mux60.IN60
pixel_xpos[0] => Mux61.IN60
pixel_xpos[0] => Mux62.IN60
pixel_xpos[0] => Mux63.IN60
pixel_xpos[1] => LessThan0.IN19
pixel_xpos[1] => LessThan1.IN19
pixel_xpos[1] => LessThan4.IN19
pixel_xpos[1] => LessThan5.IN19
pixel_xpos[1] => LessThan8.IN19
pixel_xpos[1] => LessThan9.IN19
pixel_xpos[1] => char_x_SIMPLE[1].DATAB
pixel_xpos[1] => char_x_NORMAL[1].DATAB
pixel_xpos[1] => LessThan14.IN19
pixel_xpos[1] => LessThan15.IN19
pixel_xpos[1] => char_x_DIFFICULT[1].DATAB
pixel_xpos[1] => LessThan17.IN19
pixel_xpos[1] => LessThan18.IN19
pixel_xpos[1] => LessThan19.IN19
pixel_xpos[1] => LessThan20.IN19
pixel_xpos[1] => LessThan21.IN19
pixel_xpos[1] => LessThan22.IN19
pixel_xpos[1] => LessThan23.IN19
pixel_xpos[1] => LessThan24.IN19
pixel_xpos[1] => LessThan25.IN19
pixel_xpos[1] => char_x[1].DATAB
pixel_xpos[1] => char_x_AGAIN[1].DATAB
pixel_xpos[1] => char_x_MAIN[1].DATAB
pixel_xpos[1] => LessThan43.IN63
pixel_xpos[1] => LessThan44.IN30
pixel_xpos[1] => LessThan47.IN63
pixel_xpos[1] => LessThan48.IN42
pixel_xpos[1] => LessThan51.IN63
pixel_xpos[1] => LessThan52.IN42
pixel_xpos[1] => LessThan55.IN63
pixel_xpos[1] => LessThan56.IN42
pixel_xpos[1] => LessThan59.IN63
pixel_xpos[1] => LessThan60.IN42
pixel_xpos[1] => LessThan64.IN63
pixel_xpos[1] => LessThan65.IN42
pixel_xpos[1] => LessThan68.IN63
pixel_xpos[1] => LessThan69.IN42
pixel_xpos[1] => LessThan72.IN63
pixel_xpos[1] => LessThan73.IN42
pixel_xpos[1] => LessThan76.IN63
pixel_xpos[1] => LessThan77.IN42
pixel_xpos[1] => LessThan80.IN63
pixel_xpos[1] => LessThan81.IN42
pixel_xpos[1] => LessThan84.IN63
pixel_xpos[1] => LessThan85.IN42
pixel_xpos[1] => LessThan88.IN63
pixel_xpos[1] => LessThan89.IN42
pixel_xpos[1] => LessThan92.IN19
pixel_xpos[1] => LessThan93.IN19
pixel_xpos[1] => LessThan96.IN61
pixel_xpos[1] => LessThan97.IN31
pixel_xpos[1] => LessThan100.IN63
pixel_xpos[1] => LessThan101.IN30
pixel_xpos[1] => LessThan104.IN63
pixel_xpos[1] => LessThan106.IN61
pixel_xpos[1] => Mux0.IN59
pixel_xpos[1] => Mux1.IN59
pixel_xpos[1] => Mux2.IN59
pixel_xpos[1] => Mux3.IN59
pixel_xpos[1] => Mux4.IN59
pixel_xpos[1] => Mux5.IN59
pixel_xpos[1] => Mux6.IN59
pixel_xpos[1] => Mux7.IN59
pixel_xpos[1] => Mux8.IN59
pixel_xpos[1] => Mux9.IN59
pixel_xpos[1] => Mux10.IN59
pixel_xpos[1] => Mux11.IN59
pixel_xpos[1] => Mux12.IN59
pixel_xpos[1] => Mux13.IN59
pixel_xpos[1] => Mux14.IN59
pixel_xpos[1] => Mux15.IN59
pixel_xpos[1] => Mux16.IN59
pixel_xpos[1] => Mux17.IN59
pixel_xpos[1] => Mux18.IN59
pixel_xpos[1] => Mux19.IN59
pixel_xpos[1] => Mux20.IN59
pixel_xpos[1] => Mux21.IN59
pixel_xpos[1] => Mux22.IN59
pixel_xpos[1] => Mux23.IN59
pixel_xpos[1] => Mux24.IN59
pixel_xpos[1] => Mux25.IN59
pixel_xpos[1] => Mux26.IN59
pixel_xpos[1] => Mux27.IN59
pixel_xpos[1] => Mux28.IN59
pixel_xpos[1] => Mux29.IN59
pixel_xpos[1] => Mux30.IN59
pixel_xpos[1] => Mux31.IN59
pixel_xpos[1] => Mux32.IN59
pixel_xpos[1] => Mux33.IN59
pixel_xpos[1] => Mux34.IN59
pixel_xpos[1] => Mux35.IN59
pixel_xpos[1] => Mux36.IN59
pixel_xpos[1] => Mux37.IN59
pixel_xpos[1] => Mux38.IN59
pixel_xpos[1] => Mux39.IN59
pixel_xpos[1] => Mux40.IN59
pixel_xpos[1] => Mux41.IN59
pixel_xpos[1] => Mux42.IN59
pixel_xpos[1] => Mux43.IN59
pixel_xpos[1] => Mux44.IN59
pixel_xpos[1] => Mux45.IN59
pixel_xpos[1] => Mux46.IN59
pixel_xpos[1] => Mux47.IN59
pixel_xpos[1] => Mux48.IN59
pixel_xpos[1] => Mux49.IN59
pixel_xpos[1] => Mux50.IN59
pixel_xpos[1] => Mux51.IN59
pixel_xpos[1] => Mux52.IN59
pixel_xpos[1] => Mux53.IN59
pixel_xpos[1] => Mux54.IN59
pixel_xpos[1] => Mux55.IN59
pixel_xpos[1] => Mux56.IN59
pixel_xpos[1] => Mux57.IN59
pixel_xpos[1] => Mux58.IN59
pixel_xpos[1] => Mux59.IN59
pixel_xpos[1] => Mux60.IN59
pixel_xpos[1] => Mux61.IN59
pixel_xpos[1] => Mux62.IN59
pixel_xpos[1] => Mux63.IN59
pixel_xpos[2] => LessThan0.IN18
pixel_xpos[2] => LessThan1.IN18
pixel_xpos[2] => LessThan4.IN18
pixel_xpos[2] => LessThan5.IN18
pixel_xpos[2] => LessThan8.IN18
pixel_xpos[2] => LessThan9.IN18
pixel_xpos[2] => char_x_SIMPLE[2].DATAB
pixel_xpos[2] => char_x_NORMAL[2].DATAB
pixel_xpos[2] => LessThan14.IN18
pixel_xpos[2] => LessThan15.IN18
pixel_xpos[2] => char_x_DIFFICULT[2].DATAB
pixel_xpos[2] => LessThan17.IN18
pixel_xpos[2] => LessThan18.IN18
pixel_xpos[2] => LessThan19.IN18
pixel_xpos[2] => LessThan20.IN18
pixel_xpos[2] => LessThan21.IN18
pixel_xpos[2] => LessThan22.IN18
pixel_xpos[2] => LessThan23.IN18
pixel_xpos[2] => LessThan24.IN18
pixel_xpos[2] => LessThan25.IN18
pixel_xpos[2] => char_x[2].DATAB
pixel_xpos[2] => char_x_AGAIN[2].DATAB
pixel_xpos[2] => char_x_MAIN[2].DATAB
pixel_xpos[2] => LessThan43.IN62
pixel_xpos[2] => LessThan44.IN29
pixel_xpos[2] => LessThan47.IN62
pixel_xpos[2] => LessThan48.IN41
pixel_xpos[2] => LessThan51.IN62
pixel_xpos[2] => LessThan52.IN41
pixel_xpos[2] => LessThan55.IN62
pixel_xpos[2] => LessThan56.IN41
pixel_xpos[2] => LessThan59.IN62
pixel_xpos[2] => LessThan60.IN41
pixel_xpos[2] => LessThan64.IN62
pixel_xpos[2] => LessThan65.IN41
pixel_xpos[2] => LessThan68.IN62
pixel_xpos[2] => LessThan69.IN41
pixel_xpos[2] => LessThan72.IN62
pixel_xpos[2] => LessThan73.IN41
pixel_xpos[2] => LessThan76.IN62
pixel_xpos[2] => LessThan77.IN41
pixel_xpos[2] => LessThan80.IN62
pixel_xpos[2] => LessThan81.IN41
pixel_xpos[2] => LessThan84.IN62
pixel_xpos[2] => LessThan85.IN41
pixel_xpos[2] => LessThan88.IN62
pixel_xpos[2] => LessThan89.IN41
pixel_xpos[2] => LessThan92.IN18
pixel_xpos[2] => LessThan93.IN18
pixel_xpos[2] => LessThan96.IN60
pixel_xpos[2] => LessThan97.IN30
pixel_xpos[2] => LessThan100.IN62
pixel_xpos[2] => LessThan101.IN29
pixel_xpos[2] => LessThan104.IN62
pixel_xpos[2] => LessThan106.IN60
pixel_xpos[2] => Mux0.IN58
pixel_xpos[2] => Mux1.IN58
pixel_xpos[2] => Mux2.IN58
pixel_xpos[2] => Mux3.IN58
pixel_xpos[2] => Mux4.IN58
pixel_xpos[2] => Mux5.IN58
pixel_xpos[2] => Mux6.IN58
pixel_xpos[2] => Mux7.IN58
pixel_xpos[2] => Mux8.IN58
pixel_xpos[2] => Mux9.IN58
pixel_xpos[2] => Mux10.IN58
pixel_xpos[2] => Mux11.IN58
pixel_xpos[2] => Mux12.IN58
pixel_xpos[2] => Mux13.IN58
pixel_xpos[2] => Mux14.IN58
pixel_xpos[2] => Mux15.IN58
pixel_xpos[2] => Mux16.IN58
pixel_xpos[2] => Mux17.IN58
pixel_xpos[2] => Mux18.IN58
pixel_xpos[2] => Mux19.IN58
pixel_xpos[2] => Mux20.IN58
pixel_xpos[2] => Mux21.IN58
pixel_xpos[2] => Mux22.IN58
pixel_xpos[2] => Mux23.IN58
pixel_xpos[2] => Mux24.IN58
pixel_xpos[2] => Mux25.IN58
pixel_xpos[2] => Mux26.IN58
pixel_xpos[2] => Mux27.IN58
pixel_xpos[2] => Mux28.IN58
pixel_xpos[2] => Mux29.IN58
pixel_xpos[2] => Mux30.IN58
pixel_xpos[2] => Mux31.IN58
pixel_xpos[2] => Mux32.IN58
pixel_xpos[2] => Mux33.IN58
pixel_xpos[2] => Mux34.IN58
pixel_xpos[2] => Mux35.IN58
pixel_xpos[2] => Mux36.IN58
pixel_xpos[2] => Mux37.IN58
pixel_xpos[2] => Mux38.IN58
pixel_xpos[2] => Mux39.IN58
pixel_xpos[2] => Mux40.IN58
pixel_xpos[2] => Mux41.IN58
pixel_xpos[2] => Mux42.IN58
pixel_xpos[2] => Mux43.IN58
pixel_xpos[2] => Mux44.IN58
pixel_xpos[2] => Mux45.IN58
pixel_xpos[2] => Mux46.IN58
pixel_xpos[2] => Mux47.IN58
pixel_xpos[2] => Mux48.IN58
pixel_xpos[2] => Mux49.IN58
pixel_xpos[2] => Mux50.IN58
pixel_xpos[2] => Mux51.IN58
pixel_xpos[2] => Mux52.IN58
pixel_xpos[2] => Mux53.IN58
pixel_xpos[2] => Mux54.IN58
pixel_xpos[2] => Mux55.IN58
pixel_xpos[2] => Mux56.IN58
pixel_xpos[2] => Mux57.IN58
pixel_xpos[2] => Mux58.IN58
pixel_xpos[2] => Mux59.IN58
pixel_xpos[2] => Mux60.IN58
pixel_xpos[2] => Mux61.IN58
pixel_xpos[2] => Mux62.IN58
pixel_xpos[2] => Mux63.IN58
pixel_xpos[3] => LessThan0.IN17
pixel_xpos[3] => LessThan1.IN17
pixel_xpos[3] => LessThan4.IN17
pixel_xpos[3] => LessThan5.IN17
pixel_xpos[3] => LessThan8.IN17
pixel_xpos[3] => LessThan9.IN17
pixel_xpos[3] => Add9.IN14
pixel_xpos[3] => LessThan14.IN17
pixel_xpos[3] => LessThan15.IN17
pixel_xpos[3] => LessThan17.IN17
pixel_xpos[3] => LessThan18.IN17
pixel_xpos[3] => LessThan19.IN17
pixel_xpos[3] => LessThan20.IN17
pixel_xpos[3] => LessThan21.IN17
pixel_xpos[3] => LessThan22.IN17
pixel_xpos[3] => LessThan23.IN17
pixel_xpos[3] => LessThan24.IN17
pixel_xpos[3] => LessThan25.IN17
pixel_xpos[3] => LessThan43.IN61
pixel_xpos[3] => LessThan44.IN28
pixel_xpos[3] => LessThan47.IN61
pixel_xpos[3] => LessThan48.IN40
pixel_xpos[3] => LessThan51.IN61
pixel_xpos[3] => LessThan52.IN40
pixel_xpos[3] => LessThan55.IN61
pixel_xpos[3] => LessThan56.IN40
pixel_xpos[3] => LessThan59.IN61
pixel_xpos[3] => LessThan60.IN40
pixel_xpos[3] => LessThan64.IN61
pixel_xpos[3] => LessThan65.IN40
pixel_xpos[3] => LessThan68.IN61
pixel_xpos[3] => LessThan69.IN40
pixel_xpos[3] => LessThan72.IN61
pixel_xpos[3] => LessThan73.IN40
pixel_xpos[3] => LessThan76.IN61
pixel_xpos[3] => LessThan77.IN40
pixel_xpos[3] => LessThan80.IN61
pixel_xpos[3] => LessThan81.IN40
pixel_xpos[3] => LessThan84.IN61
pixel_xpos[3] => LessThan85.IN40
pixel_xpos[3] => LessThan88.IN61
pixel_xpos[3] => LessThan89.IN40
pixel_xpos[3] => LessThan92.IN17
pixel_xpos[3] => LessThan93.IN17
pixel_xpos[3] => LessThan96.IN59
pixel_xpos[3] => LessThan97.IN29
pixel_xpos[3] => LessThan100.IN61
pixel_xpos[3] => LessThan101.IN28
pixel_xpos[3] => LessThan104.IN61
pixel_xpos[3] => LessThan106.IN59
pixel_xpos[3] => Mux0.IN57
pixel_xpos[3] => Mux1.IN57
pixel_xpos[3] => Mux2.IN57
pixel_xpos[3] => Mux3.IN57
pixel_xpos[3] => Mux4.IN57
pixel_xpos[3] => Mux5.IN57
pixel_xpos[3] => Mux6.IN57
pixel_xpos[3] => Mux7.IN57
pixel_xpos[3] => Mux8.IN57
pixel_xpos[3] => Mux9.IN57
pixel_xpos[3] => Mux10.IN57
pixel_xpos[3] => Mux11.IN57
pixel_xpos[3] => Mux12.IN57
pixel_xpos[3] => Mux13.IN57
pixel_xpos[3] => Mux14.IN57
pixel_xpos[3] => Mux15.IN57
pixel_xpos[3] => Mux16.IN57
pixel_xpos[3] => Mux17.IN57
pixel_xpos[3] => Mux18.IN57
pixel_xpos[3] => Mux19.IN57
pixel_xpos[3] => Mux20.IN57
pixel_xpos[3] => Mux21.IN57
pixel_xpos[3] => Mux22.IN57
pixel_xpos[3] => Mux23.IN57
pixel_xpos[3] => Mux24.IN57
pixel_xpos[3] => Mux25.IN57
pixel_xpos[3] => Mux26.IN57
pixel_xpos[3] => Mux27.IN57
pixel_xpos[3] => Mux28.IN57
pixel_xpos[3] => Mux29.IN57
pixel_xpos[3] => Mux30.IN57
pixel_xpos[3] => Mux31.IN57
pixel_xpos[3] => Mux32.IN57
pixel_xpos[3] => Mux33.IN57
pixel_xpos[3] => Mux34.IN57
pixel_xpos[3] => Mux35.IN57
pixel_xpos[3] => Mux36.IN57
pixel_xpos[3] => Mux37.IN57
pixel_xpos[3] => Mux38.IN57
pixel_xpos[3] => Mux39.IN57
pixel_xpos[3] => Mux40.IN57
pixel_xpos[3] => Mux41.IN57
pixel_xpos[3] => Mux42.IN57
pixel_xpos[3] => Mux43.IN57
pixel_xpos[3] => Mux44.IN57
pixel_xpos[3] => Mux45.IN57
pixel_xpos[3] => Mux46.IN57
pixel_xpos[3] => Mux47.IN57
pixel_xpos[3] => Mux48.IN57
pixel_xpos[3] => Mux49.IN57
pixel_xpos[3] => Mux50.IN57
pixel_xpos[3] => Mux51.IN57
pixel_xpos[3] => Mux52.IN57
pixel_xpos[3] => Mux53.IN57
pixel_xpos[3] => Mux54.IN57
pixel_xpos[3] => Mux55.IN57
pixel_xpos[3] => Mux56.IN57
pixel_xpos[3] => Mux57.IN57
pixel_xpos[3] => Mux58.IN57
pixel_xpos[3] => Mux59.IN57
pixel_xpos[3] => Mux60.IN57
pixel_xpos[3] => Mux61.IN57
pixel_xpos[3] => Mux62.IN57
pixel_xpos[3] => Mux63.IN57
pixel_xpos[4] => LessThan0.IN16
pixel_xpos[4] => LessThan1.IN16
pixel_xpos[4] => LessThan4.IN16
pixel_xpos[4] => LessThan5.IN16
pixel_xpos[4] => Add1.IN12
pixel_xpos[4] => LessThan8.IN16
pixel_xpos[4] => LessThan9.IN16
pixel_xpos[4] => Add9.IN13
pixel_xpos[4] => LessThan14.IN16
pixel_xpos[4] => LessThan15.IN16
pixel_xpos[4] => LessThan17.IN16
pixel_xpos[4] => LessThan18.IN16
pixel_xpos[4] => LessThan19.IN16
pixel_xpos[4] => LessThan20.IN16
pixel_xpos[4] => LessThan21.IN16
pixel_xpos[4] => LessThan22.IN16
pixel_xpos[4] => LessThan23.IN16
pixel_xpos[4] => LessThan24.IN16
pixel_xpos[4] => LessThan25.IN16
pixel_xpos[4] => LessThan43.IN60
pixel_xpos[4] => LessThan44.IN27
pixel_xpos[4] => LessThan47.IN60
pixel_xpos[4] => LessThan48.IN39
pixel_xpos[4] => LessThan51.IN60
pixel_xpos[4] => LessThan52.IN39
pixel_xpos[4] => LessThan55.IN60
pixel_xpos[4] => LessThan56.IN39
pixel_xpos[4] => LessThan59.IN60
pixel_xpos[4] => LessThan60.IN39
pixel_xpos[4] => LessThan64.IN60
pixel_xpos[4] => LessThan65.IN39
pixel_xpos[4] => LessThan68.IN60
pixel_xpos[4] => LessThan69.IN39
pixel_xpos[4] => LessThan72.IN60
pixel_xpos[4] => LessThan73.IN39
pixel_xpos[4] => LessThan76.IN60
pixel_xpos[4] => LessThan77.IN39
pixel_xpos[4] => LessThan80.IN60
pixel_xpos[4] => LessThan81.IN39
pixel_xpos[4] => LessThan84.IN60
pixel_xpos[4] => LessThan85.IN39
pixel_xpos[4] => LessThan88.IN60
pixel_xpos[4] => LessThan89.IN39
pixel_xpos[4] => LessThan92.IN16
pixel_xpos[4] => LessThan93.IN16
pixel_xpos[4] => LessThan96.IN58
pixel_xpos[4] => LessThan97.IN28
pixel_xpos[4] => LessThan100.IN60
pixel_xpos[4] => LessThan101.IN27
pixel_xpos[4] => LessThan104.IN60
pixel_xpos[4] => LessThan106.IN58
pixel_xpos[5] => LessThan0.IN15
pixel_xpos[5] => LessThan1.IN15
pixel_xpos[5] => LessThan4.IN15
pixel_xpos[5] => LessThan5.IN15
pixel_xpos[5] => Add1.IN11
pixel_xpos[5] => LessThan8.IN15
pixel_xpos[5] => LessThan9.IN15
pixel_xpos[5] => Add9.IN12
pixel_xpos[5] => LessThan14.IN15
pixel_xpos[5] => LessThan15.IN15
pixel_xpos[5] => LessThan17.IN15
pixel_xpos[5] => LessThan18.IN15
pixel_xpos[5] => LessThan19.IN15
pixel_xpos[5] => LessThan20.IN15
pixel_xpos[5] => LessThan21.IN15
pixel_xpos[5] => LessThan22.IN15
pixel_xpos[5] => LessThan23.IN15
pixel_xpos[5] => LessThan24.IN15
pixel_xpos[5] => LessThan25.IN15
pixel_xpos[5] => LessThan43.IN59
pixel_xpos[5] => LessThan44.IN26
pixel_xpos[5] => LessThan47.IN59
pixel_xpos[5] => LessThan48.IN38
pixel_xpos[5] => LessThan51.IN59
pixel_xpos[5] => LessThan52.IN38
pixel_xpos[5] => LessThan55.IN59
pixel_xpos[5] => LessThan56.IN38
pixel_xpos[5] => LessThan59.IN59
pixel_xpos[5] => LessThan60.IN38
pixel_xpos[5] => LessThan64.IN59
pixel_xpos[5] => LessThan65.IN38
pixel_xpos[5] => LessThan68.IN59
pixel_xpos[5] => LessThan69.IN38
pixel_xpos[5] => LessThan72.IN59
pixel_xpos[5] => LessThan73.IN38
pixel_xpos[5] => LessThan76.IN59
pixel_xpos[5] => LessThan77.IN38
pixel_xpos[5] => LessThan80.IN59
pixel_xpos[5] => LessThan81.IN38
pixel_xpos[5] => LessThan84.IN59
pixel_xpos[5] => LessThan85.IN38
pixel_xpos[5] => LessThan88.IN59
pixel_xpos[5] => LessThan89.IN38
pixel_xpos[5] => LessThan92.IN15
pixel_xpos[5] => LessThan93.IN15
pixel_xpos[5] => LessThan96.IN57
pixel_xpos[5] => LessThan97.IN27
pixel_xpos[5] => LessThan100.IN59
pixel_xpos[5] => LessThan101.IN26
pixel_xpos[5] => LessThan104.IN59
pixel_xpos[5] => LessThan106.IN57
pixel_xpos[6] => LessThan0.IN14
pixel_xpos[6] => LessThan1.IN14
pixel_xpos[6] => LessThan4.IN14
pixel_xpos[6] => LessThan5.IN14
pixel_xpos[6] => Add1.IN10
pixel_xpos[6] => LessThan8.IN14
pixel_xpos[6] => LessThan9.IN14
pixel_xpos[6] => Add9.IN11
pixel_xpos[6] => LessThan14.IN14
pixel_xpos[6] => LessThan15.IN14
pixel_xpos[6] => LessThan17.IN14
pixel_xpos[6] => LessThan18.IN14
pixel_xpos[6] => LessThan19.IN14
pixel_xpos[6] => LessThan20.IN14
pixel_xpos[6] => LessThan21.IN14
pixel_xpos[6] => LessThan22.IN14
pixel_xpos[6] => LessThan23.IN14
pixel_xpos[6] => LessThan24.IN14
pixel_xpos[6] => LessThan25.IN14
pixel_xpos[6] => LessThan43.IN58
pixel_xpos[6] => LessThan44.IN25
pixel_xpos[6] => LessThan47.IN58
pixel_xpos[6] => LessThan48.IN37
pixel_xpos[6] => LessThan51.IN58
pixel_xpos[6] => LessThan52.IN37
pixel_xpos[6] => LessThan55.IN58
pixel_xpos[6] => LessThan56.IN37
pixel_xpos[6] => LessThan59.IN58
pixel_xpos[6] => LessThan60.IN37
pixel_xpos[6] => LessThan64.IN58
pixel_xpos[6] => LessThan65.IN37
pixel_xpos[6] => LessThan68.IN58
pixel_xpos[6] => LessThan69.IN37
pixel_xpos[6] => LessThan72.IN58
pixel_xpos[6] => LessThan73.IN37
pixel_xpos[6] => LessThan76.IN58
pixel_xpos[6] => LessThan77.IN37
pixel_xpos[6] => LessThan80.IN58
pixel_xpos[6] => LessThan81.IN37
pixel_xpos[6] => LessThan84.IN58
pixel_xpos[6] => LessThan85.IN37
pixel_xpos[6] => LessThan88.IN58
pixel_xpos[6] => LessThan89.IN37
pixel_xpos[6] => LessThan92.IN14
pixel_xpos[6] => LessThan93.IN14
pixel_xpos[6] => LessThan96.IN56
pixel_xpos[6] => LessThan97.IN26
pixel_xpos[6] => LessThan100.IN58
pixel_xpos[6] => LessThan101.IN25
pixel_xpos[6] => LessThan104.IN58
pixel_xpos[6] => LessThan106.IN56
pixel_xpos[7] => LessThan0.IN13
pixel_xpos[7] => LessThan1.IN13
pixel_xpos[7] => LessThan4.IN13
pixel_xpos[7] => LessThan5.IN13
pixel_xpos[7] => Add1.IN9
pixel_xpos[7] => LessThan8.IN13
pixel_xpos[7] => LessThan9.IN13
pixel_xpos[7] => Add9.IN10
pixel_xpos[7] => LessThan14.IN13
pixel_xpos[7] => LessThan15.IN13
pixel_xpos[7] => LessThan17.IN13
pixel_xpos[7] => LessThan18.IN13
pixel_xpos[7] => LessThan19.IN13
pixel_xpos[7] => LessThan20.IN13
pixel_xpos[7] => LessThan21.IN13
pixel_xpos[7] => LessThan22.IN13
pixel_xpos[7] => LessThan23.IN13
pixel_xpos[7] => LessThan24.IN13
pixel_xpos[7] => LessThan25.IN13
pixel_xpos[7] => LessThan43.IN57
pixel_xpos[7] => LessThan44.IN24
pixel_xpos[7] => LessThan47.IN57
pixel_xpos[7] => LessThan48.IN36
pixel_xpos[7] => LessThan51.IN57
pixel_xpos[7] => LessThan52.IN36
pixel_xpos[7] => LessThan55.IN57
pixel_xpos[7] => LessThan56.IN36
pixel_xpos[7] => LessThan59.IN57
pixel_xpos[7] => LessThan60.IN36
pixel_xpos[7] => LessThan64.IN57
pixel_xpos[7] => LessThan65.IN36
pixel_xpos[7] => LessThan68.IN57
pixel_xpos[7] => LessThan69.IN36
pixel_xpos[7] => LessThan72.IN57
pixel_xpos[7] => LessThan73.IN36
pixel_xpos[7] => LessThan76.IN57
pixel_xpos[7] => LessThan77.IN36
pixel_xpos[7] => LessThan80.IN57
pixel_xpos[7] => LessThan81.IN36
pixel_xpos[7] => LessThan84.IN57
pixel_xpos[7] => LessThan85.IN36
pixel_xpos[7] => LessThan88.IN57
pixel_xpos[7] => LessThan89.IN36
pixel_xpos[7] => LessThan92.IN13
pixel_xpos[7] => LessThan93.IN13
pixel_xpos[7] => LessThan96.IN55
pixel_xpos[7] => LessThan97.IN25
pixel_xpos[7] => LessThan100.IN57
pixel_xpos[7] => LessThan101.IN24
pixel_xpos[7] => LessThan104.IN57
pixel_xpos[7] => LessThan106.IN55
pixel_xpos[8] => LessThan0.IN12
pixel_xpos[8] => LessThan1.IN12
pixel_xpos[8] => LessThan4.IN12
pixel_xpos[8] => LessThan5.IN12
pixel_xpos[8] => Add1.IN8
pixel_xpos[8] => LessThan8.IN12
pixel_xpos[8] => LessThan9.IN12
pixel_xpos[8] => Add9.IN9
pixel_xpos[8] => LessThan14.IN12
pixel_xpos[8] => LessThan15.IN12
pixel_xpos[8] => LessThan17.IN12
pixel_xpos[8] => LessThan18.IN12
pixel_xpos[8] => LessThan19.IN12
pixel_xpos[8] => LessThan20.IN12
pixel_xpos[8] => LessThan21.IN12
pixel_xpos[8] => LessThan22.IN12
pixel_xpos[8] => LessThan23.IN12
pixel_xpos[8] => LessThan24.IN12
pixel_xpos[8] => LessThan25.IN12
pixel_xpos[8] => LessThan43.IN56
pixel_xpos[8] => LessThan44.IN23
pixel_xpos[8] => LessThan47.IN56
pixel_xpos[8] => LessThan48.IN35
pixel_xpos[8] => LessThan51.IN56
pixel_xpos[8] => LessThan52.IN35
pixel_xpos[8] => LessThan55.IN56
pixel_xpos[8] => LessThan56.IN35
pixel_xpos[8] => LessThan59.IN56
pixel_xpos[8] => LessThan60.IN35
pixel_xpos[8] => LessThan64.IN56
pixel_xpos[8] => LessThan65.IN35
pixel_xpos[8] => LessThan68.IN56
pixel_xpos[8] => LessThan69.IN35
pixel_xpos[8] => LessThan72.IN56
pixel_xpos[8] => LessThan73.IN35
pixel_xpos[8] => LessThan76.IN56
pixel_xpos[8] => LessThan77.IN35
pixel_xpos[8] => LessThan80.IN56
pixel_xpos[8] => LessThan81.IN35
pixel_xpos[8] => LessThan84.IN56
pixel_xpos[8] => LessThan85.IN35
pixel_xpos[8] => LessThan88.IN56
pixel_xpos[8] => LessThan89.IN35
pixel_xpos[8] => LessThan92.IN12
pixel_xpos[8] => LessThan93.IN12
pixel_xpos[8] => LessThan96.IN54
pixel_xpos[8] => LessThan97.IN24
pixel_xpos[8] => LessThan100.IN56
pixel_xpos[8] => LessThan101.IN23
pixel_xpos[8] => LessThan104.IN56
pixel_xpos[8] => LessThan106.IN54
pixel_xpos[9] => LessThan0.IN11
pixel_xpos[9] => LessThan1.IN11
pixel_xpos[9] => LessThan4.IN11
pixel_xpos[9] => LessThan5.IN11
pixel_xpos[9] => Add1.IN7
pixel_xpos[9] => LessThan8.IN11
pixel_xpos[9] => LessThan9.IN11
pixel_xpos[9] => Add9.IN8
pixel_xpos[9] => LessThan14.IN11
pixel_xpos[9] => LessThan15.IN11
pixel_xpos[9] => LessThan17.IN11
pixel_xpos[9] => LessThan18.IN11
pixel_xpos[9] => LessThan19.IN11
pixel_xpos[9] => LessThan20.IN11
pixel_xpos[9] => LessThan21.IN11
pixel_xpos[9] => LessThan22.IN11
pixel_xpos[9] => LessThan23.IN11
pixel_xpos[9] => LessThan24.IN11
pixel_xpos[9] => LessThan25.IN11
pixel_xpos[9] => LessThan43.IN55
pixel_xpos[9] => LessThan44.IN22
pixel_xpos[9] => LessThan47.IN55
pixel_xpos[9] => LessThan48.IN34
pixel_xpos[9] => LessThan51.IN55
pixel_xpos[9] => LessThan52.IN34
pixel_xpos[9] => LessThan55.IN55
pixel_xpos[9] => LessThan56.IN34
pixel_xpos[9] => LessThan59.IN55
pixel_xpos[9] => LessThan60.IN34
pixel_xpos[9] => LessThan64.IN55
pixel_xpos[9] => LessThan65.IN34
pixel_xpos[9] => LessThan68.IN55
pixel_xpos[9] => LessThan69.IN34
pixel_xpos[9] => LessThan72.IN55
pixel_xpos[9] => LessThan73.IN34
pixel_xpos[9] => LessThan76.IN55
pixel_xpos[9] => LessThan77.IN34
pixel_xpos[9] => LessThan80.IN55
pixel_xpos[9] => LessThan81.IN34
pixel_xpos[9] => LessThan84.IN55
pixel_xpos[9] => LessThan85.IN34
pixel_xpos[9] => LessThan88.IN55
pixel_xpos[9] => LessThan89.IN34
pixel_xpos[9] => LessThan92.IN11
pixel_xpos[9] => LessThan93.IN11
pixel_xpos[9] => LessThan96.IN53
pixel_xpos[9] => LessThan97.IN23
pixel_xpos[9] => LessThan100.IN55
pixel_xpos[9] => LessThan101.IN22
pixel_xpos[9] => LessThan104.IN55
pixel_xpos[9] => LessThan106.IN53
pixel_ypos[0] => LessThan2.IN20
pixel_ypos[0] => LessThan3.IN20
pixel_ypos[0] => LessThan6.IN20
pixel_ypos[0] => LessThan7.IN20
pixel_ypos[0] => LessThan10.IN20
pixel_ypos[0] => LessThan11.IN20
pixel_ypos[0] => LessThan12.IN20
pixel_ypos[0] => LessThan13.IN20
pixel_ypos[0] => char_y_SIMPLE[0].DATAB
pixel_ypos[0] => LessThan16.IN20
pixel_ypos[0] => char_y_NORMAL[0].DATAB
pixel_ypos[0] => char_y_DIFFICULT[0].DATAB
pixel_ypos[0] => LessThan26.IN20
pixel_ypos[0] => LessThan27.IN20
pixel_ypos[0] => char_y[0].DATAB
pixel_ypos[0] => char_y_AGAIN[0].DATAB
pixel_ypos[0] => char_y_MAIN[0].DATAB
pixel_ypos[0] => LessThan45.IN64
pixel_ypos[0] => LessThan46.IN31
pixel_ypos[0] => LessThan49.IN64
pixel_ypos[0] => LessThan50.IN43
pixel_ypos[0] => LessThan53.IN64
pixel_ypos[0] => LessThan54.IN43
pixel_ypos[0] => LessThan57.IN64
pixel_ypos[0] => LessThan58.IN43
pixel_ypos[0] => LessThan61.IN64
pixel_ypos[0] => LessThan62.IN43
pixel_ypos[0] => LessThan66.IN64
pixel_ypos[0] => LessThan67.IN43
pixel_ypos[0] => LessThan70.IN64
pixel_ypos[0] => LessThan71.IN43
pixel_ypos[0] => LessThan74.IN64
pixel_ypos[0] => LessThan75.IN43
pixel_ypos[0] => LessThan78.IN64
pixel_ypos[0] => LessThan79.IN43
pixel_ypos[0] => LessThan82.IN64
pixel_ypos[0] => LessThan83.IN43
pixel_ypos[0] => LessThan86.IN64
pixel_ypos[0] => LessThan87.IN43
pixel_ypos[0] => LessThan90.IN64
pixel_ypos[0] => LessThan91.IN43
pixel_ypos[0] => LessThan94.IN20
pixel_ypos[0] => LessThan95.IN20
pixel_ypos[0] => LessThan98.IN62
pixel_ypos[0] => LessThan99.IN32
pixel_ypos[0] => LessThan102.IN64
pixel_ypos[0] => LessThan103.IN31
pixel_ypos[0] => LessThan105.IN64
pixel_ypos[0] => LessThan107.IN62
pixel_ypos[0] => Mux64.IN67
pixel_ypos[1] => LessThan2.IN19
pixel_ypos[1] => LessThan3.IN19
pixel_ypos[1] => LessThan6.IN19
pixel_ypos[1] => LessThan7.IN19
pixel_ypos[1] => LessThan10.IN19
pixel_ypos[1] => LessThan11.IN19
pixel_ypos[1] => LessThan12.IN19
pixel_ypos[1] => LessThan13.IN19
pixel_ypos[1] => char_y_SIMPLE[1].DATAB
pixel_ypos[1] => LessThan16.IN19
pixel_ypos[1] => char_y_NORMAL[1].DATAB
pixel_ypos[1] => char_y_DIFFICULT[1].DATAB
pixel_ypos[1] => LessThan26.IN19
pixel_ypos[1] => LessThan27.IN19
pixel_ypos[1] => char_y[1].DATAB
pixel_ypos[1] => char_y_AGAIN[1].DATAB
pixel_ypos[1] => char_y_MAIN[1].DATAB
pixel_ypos[1] => LessThan45.IN63
pixel_ypos[1] => LessThan46.IN30
pixel_ypos[1] => LessThan49.IN63
pixel_ypos[1] => LessThan50.IN42
pixel_ypos[1] => LessThan53.IN63
pixel_ypos[1] => LessThan54.IN42
pixel_ypos[1] => LessThan57.IN63
pixel_ypos[1] => LessThan58.IN42
pixel_ypos[1] => LessThan61.IN63
pixel_ypos[1] => LessThan62.IN42
pixel_ypos[1] => LessThan66.IN63
pixel_ypos[1] => LessThan67.IN42
pixel_ypos[1] => LessThan70.IN63
pixel_ypos[1] => LessThan71.IN42
pixel_ypos[1] => LessThan74.IN63
pixel_ypos[1] => LessThan75.IN42
pixel_ypos[1] => LessThan78.IN63
pixel_ypos[1] => LessThan79.IN42
pixel_ypos[1] => LessThan82.IN63
pixel_ypos[1] => LessThan83.IN42
pixel_ypos[1] => LessThan86.IN63
pixel_ypos[1] => LessThan87.IN42
pixel_ypos[1] => LessThan90.IN63
pixel_ypos[1] => LessThan91.IN42
pixel_ypos[1] => LessThan94.IN19
pixel_ypos[1] => LessThan95.IN19
pixel_ypos[1] => LessThan98.IN61
pixel_ypos[1] => LessThan99.IN31
pixel_ypos[1] => LessThan102.IN63
pixel_ypos[1] => LessThan103.IN30
pixel_ypos[1] => LessThan105.IN63
pixel_ypos[1] => LessThan107.IN61
pixel_ypos[1] => Mux64.IN66
pixel_ypos[2] => LessThan2.IN18
pixel_ypos[2] => LessThan3.IN18
pixel_ypos[2] => LessThan6.IN18
pixel_ypos[2] => LessThan7.IN18
pixel_ypos[2] => LessThan10.IN18
pixel_ypos[2] => LessThan11.IN18
pixel_ypos[2] => LessThan12.IN18
pixel_ypos[2] => LessThan13.IN18
pixel_ypos[2] => char_y_SIMPLE[2].DATAB
pixel_ypos[2] => LessThan16.IN18
pixel_ypos[2] => char_y_NORMAL[2].DATAB
pixel_ypos[2] => char_y_DIFFICULT[2].DATAB
pixel_ypos[2] => LessThan26.IN18
pixel_ypos[2] => LessThan27.IN18
pixel_ypos[2] => char_y[2].DATAB
pixel_ypos[2] => char_y_AGAIN[2].DATAB
pixel_ypos[2] => char_y_MAIN[2].DATAB
pixel_ypos[2] => LessThan45.IN62
pixel_ypos[2] => LessThan46.IN29
pixel_ypos[2] => LessThan49.IN62
pixel_ypos[2] => LessThan50.IN41
pixel_ypos[2] => LessThan53.IN62
pixel_ypos[2] => LessThan54.IN41
pixel_ypos[2] => LessThan57.IN62
pixel_ypos[2] => LessThan58.IN41
pixel_ypos[2] => LessThan61.IN62
pixel_ypos[2] => LessThan62.IN41
pixel_ypos[2] => LessThan66.IN62
pixel_ypos[2] => LessThan67.IN41
pixel_ypos[2] => LessThan70.IN62
pixel_ypos[2] => LessThan71.IN41
pixel_ypos[2] => LessThan74.IN62
pixel_ypos[2] => LessThan75.IN41
pixel_ypos[2] => LessThan78.IN62
pixel_ypos[2] => LessThan79.IN41
pixel_ypos[2] => LessThan82.IN62
pixel_ypos[2] => LessThan83.IN41
pixel_ypos[2] => LessThan86.IN62
pixel_ypos[2] => LessThan87.IN41
pixel_ypos[2] => LessThan90.IN62
pixel_ypos[2] => LessThan91.IN41
pixel_ypos[2] => LessThan94.IN18
pixel_ypos[2] => LessThan95.IN18
pixel_ypos[2] => LessThan98.IN60
pixel_ypos[2] => LessThan99.IN30
pixel_ypos[2] => LessThan102.IN62
pixel_ypos[2] => LessThan103.IN29
pixel_ypos[2] => LessThan105.IN62
pixel_ypos[2] => LessThan107.IN60
pixel_ypos[2] => Mux64.IN65
pixel_ypos[3] => LessThan2.IN17
pixel_ypos[3] => LessThan3.IN17
pixel_ypos[3] => LessThan6.IN17
pixel_ypos[3] => LessThan7.IN17
pixel_ypos[3] => LessThan10.IN17
pixel_ypos[3] => LessThan11.IN17
pixel_ypos[3] => LessThan12.IN17
pixel_ypos[3] => LessThan13.IN17
pixel_ypos[3] => Add8.IN14
pixel_ypos[3] => LessThan16.IN17
pixel_ypos[3] => char_y_NORMAL[3].DATAB
pixel_ypos[3] => Add10.IN14
pixel_ypos[3] => LessThan26.IN17
pixel_ypos[3] => LessThan27.IN17
pixel_ypos[3] => char_y[3].DATAB
pixel_ypos[3] => char_y_AGAIN[3].DATAB
pixel_ypos[3] => LessThan45.IN61
pixel_ypos[3] => LessThan46.IN28
pixel_ypos[3] => LessThan49.IN61
pixel_ypos[3] => LessThan50.IN40
pixel_ypos[3] => LessThan53.IN61
pixel_ypos[3] => LessThan54.IN40
pixel_ypos[3] => LessThan57.IN61
pixel_ypos[3] => LessThan58.IN40
pixel_ypos[3] => LessThan61.IN61
pixel_ypos[3] => LessThan62.IN40
pixel_ypos[3] => LessThan66.IN61
pixel_ypos[3] => LessThan67.IN40
pixel_ypos[3] => LessThan70.IN61
pixel_ypos[3] => LessThan71.IN40
pixel_ypos[3] => LessThan74.IN61
pixel_ypos[3] => LessThan75.IN40
pixel_ypos[3] => LessThan78.IN61
pixel_ypos[3] => LessThan79.IN40
pixel_ypos[3] => LessThan82.IN61
pixel_ypos[3] => LessThan83.IN40
pixel_ypos[3] => LessThan86.IN61
pixel_ypos[3] => LessThan87.IN40
pixel_ypos[3] => LessThan90.IN61
pixel_ypos[3] => LessThan91.IN40
pixel_ypos[3] => LessThan94.IN17
pixel_ypos[3] => LessThan95.IN17
pixel_ypos[3] => LessThan98.IN59
pixel_ypos[3] => LessThan99.IN29
pixel_ypos[3] => LessThan102.IN61
pixel_ypos[3] => LessThan103.IN28
pixel_ypos[3] => LessThan105.IN61
pixel_ypos[3] => LessThan107.IN59
pixel_ypos[3] => Mux64.IN64
pixel_ypos[4] => LessThan2.IN16
pixel_ypos[4] => LessThan3.IN16
pixel_ypos[4] => LessThan6.IN16
pixel_ypos[4] => LessThan7.IN16
pixel_ypos[4] => Add2.IN12
pixel_ypos[4] => LessThan10.IN16
pixel_ypos[4] => LessThan11.IN16
pixel_ypos[4] => LessThan12.IN16
pixel_ypos[4] => LessThan13.IN16
pixel_ypos[4] => Add8.IN13
pixel_ypos[4] => LessThan16.IN16
pixel_ypos[4] => Add10.IN13
pixel_ypos[4] => LessThan26.IN16
pixel_ypos[4] => LessThan27.IN16
pixel_ypos[4] => char_y[4].DATAB
pixel_ypos[4] => LessThan45.IN60
pixel_ypos[4] => LessThan46.IN27
pixel_ypos[4] => LessThan49.IN60
pixel_ypos[4] => LessThan50.IN39
pixel_ypos[4] => LessThan53.IN60
pixel_ypos[4] => LessThan54.IN39
pixel_ypos[4] => LessThan57.IN60
pixel_ypos[4] => LessThan58.IN39
pixel_ypos[4] => LessThan61.IN60
pixel_ypos[4] => LessThan62.IN39
pixel_ypos[4] => LessThan66.IN60
pixel_ypos[4] => LessThan67.IN39
pixel_ypos[4] => LessThan70.IN60
pixel_ypos[4] => LessThan71.IN39
pixel_ypos[4] => LessThan74.IN60
pixel_ypos[4] => LessThan75.IN39
pixel_ypos[4] => LessThan78.IN60
pixel_ypos[4] => LessThan79.IN39
pixel_ypos[4] => LessThan82.IN60
pixel_ypos[4] => LessThan83.IN39
pixel_ypos[4] => LessThan86.IN60
pixel_ypos[4] => LessThan87.IN39
pixel_ypos[4] => LessThan90.IN60
pixel_ypos[4] => LessThan91.IN39
pixel_ypos[4] => LessThan94.IN16
pixel_ypos[4] => LessThan95.IN16
pixel_ypos[4] => LessThan98.IN58
pixel_ypos[4] => LessThan99.IN28
pixel_ypos[4] => LessThan102.IN60
pixel_ypos[4] => LessThan103.IN27
pixel_ypos[4] => LessThan105.IN60
pixel_ypos[4] => LessThan107.IN58
pixel_ypos[5] => LessThan2.IN15
pixel_ypos[5] => LessThan3.IN15
pixel_ypos[5] => LessThan6.IN15
pixel_ypos[5] => LessThan7.IN15
pixel_ypos[5] => Add2.IN11
pixel_ypos[5] => LessThan10.IN15
pixel_ypos[5] => LessThan11.IN15
pixel_ypos[5] => LessThan12.IN15
pixel_ypos[5] => LessThan13.IN15
pixel_ypos[5] => Add8.IN12
pixel_ypos[5] => LessThan16.IN15
pixel_ypos[5] => Add10.IN12
pixel_ypos[5] => LessThan26.IN15
pixel_ypos[5] => LessThan27.IN15
pixel_ypos[5] => char_y[5].DATAB
pixel_ypos[5] => LessThan45.IN59
pixel_ypos[5] => LessThan46.IN26
pixel_ypos[5] => LessThan49.IN59
pixel_ypos[5] => LessThan50.IN38
pixel_ypos[5] => LessThan53.IN59
pixel_ypos[5] => LessThan54.IN38
pixel_ypos[5] => LessThan57.IN59
pixel_ypos[5] => LessThan58.IN38
pixel_ypos[5] => LessThan61.IN59
pixel_ypos[5] => LessThan62.IN38
pixel_ypos[5] => LessThan66.IN59
pixel_ypos[5] => LessThan67.IN38
pixel_ypos[5] => LessThan70.IN59
pixel_ypos[5] => LessThan71.IN38
pixel_ypos[5] => LessThan74.IN59
pixel_ypos[5] => LessThan75.IN38
pixel_ypos[5] => LessThan78.IN59
pixel_ypos[5] => LessThan79.IN38
pixel_ypos[5] => LessThan82.IN59
pixel_ypos[5] => LessThan83.IN38
pixel_ypos[5] => LessThan86.IN59
pixel_ypos[5] => LessThan87.IN38
pixel_ypos[5] => LessThan90.IN59
pixel_ypos[5] => LessThan91.IN38
pixel_ypos[5] => LessThan94.IN15
pixel_ypos[5] => LessThan95.IN15
pixel_ypos[5] => LessThan98.IN57
pixel_ypos[5] => LessThan99.IN27
pixel_ypos[5] => LessThan102.IN59
pixel_ypos[5] => LessThan103.IN26
pixel_ypos[5] => LessThan105.IN59
pixel_ypos[5] => LessThan107.IN57
pixel_ypos[6] => LessThan2.IN14
pixel_ypos[6] => LessThan3.IN14
pixel_ypos[6] => LessThan6.IN14
pixel_ypos[6] => LessThan7.IN14
pixel_ypos[6] => Add2.IN10
pixel_ypos[6] => LessThan10.IN14
pixel_ypos[6] => LessThan11.IN14
pixel_ypos[6] => LessThan12.IN14
pixel_ypos[6] => LessThan13.IN14
pixel_ypos[6] => Add8.IN11
pixel_ypos[6] => LessThan16.IN14
pixel_ypos[6] => Add10.IN11
pixel_ypos[6] => LessThan26.IN14
pixel_ypos[6] => LessThan27.IN14
pixel_ypos[6] => char_y[6].DATAB
pixel_ypos[6] => LessThan45.IN58
pixel_ypos[6] => LessThan46.IN25
pixel_ypos[6] => LessThan49.IN58
pixel_ypos[6] => LessThan50.IN37
pixel_ypos[6] => LessThan53.IN58
pixel_ypos[6] => LessThan54.IN37
pixel_ypos[6] => LessThan57.IN58
pixel_ypos[6] => LessThan58.IN37
pixel_ypos[6] => LessThan61.IN58
pixel_ypos[6] => LessThan62.IN37
pixel_ypos[6] => LessThan66.IN58
pixel_ypos[6] => LessThan67.IN37
pixel_ypos[6] => LessThan70.IN58
pixel_ypos[6] => LessThan71.IN37
pixel_ypos[6] => LessThan74.IN58
pixel_ypos[6] => LessThan75.IN37
pixel_ypos[6] => LessThan78.IN58
pixel_ypos[6] => LessThan79.IN37
pixel_ypos[6] => LessThan82.IN58
pixel_ypos[6] => LessThan83.IN37
pixel_ypos[6] => LessThan86.IN58
pixel_ypos[6] => LessThan87.IN37
pixel_ypos[6] => LessThan90.IN58
pixel_ypos[6] => LessThan91.IN37
pixel_ypos[6] => LessThan94.IN14
pixel_ypos[6] => LessThan95.IN14
pixel_ypos[6] => LessThan98.IN56
pixel_ypos[6] => LessThan99.IN26
pixel_ypos[6] => LessThan102.IN58
pixel_ypos[6] => LessThan103.IN25
pixel_ypos[6] => LessThan105.IN58
pixel_ypos[6] => LessThan107.IN56
pixel_ypos[7] => LessThan2.IN13
pixel_ypos[7] => LessThan3.IN13
pixel_ypos[7] => LessThan6.IN13
pixel_ypos[7] => LessThan7.IN13
pixel_ypos[7] => Add2.IN9
pixel_ypos[7] => LessThan10.IN13
pixel_ypos[7] => LessThan11.IN13
pixel_ypos[7] => LessThan12.IN13
pixel_ypos[7] => LessThan13.IN13
pixel_ypos[7] => Add8.IN10
pixel_ypos[7] => LessThan16.IN13
pixel_ypos[7] => Add10.IN10
pixel_ypos[7] => LessThan26.IN13
pixel_ypos[7] => LessThan27.IN13
pixel_ypos[7] => Add32.IN6
pixel_ypos[7] => LessThan45.IN57
pixel_ypos[7] => LessThan46.IN24
pixel_ypos[7] => LessThan49.IN57
pixel_ypos[7] => LessThan50.IN36
pixel_ypos[7] => LessThan53.IN57
pixel_ypos[7] => LessThan54.IN36
pixel_ypos[7] => LessThan57.IN57
pixel_ypos[7] => LessThan58.IN36
pixel_ypos[7] => LessThan61.IN57
pixel_ypos[7] => LessThan62.IN36
pixel_ypos[7] => LessThan66.IN57
pixel_ypos[7] => LessThan67.IN36
pixel_ypos[7] => LessThan70.IN57
pixel_ypos[7] => LessThan71.IN36
pixel_ypos[7] => LessThan74.IN57
pixel_ypos[7] => LessThan75.IN36
pixel_ypos[7] => LessThan78.IN57
pixel_ypos[7] => LessThan79.IN36
pixel_ypos[7] => LessThan82.IN57
pixel_ypos[7] => LessThan83.IN36
pixel_ypos[7] => LessThan86.IN57
pixel_ypos[7] => LessThan87.IN36
pixel_ypos[7] => LessThan90.IN57
pixel_ypos[7] => LessThan91.IN36
pixel_ypos[7] => LessThan94.IN13
pixel_ypos[7] => LessThan95.IN13
pixel_ypos[7] => LessThan98.IN55
pixel_ypos[7] => LessThan99.IN25
pixel_ypos[7] => LessThan102.IN57
pixel_ypos[7] => LessThan103.IN24
pixel_ypos[7] => LessThan105.IN57
pixel_ypos[7] => LessThan107.IN55
pixel_ypos[8] => LessThan2.IN12
pixel_ypos[8] => LessThan3.IN12
pixel_ypos[8] => LessThan6.IN12
pixel_ypos[8] => LessThan7.IN12
pixel_ypos[8] => Add2.IN8
pixel_ypos[8] => LessThan10.IN12
pixel_ypos[8] => LessThan11.IN12
pixel_ypos[8] => LessThan12.IN12
pixel_ypos[8] => LessThan13.IN12
pixel_ypos[8] => Add8.IN9
pixel_ypos[8] => LessThan16.IN12
pixel_ypos[8] => Add10.IN9
pixel_ypos[8] => LessThan26.IN12
pixel_ypos[8] => LessThan27.IN12
pixel_ypos[8] => Add32.IN5
pixel_ypos[8] => LessThan45.IN56
pixel_ypos[8] => LessThan46.IN23
pixel_ypos[8] => LessThan49.IN56
pixel_ypos[8] => LessThan50.IN35
pixel_ypos[8] => LessThan53.IN56
pixel_ypos[8] => LessThan54.IN35
pixel_ypos[8] => LessThan57.IN56
pixel_ypos[8] => LessThan58.IN35
pixel_ypos[8] => LessThan61.IN56
pixel_ypos[8] => LessThan62.IN35
pixel_ypos[8] => LessThan66.IN56
pixel_ypos[8] => LessThan67.IN35
pixel_ypos[8] => LessThan70.IN56
pixel_ypos[8] => LessThan71.IN35
pixel_ypos[8] => LessThan74.IN56
pixel_ypos[8] => LessThan75.IN35
pixel_ypos[8] => LessThan78.IN56
pixel_ypos[8] => LessThan79.IN35
pixel_ypos[8] => LessThan82.IN56
pixel_ypos[8] => LessThan83.IN35
pixel_ypos[8] => LessThan86.IN56
pixel_ypos[8] => LessThan87.IN35
pixel_ypos[8] => LessThan90.IN56
pixel_ypos[8] => LessThan91.IN35
pixel_ypos[8] => LessThan94.IN12
pixel_ypos[8] => LessThan95.IN12
pixel_ypos[8] => LessThan98.IN54
pixel_ypos[8] => LessThan99.IN24
pixel_ypos[8] => LessThan102.IN56
pixel_ypos[8] => LessThan103.IN23
pixel_ypos[8] => LessThan105.IN56
pixel_ypos[8] => LessThan107.IN54
pixel_ypos[9] => LessThan2.IN11
pixel_ypos[9] => LessThan3.IN11
pixel_ypos[9] => LessThan6.IN11
pixel_ypos[9] => LessThan7.IN11
pixel_ypos[9] => Add2.IN7
pixel_ypos[9] => LessThan10.IN11
pixel_ypos[9] => LessThan11.IN11
pixel_ypos[9] => LessThan12.IN11
pixel_ypos[9] => LessThan13.IN11
pixel_ypos[9] => Add8.IN8
pixel_ypos[9] => LessThan16.IN11
pixel_ypos[9] => Add10.IN8
pixel_ypos[9] => LessThan26.IN11
pixel_ypos[9] => LessThan27.IN11
pixel_ypos[9] => Add32.IN4
pixel_ypos[9] => LessThan45.IN55
pixel_ypos[9] => LessThan46.IN22
pixel_ypos[9] => LessThan49.IN55
pixel_ypos[9] => LessThan50.IN34
pixel_ypos[9] => LessThan53.IN55
pixel_ypos[9] => LessThan54.IN34
pixel_ypos[9] => LessThan57.IN55
pixel_ypos[9] => LessThan58.IN34
pixel_ypos[9] => LessThan61.IN55
pixel_ypos[9] => LessThan62.IN34
pixel_ypos[9] => LessThan66.IN55
pixel_ypos[9] => LessThan67.IN34
pixel_ypos[9] => LessThan70.IN55
pixel_ypos[9] => LessThan71.IN34
pixel_ypos[9] => LessThan74.IN55
pixel_ypos[9] => LessThan75.IN34
pixel_ypos[9] => LessThan78.IN55
pixel_ypos[9] => LessThan79.IN34
pixel_ypos[9] => LessThan82.IN55
pixel_ypos[9] => LessThan83.IN34
pixel_ypos[9] => LessThan86.IN55
pixel_ypos[9] => LessThan87.IN34
pixel_ypos[9] => LessThan90.IN55
pixel_ypos[9] => LessThan91.IN34
pixel_ypos[9] => LessThan94.IN11
pixel_ypos[9] => LessThan95.IN11
pixel_ypos[9] => LessThan98.IN53
pixel_ypos[9] => LessThan99.IN23
pixel_ypos[9] => LessThan102.IN55
pixel_ypos[9] => LessThan103.IN22
pixel_ypos[9] => LessThan105.IN55
pixel_ypos[9] => LessThan107.IN53
pixel_data[0] <= pixel_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[1] <= pixel_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[2] <= pixel_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[3] <= pixel_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[4] <= pixel_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[5] <= pixel_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[6] <= pixel_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[7] <= pixel_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[8] <= pixel_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[9] <= pixel_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[10] <= pixel_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[11] <= pixel_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[12] <= pixel_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[13] <= pixel_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[14] <= pixel_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[15] <= pixel_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grade[0] <= grade[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grade[1] <= grade[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grade[2] <= grade[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grade[3] <= grade[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grade[4] <= grade[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grade[5] <= grade[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grade[6] <= grade[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grade[7] <= grade[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grade[8] <= grade[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grade[9] <= grade[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[0] => Mux341.IN10
direction[0] => Mux342.IN10
direction[0] => Mux343.IN10
direction[0] => Mux344.IN10
direction[0] => Mux345.IN10
direction[0] => Mux346.IN10
direction[0] => Mux347.IN10
direction[0] => Mux348.IN10
direction[0] => Mux349.IN10
direction[0] => Mux350.IN10
direction[0] => Mux352.IN3
direction[0] => Mux353.IN10
direction[0] => Mux354.IN10
direction[0] => Mux355.IN10
direction[0] => Mux356.IN10
direction[0] => Mux357.IN10
direction[0] => Mux358.IN10
direction[0] => Mux359.IN10
direction[0] => Mux360.IN10
direction[0] => Mux361.IN10
direction[0] => Mux362.IN10
direction[1] => Mux341.IN9
direction[1] => Mux342.IN9
direction[1] => Mux343.IN9
direction[1] => Mux344.IN9
direction[1] => Mux345.IN9
direction[1] => Mux346.IN9
direction[1] => Mux347.IN9
direction[1] => Mux348.IN9
direction[1] => Mux349.IN9
direction[1] => Mux350.IN9
direction[1] => Mux351.IN3
direction[1] => Mux353.IN9
direction[1] => Mux354.IN9
direction[1] => Mux355.IN9
direction[1] => Mux356.IN9
direction[1] => Mux357.IN9
direction[1] => Mux358.IN9
direction[1] => Mux359.IN9
direction[1] => Mux360.IN9
direction[1] => Mux361.IN9
direction[1] => Mux362.IN9
direction[2] => Mux341.IN8
direction[2] => Mux342.IN8
direction[2] => Mux343.IN8
direction[2] => Mux344.IN8
direction[2] => Mux345.IN8
direction[2] => Mux346.IN8
direction[2] => Mux347.IN8
direction[2] => Mux348.IN8
direction[2] => Mux349.IN8
direction[2] => Mux350.IN8
direction[2] => dsign.OUTPUTSELECT
direction[2] => Mux351.IN2
direction[2] => Mux352.IN2
direction[2] => Mux353.IN8
direction[2] => Mux354.IN8
direction[2] => Mux355.IN8
direction[2] => Mux356.IN8
direction[2] => Mux357.IN8
direction[2] => Mux358.IN8
direction[2] => Mux359.IN8
direction[2] => Mux360.IN8
direction[2] => Mux361.IN8
direction[2] => Mux362.IN8
dsign[0] <= dsign[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dsign[1] <= dsign[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dsign[2] <= dsign[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pengzhuang <= pengzhuang~reg0.DB_MAX_OUTPUT_PORT_TYPE
pengzhuang2 <= pengzhuang2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_blockmove|vga_display:u_vga_display|rom_apple_big_30x30x16:rom_apple_big_30x30x16_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|vga_blockmove|vga_display:u_vga_display|rom_apple_big_30x30x16:rom_apple_big_30x30x16_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_4kb1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4kb1:auto_generated.address_a[0]
address_a[1] => altsyncram_4kb1:auto_generated.address_a[1]
address_a[2] => altsyncram_4kb1:auto_generated.address_a[2]
address_a[3] => altsyncram_4kb1:auto_generated.address_a[3]
address_a[4] => altsyncram_4kb1:auto_generated.address_a[4]
address_a[5] => altsyncram_4kb1:auto_generated.address_a[5]
address_a[6] => altsyncram_4kb1:auto_generated.address_a[6]
address_a[7] => altsyncram_4kb1:auto_generated.address_a[7]
address_a[8] => altsyncram_4kb1:auto_generated.address_a[8]
address_a[9] => altsyncram_4kb1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4kb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4kb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4kb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4kb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4kb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4kb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4kb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4kb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4kb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4kb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4kb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4kb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4kb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4kb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4kb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4kb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4kb1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_blockmove|vga_display:u_vga_display|rom_apple_big_30x30x16:rom_apple_big_30x30x16_inst|altsyncram:altsyncram_component|altsyncram_4kb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => rden_a_store.DATAIN


|vga_blockmove|vga_display:u_vga_display|rom_apple_20x20x16:rom_apple_20x20x16_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|vga_blockmove|vga_display:u_vga_display|rom_apple_20x20x16:rom_apple_20x20x16_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_s4b1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s4b1:auto_generated.address_a[0]
address_a[1] => altsyncram_s4b1:auto_generated.address_a[1]
address_a[2] => altsyncram_s4b1:auto_generated.address_a[2]
address_a[3] => altsyncram_s4b1:auto_generated.address_a[3]
address_a[4] => altsyncram_s4b1:auto_generated.address_a[4]
address_a[5] => altsyncram_s4b1:auto_generated.address_a[5]
address_a[6] => altsyncram_s4b1:auto_generated.address_a[6]
address_a[7] => altsyncram_s4b1:auto_generated.address_a[7]
address_a[8] => altsyncram_s4b1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s4b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s4b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s4b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s4b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s4b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s4b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s4b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s4b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s4b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_s4b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_s4b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_s4b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_s4b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_s4b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_s4b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_s4b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_s4b1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_blockmove|vga_display:u_vga_display|rom_apple_20x20x16:rom_apple_20x20x16_inst|altsyncram:altsyncram_component|altsyncram_s4b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => rden_a_store.DATAIN


|vga_blockmove|vga_display:u_vga_display|rom_snack_55x66x16:rom_snack_55x66x16inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|vga_blockmove|vga_display:u_vga_display|rom_snack_55x66x16:rom_snack_55x66x16inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_v7b1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v7b1:auto_generated.address_a[0]
address_a[1] => altsyncram_v7b1:auto_generated.address_a[1]
address_a[2] => altsyncram_v7b1:auto_generated.address_a[2]
address_a[3] => altsyncram_v7b1:auto_generated.address_a[3]
address_a[4] => altsyncram_v7b1:auto_generated.address_a[4]
address_a[5] => altsyncram_v7b1:auto_generated.address_a[5]
address_a[6] => altsyncram_v7b1:auto_generated.address_a[6]
address_a[7] => altsyncram_v7b1:auto_generated.address_a[7]
address_a[8] => altsyncram_v7b1:auto_generated.address_a[8]
address_a[9] => altsyncram_v7b1:auto_generated.address_a[9]
address_a[10] => altsyncram_v7b1:auto_generated.address_a[10]
address_a[11] => altsyncram_v7b1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v7b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v7b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v7b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v7b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v7b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v7b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v7b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v7b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v7b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_v7b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_v7b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_v7b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_v7b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_v7b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_v7b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_v7b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_v7b1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_blockmove|vga_display:u_vga_display|rom_snack_55x66x16:rom_snack_55x66x16inst|altsyncram:altsyncram_component|altsyncram_v7b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => rden_a_store.DATAIN


|vga_blockmove|vga_display:u_vga_display|bcd_8421:bcd_8421_inst
sys_clk => h_hun[0]~reg0.CLK
sys_clk => h_hun[1]~reg0.CLK
sys_clk => h_hun[2]~reg0.CLK
sys_clk => h_hun[3]~reg0.CLK
sys_clk => t_tho[0]~reg0.CLK
sys_clk => t_tho[1]~reg0.CLK
sys_clk => t_tho[2]~reg0.CLK
sys_clk => t_tho[3]~reg0.CLK
sys_clk => tho[0]~reg0.CLK
sys_clk => tho[1]~reg0.CLK
sys_clk => tho[2]~reg0.CLK
sys_clk => tho[3]~reg0.CLK
sys_clk => hun[0]~reg0.CLK
sys_clk => hun[1]~reg0.CLK
sys_clk => hun[2]~reg0.CLK
sys_clk => hun[3]~reg0.CLK
sys_clk => ten[0]~reg0.CLK
sys_clk => ten[1]~reg0.CLK
sys_clk => ten[2]~reg0.CLK
sys_clk => ten[3]~reg0.CLK
sys_clk => unit[0]~reg0.CLK
sys_clk => unit[1]~reg0.CLK
sys_clk => unit[2]~reg0.CLK
sys_clk => unit[3]~reg0.CLK
sys_clk => shift_flag.CLK
sys_clk => data_shift[0].CLK
sys_clk => data_shift[1].CLK
sys_clk => data_shift[2].CLK
sys_clk => data_shift[3].CLK
sys_clk => data_shift[4].CLK
sys_clk => data_shift[5].CLK
sys_clk => data_shift[6].CLK
sys_clk => data_shift[7].CLK
sys_clk => data_shift[8].CLK
sys_clk => data_shift[9].CLK
sys_clk => data_shift[10].CLK
sys_clk => data_shift[11].CLK
sys_clk => data_shift[12].CLK
sys_clk => data_shift[13].CLK
sys_clk => data_shift[14].CLK
sys_clk => data_shift[15].CLK
sys_clk => data_shift[16].CLK
sys_clk => data_shift[17].CLK
sys_clk => data_shift[18].CLK
sys_clk => data_shift[19].CLK
sys_clk => data_shift[20].CLK
sys_clk => data_shift[21].CLK
sys_clk => data_shift[22].CLK
sys_clk => data_shift[23].CLK
sys_clk => data_shift[24].CLK
sys_clk => data_shift[25].CLK
sys_clk => data_shift[26].CLK
sys_clk => data_shift[27].CLK
sys_clk => data_shift[28].CLK
sys_clk => data_shift[29].CLK
sys_clk => data_shift[30].CLK
sys_clk => data_shift[31].CLK
sys_clk => data_shift[32].CLK
sys_clk => data_shift[33].CLK
sys_clk => data_shift[34].CLK
sys_clk => data_shift[35].CLK
sys_clk => data_shift[36].CLK
sys_clk => data_shift[37].CLK
sys_clk => data_shift[38].CLK
sys_clk => data_shift[39].CLK
sys_clk => data_shift[40].CLK
sys_clk => data_shift[41].CLK
sys_clk => data_shift[42].CLK
sys_clk => data_shift[43].CLK
sys_clk => cnt_shift[0].CLK
sys_clk => cnt_shift[1].CLK
sys_clk => cnt_shift[2].CLK
sys_clk => cnt_shift[3].CLK
sys_clk => cnt_shift[4].CLK
sys_rst_n => data_shift[0].ACLR
sys_rst_n => data_shift[1].ACLR
sys_rst_n => data_shift[2].ACLR
sys_rst_n => data_shift[3].ACLR
sys_rst_n => data_shift[4].ACLR
sys_rst_n => data_shift[5].ACLR
sys_rst_n => data_shift[6].ACLR
sys_rst_n => data_shift[7].ACLR
sys_rst_n => data_shift[8].ACLR
sys_rst_n => data_shift[9].ACLR
sys_rst_n => data_shift[10].ACLR
sys_rst_n => data_shift[11].ACLR
sys_rst_n => data_shift[12].ACLR
sys_rst_n => data_shift[13].ACLR
sys_rst_n => data_shift[14].ACLR
sys_rst_n => data_shift[15].ACLR
sys_rst_n => data_shift[16].ACLR
sys_rst_n => data_shift[17].ACLR
sys_rst_n => data_shift[18].ACLR
sys_rst_n => data_shift[19].ACLR
sys_rst_n => data_shift[20].ACLR
sys_rst_n => data_shift[21].ACLR
sys_rst_n => data_shift[22].ACLR
sys_rst_n => data_shift[23].ACLR
sys_rst_n => data_shift[24].ACLR
sys_rst_n => data_shift[25].ACLR
sys_rst_n => data_shift[26].ACLR
sys_rst_n => data_shift[27].ACLR
sys_rst_n => data_shift[28].ACLR
sys_rst_n => data_shift[29].ACLR
sys_rst_n => data_shift[30].ACLR
sys_rst_n => data_shift[31].ACLR
sys_rst_n => data_shift[32].ACLR
sys_rst_n => data_shift[33].ACLR
sys_rst_n => data_shift[34].ACLR
sys_rst_n => data_shift[35].ACLR
sys_rst_n => data_shift[36].ACLR
sys_rst_n => data_shift[37].ACLR
sys_rst_n => data_shift[38].ACLR
sys_rst_n => data_shift[39].ACLR
sys_rst_n => data_shift[40].ACLR
sys_rst_n => data_shift[41].ACLR
sys_rst_n => data_shift[42].ACLR
sys_rst_n => data_shift[43].ACLR
sys_rst_n => h_hun[0]~reg0.ACLR
sys_rst_n => h_hun[1]~reg0.ACLR
sys_rst_n => h_hun[2]~reg0.ACLR
sys_rst_n => h_hun[3]~reg0.ACLR
sys_rst_n => t_tho[0]~reg0.ACLR
sys_rst_n => t_tho[1]~reg0.ACLR
sys_rst_n => t_tho[2]~reg0.ACLR
sys_rst_n => t_tho[3]~reg0.ACLR
sys_rst_n => tho[0]~reg0.ACLR
sys_rst_n => tho[1]~reg0.ACLR
sys_rst_n => tho[2]~reg0.ACLR
sys_rst_n => tho[3]~reg0.ACLR
sys_rst_n => hun[0]~reg0.ACLR
sys_rst_n => hun[1]~reg0.ACLR
sys_rst_n => hun[2]~reg0.ACLR
sys_rst_n => hun[3]~reg0.ACLR
sys_rst_n => ten[0]~reg0.ACLR
sys_rst_n => ten[1]~reg0.ACLR
sys_rst_n => ten[2]~reg0.ACLR
sys_rst_n => ten[3]~reg0.ACLR
sys_rst_n => unit[0]~reg0.ACLR
sys_rst_n => unit[1]~reg0.ACLR
sys_rst_n => unit[2]~reg0.ACLR
sys_rst_n => unit[3]~reg0.ACLR
sys_rst_n => cnt_shift[0].ACLR
sys_rst_n => cnt_shift[1].ACLR
sys_rst_n => cnt_shift[2].ACLR
sys_rst_n => cnt_shift[3].ACLR
sys_rst_n => cnt_shift[4].ACLR
sys_rst_n => shift_flag.ACLR
data[0] => data_shift.DATAB
data[1] => data_shift.DATAB
data[2] => data_shift.DATAB
data[3] => data_shift.DATAB
data[4] => data_shift.DATAB
data[5] => data_shift.DATAB
data[6] => data_shift.DATAB
data[7] => data_shift.DATAB
data[8] => data_shift.DATAB
data[9] => data_shift.DATAB
data[10] => data_shift.DATAB
data[11] => data_shift.DATAB
data[12] => data_shift.DATAB
data[13] => data_shift.DATAB
data[14] => data_shift.DATAB
data[15] => data_shift.DATAB
data[16] => data_shift.DATAB
data[17] => data_shift.DATAB
data[18] => data_shift.DATAB
data[19] => data_shift.DATAB
unit[0] <= unit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[1] <= unit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[2] <= unit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[3] <= unit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[0] <= ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[0] <= hun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= hun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= hun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= hun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[0] <= tho[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[1] <= tho[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[2] <= tho[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[3] <= tho[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[0] <= t_tho[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[1] <= t_tho[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[2] <= t_tho[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[3] <= t_tho[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[0] <= h_hun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[1] <= h_hun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[2] <= h_hun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[3] <= h_hun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_blockmove|key_led:key_led
sys_clk => direction[0]~reg0.CLK
sys_clk => direction[1]~reg0.CLK
sys_clk => direction[2]~reg0.CLK
sys_rst_n => direction[0]~reg0.ACLR
sys_rst_n => direction[1]~reg0.ACLR
sys_rst_n => direction[2]~reg0.ACLR
key[0] => direction.OUTPUTSELECT
key[0] => direction.OUTPUTSELECT
key[0] => direction.OUTPUTSELECT
key[1] => direction.OUTPUTSELECT
key[1] => direction.OUTPUTSELECT
key[1] => direction.OUTPUTSELECT
key[2] => direction.OUTPUTSELECT
key[2] => direction.OUTPUTSELECT
key[2] => direction.OUTPUTSELECT
key[3] => direction.OUTPUTSELECT
key[3] => direction.OUTPUTSELECT
key[3] => direction.OUTPUTSELECT
direction[0] <= direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[1] <= direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[2] <= direction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dsign[0] => Equal0.IN31
dsign[0] => Equal1.IN1
dsign[0] => Equal2.IN31
dsign[0] => Equal3.IN0
dsign[1] => Equal0.IN0
dsign[1] => Equal1.IN0
dsign[1] => Equal2.IN30
dsign[1] => Equal3.IN31
dsign[2] => Equal0.IN30
dsign[2] => Equal1.IN31
dsign[2] => Equal2.IN29
dsign[2] => Equal3.IN30
pengzhuang => direction.OUTPUTSELECT
pengzhuang => direction.OUTPUTSELECT
pengzhuang => direction.OUTPUTSELECT
pengzhuang2 => direction.OUTPUTSELECT
pengzhuang2 => direction.OUTPUTSELECT
pengzhuang2 => direction.OUTPUTSELECT


|vga_blockmove|key_filter:key_filter_inst
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_blockmove|key_filter:key_filter_inst1
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_blockmove|key_filter:key_filter_inst2
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_blockmove|seg_595_dynamic:seg_595_dynamic_inst
sys_clk => sys_clk.IN2
sys_rst_n => sys_rst_n.IN2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
point[0] => point[0].IN1
point[1] => point[1].IN1
point[2] => point[2].IN1
point[3] => point[3].IN1
point[4] => point[4].IN1
point[5] => point[5].IN1
seg_en => seg_en.IN1
sign => sign.IN1
stcp <= hc595_ctrl:hc595_ctrl_inst.stcp
shcp <= hc595_ctrl:hc595_ctrl_inst.shcp
ds <= hc595_ctrl:hc595_ctrl_inst.ds
oe <= hc595_ctrl:hc595_ctrl_inst.oe


|vga_blockmove|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst
sys_clk => sys_clk.IN1
sys_rst_n => sys_rst_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
point[0] => always0.IN1
point[0] => Mux4.IN7
point[1] => always0.IN1
point[1] => Mux4.IN6
point[2] => always0.IN1
point[2] => Mux4.IN5
point[3] => always0.IN1
point[3] => Mux4.IN4
point[4] => always0.IN1
point[4] => Mux4.IN3
point[5] => always0.IN1
point[5] => Mux4.IN2
seg_en => always5.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sel[0] <= sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[2] <= sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[3] <= sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[4] <= sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[5] <= sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= seg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_blockmove|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst
sys_clk => h_hun[0]~reg0.CLK
sys_clk => h_hun[1]~reg0.CLK
sys_clk => h_hun[2]~reg0.CLK
sys_clk => h_hun[3]~reg0.CLK
sys_clk => t_tho[0]~reg0.CLK
sys_clk => t_tho[1]~reg0.CLK
sys_clk => t_tho[2]~reg0.CLK
sys_clk => t_tho[3]~reg0.CLK
sys_clk => tho[0]~reg0.CLK
sys_clk => tho[1]~reg0.CLK
sys_clk => tho[2]~reg0.CLK
sys_clk => tho[3]~reg0.CLK
sys_clk => hun[0]~reg0.CLK
sys_clk => hun[1]~reg0.CLK
sys_clk => hun[2]~reg0.CLK
sys_clk => hun[3]~reg0.CLK
sys_clk => ten[0]~reg0.CLK
sys_clk => ten[1]~reg0.CLK
sys_clk => ten[2]~reg0.CLK
sys_clk => ten[3]~reg0.CLK
sys_clk => unit[0]~reg0.CLK
sys_clk => unit[1]~reg0.CLK
sys_clk => unit[2]~reg0.CLK
sys_clk => unit[3]~reg0.CLK
sys_clk => shift_flag.CLK
sys_clk => data_shift[0].CLK
sys_clk => data_shift[1].CLK
sys_clk => data_shift[2].CLK
sys_clk => data_shift[3].CLK
sys_clk => data_shift[4].CLK
sys_clk => data_shift[5].CLK
sys_clk => data_shift[6].CLK
sys_clk => data_shift[7].CLK
sys_clk => data_shift[8].CLK
sys_clk => data_shift[9].CLK
sys_clk => data_shift[10].CLK
sys_clk => data_shift[11].CLK
sys_clk => data_shift[12].CLK
sys_clk => data_shift[13].CLK
sys_clk => data_shift[14].CLK
sys_clk => data_shift[15].CLK
sys_clk => data_shift[16].CLK
sys_clk => data_shift[17].CLK
sys_clk => data_shift[18].CLK
sys_clk => data_shift[19].CLK
sys_clk => data_shift[20].CLK
sys_clk => data_shift[21].CLK
sys_clk => data_shift[22].CLK
sys_clk => data_shift[23].CLK
sys_clk => data_shift[24].CLK
sys_clk => data_shift[25].CLK
sys_clk => data_shift[26].CLK
sys_clk => data_shift[27].CLK
sys_clk => data_shift[28].CLK
sys_clk => data_shift[29].CLK
sys_clk => data_shift[30].CLK
sys_clk => data_shift[31].CLK
sys_clk => data_shift[32].CLK
sys_clk => data_shift[33].CLK
sys_clk => data_shift[34].CLK
sys_clk => data_shift[35].CLK
sys_clk => data_shift[36].CLK
sys_clk => data_shift[37].CLK
sys_clk => data_shift[38].CLK
sys_clk => data_shift[39].CLK
sys_clk => data_shift[40].CLK
sys_clk => data_shift[41].CLK
sys_clk => data_shift[42].CLK
sys_clk => data_shift[43].CLK
sys_clk => cnt_shift[0].CLK
sys_clk => cnt_shift[1].CLK
sys_clk => cnt_shift[2].CLK
sys_clk => cnt_shift[3].CLK
sys_clk => cnt_shift[4].CLK
sys_rst_n => data_shift[0].ACLR
sys_rst_n => data_shift[1].ACLR
sys_rst_n => data_shift[2].ACLR
sys_rst_n => data_shift[3].ACLR
sys_rst_n => data_shift[4].ACLR
sys_rst_n => data_shift[5].ACLR
sys_rst_n => data_shift[6].ACLR
sys_rst_n => data_shift[7].ACLR
sys_rst_n => data_shift[8].ACLR
sys_rst_n => data_shift[9].ACLR
sys_rst_n => data_shift[10].ACLR
sys_rst_n => data_shift[11].ACLR
sys_rst_n => data_shift[12].ACLR
sys_rst_n => data_shift[13].ACLR
sys_rst_n => data_shift[14].ACLR
sys_rst_n => data_shift[15].ACLR
sys_rst_n => data_shift[16].ACLR
sys_rst_n => data_shift[17].ACLR
sys_rst_n => data_shift[18].ACLR
sys_rst_n => data_shift[19].ACLR
sys_rst_n => data_shift[20].ACLR
sys_rst_n => data_shift[21].ACLR
sys_rst_n => data_shift[22].ACLR
sys_rst_n => data_shift[23].ACLR
sys_rst_n => data_shift[24].ACLR
sys_rst_n => data_shift[25].ACLR
sys_rst_n => data_shift[26].ACLR
sys_rst_n => data_shift[27].ACLR
sys_rst_n => data_shift[28].ACLR
sys_rst_n => data_shift[29].ACLR
sys_rst_n => data_shift[30].ACLR
sys_rst_n => data_shift[31].ACLR
sys_rst_n => data_shift[32].ACLR
sys_rst_n => data_shift[33].ACLR
sys_rst_n => data_shift[34].ACLR
sys_rst_n => data_shift[35].ACLR
sys_rst_n => data_shift[36].ACLR
sys_rst_n => data_shift[37].ACLR
sys_rst_n => data_shift[38].ACLR
sys_rst_n => data_shift[39].ACLR
sys_rst_n => data_shift[40].ACLR
sys_rst_n => data_shift[41].ACLR
sys_rst_n => data_shift[42].ACLR
sys_rst_n => data_shift[43].ACLR
sys_rst_n => h_hun[0]~reg0.ACLR
sys_rst_n => h_hun[1]~reg0.ACLR
sys_rst_n => h_hun[2]~reg0.ACLR
sys_rst_n => h_hun[3]~reg0.ACLR
sys_rst_n => t_tho[0]~reg0.ACLR
sys_rst_n => t_tho[1]~reg0.ACLR
sys_rst_n => t_tho[2]~reg0.ACLR
sys_rst_n => t_tho[3]~reg0.ACLR
sys_rst_n => tho[0]~reg0.ACLR
sys_rst_n => tho[1]~reg0.ACLR
sys_rst_n => tho[2]~reg0.ACLR
sys_rst_n => tho[3]~reg0.ACLR
sys_rst_n => hun[0]~reg0.ACLR
sys_rst_n => hun[1]~reg0.ACLR
sys_rst_n => hun[2]~reg0.ACLR
sys_rst_n => hun[3]~reg0.ACLR
sys_rst_n => ten[0]~reg0.ACLR
sys_rst_n => ten[1]~reg0.ACLR
sys_rst_n => ten[2]~reg0.ACLR
sys_rst_n => ten[3]~reg0.ACLR
sys_rst_n => unit[0]~reg0.ACLR
sys_rst_n => unit[1]~reg0.ACLR
sys_rst_n => unit[2]~reg0.ACLR
sys_rst_n => unit[3]~reg0.ACLR
sys_rst_n => cnt_shift[0].ACLR
sys_rst_n => cnt_shift[1].ACLR
sys_rst_n => cnt_shift[2].ACLR
sys_rst_n => cnt_shift[3].ACLR
sys_rst_n => cnt_shift[4].ACLR
sys_rst_n => shift_flag.ACLR
data[0] => data_shift.DATAB
data[1] => data_shift.DATAB
data[2] => data_shift.DATAB
data[3] => data_shift.DATAB
data[4] => data_shift.DATAB
data[5] => data_shift.DATAB
data[6] => data_shift.DATAB
data[7] => data_shift.DATAB
data[8] => data_shift.DATAB
data[9] => data_shift.DATAB
data[10] => data_shift.DATAB
data[11] => data_shift.DATAB
data[12] => data_shift.DATAB
data[13] => data_shift.DATAB
data[14] => data_shift.DATAB
data[15] => data_shift.DATAB
data[16] => data_shift.DATAB
data[17] => data_shift.DATAB
data[18] => data_shift.DATAB
data[19] => data_shift.DATAB
unit[0] <= unit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[1] <= unit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[2] <= unit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[3] <= unit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[0] <= ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[0] <= hun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= hun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= hun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= hun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[0] <= tho[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[1] <= tho[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[2] <= tho[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[3] <= tho[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[0] <= t_tho[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[1] <= t_tho[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[2] <= t_tho[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[3] <= t_tho[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[0] <= h_hun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[1] <= h_hun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[2] <= h_hun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[3] <= h_hun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_blockmove|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst
sys_clk => ds~reg0.CLK
sys_clk => shcp~reg0.CLK
sys_clk => stcp~reg0.CLK
sys_clk => cnt_bit[0].CLK
sys_clk => cnt_bit[1].CLK
sys_clk => cnt_bit[2].CLK
sys_clk => cnt_bit[3].CLK
sys_clk => cnt_4[0].CLK
sys_clk => cnt_4[1].CLK
sys_rst_n => stcp~reg0.ACLR
sys_rst_n => shcp~reg0.ACLR
sys_rst_n => ds~reg0.ACLR
sys_rst_n => cnt_4[0].ACLR
sys_rst_n => cnt_4[1].ACLR
sys_rst_n => cnt_bit[0].ACLR
sys_rst_n => cnt_bit[1].ACLR
sys_rst_n => cnt_bit[2].ACLR
sys_rst_n => cnt_bit[3].ACLR
sys_rst_n => oe.DATAIN
sel[0] => Mux0.IN19
sel[1] => Mux0.IN18
sel[2] => Mux0.IN17
sel[3] => Mux0.IN16
sel[4] => Mux0.IN15
sel[5] => Mux0.IN14
seg[0] => Mux0.IN6
seg[1] => Mux0.IN7
seg[2] => Mux0.IN8
seg[3] => Mux0.IN9
seg[4] => Mux0.IN10
seg[5] => Mux0.IN11
seg[6] => Mux0.IN12
seg[7] => Mux0.IN13
stcp <= stcp~reg0.DB_MAX_OUTPUT_PORT_TYPE
shcp <= shcp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds <= ds~reg0.DB_MAX_OUTPUT_PORT_TYPE
oe <= sys_rst_n.DB_MAX_OUTPUT_PORT_TYPE


