// Copyright © 2026 Eric Kryski. TurboQuant fused single-pass SDPA with sinks
// — spec 041 phase 1.1 follow-up for sinks-using models (GPT-OSS family).
//
// MSE-codec variant of `flash_quantized_sdpa.h`. Single-pass online softmax
// over compressed K and V — no pass1/pass2 split — to side-step the
// pass2-sinks-fold graph-fusion incoherence that previous β-with-sinks
// drafts hit on GPT-OSS-20B.
//
// Layout (matches `turbo_flash.metal` pass1 conventions):
//   - queries:     [B*nQ, D] T (rotated by WHT codec before this call)
//   - k_packed:    [B*nKV, N, KeyPackedWidth] uint32
//   - k_norms:     [B*nKV, N] float
//   - k_codebook:  [2^KeyBits] float
//   - v_packed:    [B*nKV, N, ValuePackedWidth] uint32
//   - v_norms:     [B*nKV, N] float
//   - v_codebook:  [2^ValueBits] float
//   - sinks?:      [nQ] T per-head sink logits (optional)
//   - out:         [B*nQ, D] T (in rotated V space — caller applies Π_v^T)

#include <metal_common>
#include <metal_simdgroup>

using namespace metal;

constant bool tf_has_sinks [[function_constant(60)]];
constant bool tf_do_causal [[function_constant(61)]];
// Spec 043 Phase 4 — DC-bias correction inside the A-path kernel.
// When `tf_has_bias` is true the kernel reads per-vector bias `b[t]`
// and `rotated_ones[d]` (precomputed `1 @ rotation^T` per codec) for
// both K and V, adding `b[t] * rotated_ones[d]` to the rotated
// reconstruction. Unlocks GPT-OSS-20B on the A path; on the B path
// this same fix-up is applied Swift-side post-bulk-dequant.
constant bool tf_has_bias [[function_constant(62)]];

template <int KeyBits, int ValueBits, int Dim>
[[kernel]] void turbo_flash_sdpa_v(
    const device float* queries [[buffer(0)]],
    const device uint32_t* k_packed [[buffer(1)]],
    const device float* k_norms [[buffer(2)]],
    const device float* k_codebook [[buffer(3)]],
    const device uint32_t* v_packed [[buffer(4)]],
    const device float* v_norms [[buffer(5)]],
    const device float* v_codebook [[buffer(6)]],
    device bfloat* out [[buffer(7)]],
    const constant int& token_count [[buffer(8)]],
    const constant int& repeat_count [[buffer(9)]],
    const device bfloat* sinks [[buffer(10), function_constant(tf_has_sinks)]],
    const constant int& num_q_heads
    [[buffer(11), function_constant(tf_has_sinks)]],
    const constant int& window_size
    [[buffer(12), function_constant(tf_do_causal)]],
    // Phase 4 bias inputs. Layout matches K/V norms: per-vector fp32,
    // shape [B * nKV, T]. rotated_ones is per-codec constant fp32 [Dim].
    const device float* k_bias [[buffer(13), function_constant(tf_has_bias)]],
    const device float* v_bias [[buffer(14), function_constant(tf_has_bias)]],
    const device float* k_rotated_ones
    [[buffer(15), function_constant(tf_has_bias)]],
    const device float* v_rotated_ones
    [[buffer(16), function_constant(tf_has_bias)]],
    uint3 tid [[threadgroup_position_in_grid]],
    uint3 tpg [[threadgroups_per_grid]],
    uint simd_gid [[simdgroup_index_in_threadgroup]],
    uint simd_lid [[thread_index_in_simdgroup]]) {
  constexpr int BN = 32;
  constexpr int BD = 32;
  constexpr int qk_per_thread = (Dim + BD - 1) / BD;
  constexpr uint KEY_MASK = (1u << KeyBits) - 1u;
  constexpr uint VAL_MASK = (1u << ValueBits) - 1u;
  // PackedWidth uses *bit-contiguous* packing (`(Dim * bits + 31) / 32`) to
  // match the Swift encoder (`TurboQuantPacking.packedWidth`). The earlier
  // `(Dim + PACK_FACTOR - 1) / PACK_FACTOR` form silently dropped the
  // boundary-spanning values for bits ∉ {2, 4, 8, 16} — values where a 32-bit
  // word doesn't hold an integer number of indices (3, 5, 6, 7). For those
  // widths the encoder packs across word boundaries, and the unpack below
  // (mirroring `turbo_flash.metal`) handles the spill.
  constexpr int KEY_PACKED_WIDTH = (Dim * KeyBits + 31) / 32;
  constexpr int VAL_PACKED_WIDTH = (Dim * ValueBits + 31) / 32;
  constexpr uint KEY_LEVELS = 1u << KeyBits;
  constexpr uint VAL_LEVELS = 1u << ValueBits;

  // Spec 043 Phase 2 — drop the V accumulator from fp32 to fp16. Score
  // path (q · k → softmax → m, l) stays fp32 for dynamic-range stability
  // per the spec's open-question §2; only the per-lane V output
  // accumulator `o[]` changes precision. Metal promotes `o[i] * factor +
  // exp_score * v[i]` to fp32 during compute and truncates to fp16 on
  // store, so numerics stay close to the all-fp32 reference. The
  // savings: half the register footprint for `o[]` and half the bytes
  // when spilling, freeing register pressure for the score path.
  typedef float U;
  typedef half ACC_T;

  thread U q[qk_per_thread];
  thread U k[qk_per_thread];
  thread U v[qk_per_thread];
  thread ACC_T o[qk_per_thread];

  threadgroup U outputs[BN * BD];
  threadgroup U max_scores[BN];
  threadgroup U sum_exp_scores[BN];

  // Threadgroup-local codebook caches — affine's "single-group hoist"
  // equivalent for TurboQuant. The codebook is small (≤ 256 floats for
  // 8-bit) and constant per call; hoist into TG memory at kernel start
  // so each thread reads from L1 instead of device memory.
  threadgroup U tg_key_codebook[KEY_LEVELS];
  threadgroup U tg_val_codebook[VAL_LEVELS];
  // Spec 043 Phase 1 — per-simdgroup K/V packed-word cache. Before this
  // change, every lane that touched dim `d` loaded the packed word
  // containing `d` from device memory; for 4-bit Dim=128 that's 8 lanes
  // redundantly loading each of 16 words per K position. Now one lane
  // loads the word into TG memory and all 32 lanes read the cache.
  // Reused for K then V within the same iteration (V's reload happens
  // after the K-score loop, so the buffer is free to overwrite).
  constexpr int MAX_PW =
      KEY_PACKED_WIDTH > VAL_PACKED_WIDTH ? KEY_PACKED_WIDTH : VAL_PACKED_WIDTH;
  threadgroup uint32_t tg_packed[BN][MAX_PW];
  uint linear_tid = simd_gid * BD + simd_lid;
  for (uint i = linear_tid; i < KEY_LEVELS; i += BN * BD) {
    tg_key_codebook[i] = static_cast<U>(k_codebook[i]);
  }
  for (uint i = linear_tid; i < VAL_LEVELS; i += BN * BD) {
    tg_val_codebook[i] = static_cast<U>(v_codebook[i]);
  }
  threadgroup_barrier(mem_flags::mem_threadgroup);

  // Position calc — matches sdpa_vector. One threadgroup per query
  // position (B * nQ); 32 simdgroups distribute K positions.
  const int q_batch_head_idx = tid.x;
  const int kv_head_idx = q_batch_head_idx / repeat_count;
  const int o_offset = q_batch_head_idx;
  const int q_offset = o_offset;

  // Query slice (rotated + scaled by caller already).
  const device float* queries_thread =
      queries + q_offset * Dim + simd_lid * qk_per_thread;
#pragma clang loop unroll(full)
  for (int i = 0; i < qk_per_thread; i++) {
    q[i] = queries_thread[i];
  }
#pragma clang loop unroll(full)
  for (int i = 0; i < qk_per_thread; i++) {
    o[i] = 0;
  }

  // K / V base pointers for this kv_head.
  const device uint32_t* k_packed_head =
      k_packed + kv_head_idx * uint(token_count) * KEY_PACKED_WIDTH;
  const device float* k_norms_head = k_norms + kv_head_idx * uint(token_count);
  const device uint32_t* v_packed_head =
      v_packed + kv_head_idx * uint(token_count) * VAL_PACKED_WIDTH;
  const device float* v_norms_head = v_norms + kv_head_idx * uint(token_count);

  // Sinks init — simdgroup 0 starts with max=sink, sum=exp(0)=1.
  // Other simdgroups start from -INF / 0 (standard online softmax).
  U max_score = -INFINITY;
  U sum_exp_score = 0;
  if (tf_has_sinks && simd_gid == 0) {
    max_score = static_cast<U>(sinks[q_batch_head_idx % uint(num_q_heads)]);
    sum_exp_score = 1;
  }

  // Sliding window upper / lower bounds (causal mask).
  int causal_upper = token_count - 1; // L=1 decode case: last K position.
  int sliding_lower = -1;
  if (tf_do_causal && window_size > 0) {
    sliding_lower = causal_upper - window_size;
  }

  // Iterate K positions in chunks of BN across simdgroups.
  for (int i = simd_gid; i < token_count; i += BN) {
    bool use_key = true;
    if (tf_do_causal && window_size > 0) {
      use_key = (i > sliding_lower);
    }

    if (use_key) {
      // Spec 043 Phase 1 — cooperative K packed-word load into this
      // simdgroup's TG slot, then every lane reads the packed bytes
      // from cache. Eliminates the per-lane redundant device load (8x
      // for 4-bit, 4x for 8-bit, 16x for 2-bit).
      const device uint32_t* k_packed_t = k_packed_head + i * KEY_PACKED_WIDTH;
      for (int w = simd_lid; w < KEY_PACKED_WIDTH; w += BD) {
        tg_packed[simd_gid][w] = k_packed_t[w];
      }
      simdgroup_barrier(mem_flags::mem_threadgroup);

      U k_norm = static_cast<U>(k_norms_head[i]);
      // Phase 4 — DC-bias term for K at this token position. fp32 to
      // match the rotated-ones precision and keep the score's fp32
      // accumulator unaffected by half/float promotion.
      U k_bias_t = tf_has_bias
          ? static_cast<U>(k_bias[kv_head_idx * uint(token_count) + i])
          : U(0);

#pragma clang loop unroll(full)
      for (int j = 0; j < qk_per_thread; j++) {
        int d = simd_lid * qk_per_thread + j;
        if (d >= Dim) {
          k[j] = 0;
          continue;
        }
        // Bit-contiguous unpacking from the TG cache — matches the
        // encoder (`TurboQuantPacking.packLowBit`). For bits ∈
        // {3, 5, 6, 7} values span word boundaries; the spill branch
        // stitches the low bits in.
        uint bit_offset = (uint)(d * KeyBits);
        uint word_idx = bit_offset / 32u;
        uint shift = bit_offset % 32u;
        uint val_idx = (tg_packed[simd_gid][word_idx] >> shift);
        int spill = (int)shift + (int)KeyBits - 32;
        if (spill > 0) {
          val_idx |= (tg_packed[simd_gid][word_idx + 1]
                      << ((uint)KeyBits - (uint)spill));
        }
        val_idx &= KEY_MASK;
        k[j] = tg_key_codebook[val_idx] * k_norm;
        if (tf_has_bias) {
          k[j] += k_bias_t * static_cast<U>(k_rotated_ones[d]);
        }
      }

      // Score = q · k (Q already pre-scaled and pre-rotated).
      U score = 0;
#pragma clang loop unroll(full)
      for (int j = 0; j < qk_per_thread; j++) {
        score += q[j] * k[j];
      }
      score = simd_sum(score);

      // Online softmax update.
      U new_max = max(max_score, score);
      U factor = fast::exp(max_score - new_max);
      U exp_score = fast::exp(score - new_max);
      max_score = new_max;
      sum_exp_score = sum_exp_score * factor + exp_score;

      // Inline dequant V[i] for this thread's dim slice.
      if (exp_score > 1e-20) {
        // Spec 043 Phase 1 — cooperative V packed-word load. Reuses
        // tg_packed[simd_gid][..] (K's load already finished its
        // simd_sum + softmax, so the buffer is free to overwrite).
        const device uint32_t* v_packed_t =
            v_packed_head + i * VAL_PACKED_WIDTH;
        for (int w = simd_lid; w < VAL_PACKED_WIDTH; w += BD) {
          tg_packed[simd_gid][w] = v_packed_t[w];
        }
        simdgroup_barrier(mem_flags::mem_threadgroup);

        U v_norm = static_cast<U>(v_norms_head[i]);
        U v_bias_t = tf_has_bias
            ? static_cast<U>(v_bias[kv_head_idx * uint(token_count) + i])
            : U(0);

#pragma clang loop unroll(full)
        for (int j = 0; j < qk_per_thread; j++) {
          int d = simd_lid * qk_per_thread + j;
          if (d >= Dim) {
            v[j] = 0;
            continue;
          }
          // Same bit-contiguous unpacking as K above, against the
          // shared TG cache.
          uint bit_offset = (uint)(d * ValueBits);
          uint word_idx = bit_offset / 32u;
          uint shift = bit_offset % 32u;
          uint val_idx = (tg_packed[simd_gid][word_idx] >> shift);
          int spill = (int)shift + (int)ValueBits - 32;
          if (spill > 0) {
            val_idx |= (tg_packed[simd_gid][word_idx + 1]
                        << ((uint)ValueBits - (uint)spill));
          }
          val_idx &= VAL_MASK;
          v[j] = tg_val_codebook[val_idx] * v_norm;
          if (tf_has_bias) {
            v[j] += v_bias_t * static_cast<U>(v_rotated_ones[d]);
          }
        }

#pragma clang loop unroll(full)
        for (int j = 0; j < qk_per_thread; j++) {
          o[j] = o[j] * factor + exp_score * v[j];
        }
      } else {
#pragma clang loop unroll(full)
        for (int j = 0; j < qk_per_thread; j++) {
          o[j] = o[j] * factor;
        }
      }
    }
  }

  // Cross-simdgroup max + sum reduction.
  if (simd_lid == 0) {
    max_scores[simd_gid] = max_score;
    sum_exp_scores[simd_gid] = sum_exp_score;
  }
  threadgroup_barrier(mem_flags::mem_threadgroup);
  max_score = max_scores[simd_lid];
  U new_max = simd_max(max_score);
  U factor = fast::exp(max_score - new_max);
  sum_exp_score = simd_sum(sum_exp_scores[simd_lid] * factor);

  // Aggregate o across simdgroups.
  for (int i = 0; i < qk_per_thread; i++) {
    outputs[simd_lid * BD + simd_gid] = o[i];
    threadgroup_barrier(mem_flags::mem_threadgroup);
    o[i] = simd_sum(outputs[simd_gid * BD + simd_lid] * factor);
    o[i] = sum_exp_score == 0 ? o[i] : (o[i] / sum_exp_score);
    threadgroup_barrier(mem_flags::mem_threadgroup);
  }

  // Write output (bfloat — matches turbo_flash pass2 output dtype).
  if (simd_lid == 0) {
    for (int i = 0; i < qk_per_thread; i++) {
      int d = simd_gid * qk_per_thread + i;
      if (d < Dim) {
        out[o_offset * Dim + d] = static_cast<bfloat>(o[i]);
      }
    }
  }
}
