command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	1672055	File	/home/p4ultr4n/workplace/ReVeal/raw_code/dec_sru_0.c								
ANR	1672056	Function	dec_sru	1:0:0:1100							
ANR	1672057	FunctionDef	dec_sru (DisasContext * dc)		1672056	0					
ANR	1672058	CompoundStatement		3:0:39:1100	1672056	0					
ANR	1672059	IfStatement	if ( dc -> format == OP_FMT_RI )		1672056	0					
ANR	1672060	Condition	dc -> format == OP_FMT_RI	5:8:50:72	1672056	0	True				
ANR	1672061	EqualityExpression	dc -> format == OP_FMT_RI		1672056	0		==			
ANR	1672062	PtrMemberAccess	dc -> format		1672056	0					
ANR	1672063	Identifier	dc		1672056	0					
ANR	1672064	Identifier	format		1672056	1					
ANR	1672065	Identifier	OP_FMT_RI		1672056	1					
ANR	1672066	CompoundStatement		3:33:35:35	1672056	1					
ANR	1672067	ExpressionStatement	"LOG_DIS ( ""srui r%d, r%d, %d\\n"" , dc -> r1 , dc -> r0 , dc -> imm5 )"	7:8:86:142	1672056	0	True				
ANR	1672068	CallExpression	"LOG_DIS ( ""srui r%d, r%d, %d\\n"" , dc -> r1 , dc -> r0 , dc -> imm5 )"		1672056	0					
ANR	1672069	Callee	LOG_DIS		1672056	0					
ANR	1672070	Identifier	LOG_DIS		1672056	0					
ANR	1672071	ArgumentList	"""srui r%d, r%d, %d\\n"""		1672056	1					
ANR	1672072	Argument	"""srui r%d, r%d, %d\\n"""		1672056	0					
ANR	1672073	PrimaryExpression	"""srui r%d, r%d, %d\\n"""		1672056	0					
ANR	1672074	Argument	dc -> r1		1672056	1					
ANR	1672075	PtrMemberAccess	dc -> r1		1672056	0					
ANR	1672076	Identifier	dc		1672056	0					
ANR	1672077	Identifier	r1		1672056	1					
ANR	1672078	Argument	dc -> r0		1672056	2					
ANR	1672079	PtrMemberAccess	dc -> r0		1672056	0					
ANR	1672080	Identifier	dc		1672056	0					
ANR	1672081	Identifier	r0		1672056	1					
ANR	1672082	Argument	dc -> imm5		1672056	3					
ANR	1672083	PtrMemberAccess	dc -> imm5		1672056	0					
ANR	1672084	Identifier	dc		1672056	0					
ANR	1672085	Identifier	imm5		1672056	1					
ANR	1672086	ElseStatement	else		1672056	0					
ANR	1672087	CompoundStatement		7:11:116:116	1672056	0					
ANR	1672088	ExpressionStatement	"LOG_DIS ( ""sru r%d, r%d, r%d\\n"" , dc -> r2 , dc -> r0 , dc -> r1 )"	11:8:167:221	1672056	0	True				
ANR	1672089	CallExpression	"LOG_DIS ( ""sru r%d, r%d, r%d\\n"" , dc -> r2 , dc -> r0 , dc -> r1 )"		1672056	0					
ANR	1672090	Callee	LOG_DIS		1672056	0					
ANR	1672091	Identifier	LOG_DIS		1672056	0					
ANR	1672092	ArgumentList	"""sru r%d, r%d, r%d\\n"""		1672056	1					
ANR	1672093	Argument	"""sru r%d, r%d, r%d\\n"""		1672056	0					
ANR	1672094	PrimaryExpression	"""sru r%d, r%d, r%d\\n"""		1672056	0					
ANR	1672095	Argument	dc -> r2		1672056	1					
ANR	1672096	PtrMemberAccess	dc -> r2		1672056	0					
ANR	1672097	Identifier	dc		1672056	0					
ANR	1672098	Identifier	r2		1672056	1					
ANR	1672099	Argument	dc -> r0		1672056	2					
ANR	1672100	PtrMemberAccess	dc -> r0		1672056	0					
ANR	1672101	Identifier	dc		1672056	0					
ANR	1672102	Identifier	r0		1672056	1					
ANR	1672103	Argument	dc -> r1		1672056	3					
ANR	1672104	PtrMemberAccess	dc -> r1		1672056	0					
ANR	1672105	Identifier	dc		1672056	0					
ANR	1672106	Identifier	r1		1672056	1					
ANR	1672107	IfStatement	if ( dc -> format == OP_FMT_RI )		1672056	1					
ANR	1672108	Condition	dc -> format == OP_FMT_RI	17:8:241:263	1672056	0	True				
ANR	1672109	EqualityExpression	dc -> format == OP_FMT_RI		1672056	0		==			
ANR	1672110	PtrMemberAccess	dc -> format		1672056	0					
ANR	1672111	Identifier	dc		1672056	0					
ANR	1672112	Identifier	format		1672056	1					
ANR	1672113	Identifier	OP_FMT_RI		1672056	1					
ANR	1672114	CompoundStatement		15:33:226:226	1672056	1					
ANR	1672115	IfStatement	if ( ! ( dc -> features & LM32_FEATURE_SHIFT ) && ( dc -> imm5 != 1 ) )		1672056	0					
ANR	1672116	Condition	! ( dc -> features & LM32_FEATURE_SHIFT ) && ( dc -> imm5 != 1 )	19:12:281:335	1672056	0	True				
ANR	1672117	AndExpression	! ( dc -> features & LM32_FEATURE_SHIFT ) && ( dc -> imm5 != 1 )		1672056	0		&&			
ANR	1672118	UnaryOperationExpression	! ( dc -> features & LM32_FEATURE_SHIFT )		1672056	0					
ANR	1672119	UnaryOperator	!		1672056	0					
ANR	1672120	BitAndExpression	dc -> features & LM32_FEATURE_SHIFT		1672056	1		&			
ANR	1672121	PtrMemberAccess	dc -> features		1672056	0					
ANR	1672122	Identifier	dc		1672056	0					
ANR	1672123	Identifier	features		1672056	1					
ANR	1672124	Identifier	LM32_FEATURE_SHIFT		1672056	1					
ANR	1672125	EqualityExpression	dc -> imm5 != 1		1672056	1		!=			
ANR	1672126	PtrMemberAccess	dc -> imm5		1672056	0					
ANR	1672127	Identifier	dc		1672056	0					
ANR	1672128	Identifier	imm5		1672056	1					
ANR	1672129	PrimaryExpression	1		1672056	1					
ANR	1672130	CompoundStatement		17:69:298:298	1672056	1					
ANR	1672131	ExpressionStatement	"qemu_log_mask ( LOG_GUEST_ERROR , ""hardware shifter is not available\\n"" )"	21:12:353:443	1672056	0	True				
ANR	1672132	CallExpression	"qemu_log_mask ( LOG_GUEST_ERROR , ""hardware shifter is not available\\n"" )"		1672056	0					
ANR	1672133	Callee	qemu_log_mask		1672056	0					
ANR	1672134	Identifier	qemu_log_mask		1672056	0					
ANR	1672135	ArgumentList	LOG_GUEST_ERROR		1672056	1					
ANR	1672136	Argument	LOG_GUEST_ERROR		1672056	0					
ANR	1672137	Identifier	LOG_GUEST_ERROR		1672056	0					
ANR	1672138	Argument	"""hardware shifter is not available\\n"""		1672056	1					
ANR	1672139	PrimaryExpression	"""hardware shifter is not available\\n"""		1672056	0					
ANR	1672140	ExpressionStatement	t_gen_illegal_insn ( dc )	25:12:458:480	1672056	1	True				
ANR	1672141	CallExpression	t_gen_illegal_insn ( dc )		1672056	0					
ANR	1672142	Callee	t_gen_illegal_insn		1672056	0					
ANR	1672143	Identifier	t_gen_illegal_insn		1672056	0					
ANR	1672144	ArgumentList	dc		1672056	1					
ANR	1672145	Argument	dc		1672056	0					
ANR	1672146	Identifier	dc		1672056	0					
ANR	1672147	ReturnStatement	return ;	27:12:495:501	1672056	2	True				
ANR	1672148	ExpressionStatement	"tcg_gen_shri_tl ( cpu_R [ dc -> r1 ] , cpu_R [ dc -> r0 ] , dc -> imm5 )"	31:8:523:578	1672056	1	True				
ANR	1672149	CallExpression	"tcg_gen_shri_tl ( cpu_R [ dc -> r1 ] , cpu_R [ dc -> r0 ] , dc -> imm5 )"		1672056	0					
ANR	1672150	Callee	tcg_gen_shri_tl		1672056	0					
ANR	1672151	Identifier	tcg_gen_shri_tl		1672056	0					
ANR	1672152	ArgumentList	cpu_R [ dc -> r1 ]		1672056	1					
ANR	1672153	Argument	cpu_R [ dc -> r1 ]		1672056	0					
ANR	1672154	ArrayIndexing	cpu_R [ dc -> r1 ]		1672056	0					
ANR	1672155	Identifier	cpu_R		1672056	0					
ANR	1672156	PtrMemberAccess	dc -> r1		1672056	1					
ANR	1672157	Identifier	dc		1672056	0					
ANR	1672158	Identifier	r1		1672056	1					
ANR	1672159	Argument	cpu_R [ dc -> r0 ]		1672056	1					
ANR	1672160	ArrayIndexing	cpu_R [ dc -> r0 ]		1672056	0					
ANR	1672161	Identifier	cpu_R		1672056	0					
ANR	1672162	PtrMemberAccess	dc -> r0		1672056	1					
ANR	1672163	Identifier	dc		1672056	0					
ANR	1672164	Identifier	r0		1672056	1					
ANR	1672165	Argument	dc -> imm5		1672056	2					
ANR	1672166	PtrMemberAccess	dc -> imm5		1672056	0					
ANR	1672167	Identifier	dc		1672056	0					
ANR	1672168	Identifier	imm5		1672056	1					
ANR	1672169	ElseStatement	else		1672056	0					
ANR	1672170	CompoundStatement		37:8:633:663	1672056	0					
ANR	1672171	IdentifierDeclStatement	int l1 = gen_new_label ( ) ;	35:8:603:627	1672056	0	True				
ANR	1672172	IdentifierDecl	l1 = gen_new_label ( )		1672056	0					
ANR	1672173	IdentifierDeclType	int		1672056	0					
ANR	1672174	Identifier	l1		1672056	1					
ANR	1672175	AssignmentExpression	l1 = gen_new_label ( )		1672056	2		=			
ANR	1672176	Identifier	l1		1672056	0					
ANR	1672177	CallExpression	gen_new_label ( )		1672056	1					
ANR	1672178	Callee	gen_new_label		1672056	0					
ANR	1672179	Identifier	gen_new_label		1672056	0					
ANR	1672180	ArgumentList			1672056	1					
ANR	1672181	IdentifierDeclStatement	int l2 = gen_new_label ( ) ;	37:8:638:662	1672056	1	True				
ANR	1672182	IdentifierDecl	l2 = gen_new_label ( )		1672056	0					
ANR	1672183	IdentifierDeclType	int		1672056	0					
ANR	1672184	Identifier	l2		1672056	1					
ANR	1672185	AssignmentExpression	l2 = gen_new_label ( )		1672056	2		=			
ANR	1672186	Identifier	l2		1672056	0					
ANR	1672187	CallExpression	gen_new_label ( )		1672056	1					
ANR	1672188	Callee	gen_new_label		1672056	0					
ANR	1672189	Identifier	gen_new_label		1672056	0					
ANR	1672190	ArgumentList			1672056	1					
ANR	1672191	IdentifierDeclStatement	TCGv t0 = tcg_temp_local_new ( ) ;	39:8:673:703	1672056	2	True				
ANR	1672192	IdentifierDecl	t0 = tcg_temp_local_new ( )		1672056	0					
ANR	1672193	IdentifierDeclType	TCGv		1672056	0					
ANR	1672194	Identifier	t0		1672056	1					
ANR	1672195	AssignmentExpression	t0 = tcg_temp_local_new ( )		1672056	2		=			
ANR	1672196	Identifier	t0		1672056	0					
ANR	1672197	CallExpression	tcg_temp_local_new ( )		1672056	1					
ANR	1672198	Callee	tcg_temp_local_new		1672056	0					
ANR	1672199	Identifier	tcg_temp_local_new		1672056	0					
ANR	1672200	ArgumentList			1672056	1					
ANR	1672201	ExpressionStatement	"tcg_gen_andi_tl ( t0 , cpu_R [ dc -> r1 ] , 0x1f )"	41:8:714:754	1672056	3	True				
ANR	1672202	CallExpression	"tcg_gen_andi_tl ( t0 , cpu_R [ dc -> r1 ] , 0x1f )"		1672056	0					
ANR	1672203	Callee	tcg_gen_andi_tl		1672056	0					
ANR	1672204	Identifier	tcg_gen_andi_tl		1672056	0					
ANR	1672205	ArgumentList	t0		1672056	1					
ANR	1672206	Argument	t0		1672056	0					
ANR	1672207	Identifier	t0		1672056	0					
ANR	1672208	Argument	cpu_R [ dc -> r1 ]		1672056	1					
ANR	1672209	ArrayIndexing	cpu_R [ dc -> r1 ]		1672056	0					
ANR	1672210	Identifier	cpu_R		1672056	0					
ANR	1672211	PtrMemberAccess	dc -> r1		1672056	1					
ANR	1672212	Identifier	dc		1672056	0					
ANR	1672213	Identifier	r1		1672056	1					
ANR	1672214	Argument	0x1f		1672056	2					
ANR	1672215	PrimaryExpression	0x1f		1672056	0					
ANR	1672216	IfStatement	if ( ! ( dc -> features & LM32_FEATURE_SHIFT ) )		1672056	4					
ANR	1672217	Condition	! ( dc -> features & LM32_FEATURE_SHIFT )	45:12:771:806	1672056	0	True				
ANR	1672218	UnaryOperationExpression	! ( dc -> features & LM32_FEATURE_SHIFT )		1672056	0					
ANR	1672219	UnaryOperator	!		1672056	0					
ANR	1672220	BitAndExpression	dc -> features & LM32_FEATURE_SHIFT		1672056	1		&			
ANR	1672221	PtrMemberAccess	dc -> features		1672056	0					
ANR	1672222	Identifier	dc		1672056	0					
ANR	1672223	Identifier	features		1672056	1					
ANR	1672224	Identifier	LM32_FEATURE_SHIFT		1672056	1					
ANR	1672225	CompoundStatement		43:50:769:769	1672056	1					
ANR	1672226	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t0 , 1 , l1 )"	47:12:824:866	1672056	0	True				
ANR	1672227	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t0 , 1 , l1 )"		1672056	0					
ANR	1672228	Callee	tcg_gen_brcondi_tl		1672056	0					
ANR	1672229	Identifier	tcg_gen_brcondi_tl		1672056	0					
ANR	1672230	ArgumentList	TCG_COND_EQ		1672056	1					
ANR	1672231	Argument	TCG_COND_EQ		1672056	0					
ANR	1672232	Identifier	TCG_COND_EQ		1672056	0					
ANR	1672233	Argument	t0		1672056	1					
ANR	1672234	Identifier	t0		1672056	0					
ANR	1672235	Argument	1		1672056	2					
ANR	1672236	PrimaryExpression	1		1672056	0					
ANR	1672237	Argument	l1		1672056	3					
ANR	1672238	Identifier	l1		1672056	0					
ANR	1672239	ExpressionStatement	t_gen_illegal_insn ( dc )	49:12:881:903	1672056	1	True				
ANR	1672240	CallExpression	t_gen_illegal_insn ( dc )		1672056	0					
ANR	1672241	Callee	t_gen_illegal_insn		1672056	0					
ANR	1672242	Identifier	t_gen_illegal_insn		1672056	0					
ANR	1672243	ArgumentList	dc		1672056	1					
ANR	1672244	Argument	dc		1672056	0					
ANR	1672245	Identifier	dc		1672056	0					
ANR	1672246	ExpressionStatement	tcg_gen_br ( l2 )	51:12:918:932	1672056	2	True				
ANR	1672247	CallExpression	tcg_gen_br ( l2 )		1672056	0					
ANR	1672248	Callee	tcg_gen_br		1672056	0					
ANR	1672249	Identifier	tcg_gen_br		1672056	0					
ANR	1672250	ArgumentList	l2		1672056	1					
ANR	1672251	Argument	l2		1672056	0					
ANR	1672252	Identifier	l2		1672056	0					
ANR	1672253	ExpressionStatement	gen_set_label ( l1 )	57:8:956:973	1672056	5	True				
ANR	1672254	CallExpression	gen_set_label ( l1 )		1672056	0					
ANR	1672255	Callee	gen_set_label		1672056	0					
ANR	1672256	Identifier	gen_set_label		1672056	0					
ANR	1672257	ArgumentList	l1		1672056	1					
ANR	1672258	Argument	l1		1672056	0					
ANR	1672259	Identifier	l1		1672056	0					
ANR	1672260	ExpressionStatement	"tcg_gen_shr_tl ( cpu_R [ dc -> r2 ] , cpu_R [ dc -> r0 ] , t0 )"	59:8:984:1032	1672056	6	True				
ANR	1672261	CallExpression	"tcg_gen_shr_tl ( cpu_R [ dc -> r2 ] , cpu_R [ dc -> r0 ] , t0 )"		1672056	0					
ANR	1672262	Callee	tcg_gen_shr_tl		1672056	0					
ANR	1672263	Identifier	tcg_gen_shr_tl		1672056	0					
ANR	1672264	ArgumentList	cpu_R [ dc -> r2 ]		1672056	1					
ANR	1672265	Argument	cpu_R [ dc -> r2 ]		1672056	0					
ANR	1672266	ArrayIndexing	cpu_R [ dc -> r2 ]		1672056	0					
ANR	1672267	Identifier	cpu_R		1672056	0					
ANR	1672268	PtrMemberAccess	dc -> r2		1672056	1					
ANR	1672269	Identifier	dc		1672056	0					
ANR	1672270	Identifier	r2		1672056	1					
ANR	1672271	Argument	cpu_R [ dc -> r0 ]		1672056	1					
ANR	1672272	ArrayIndexing	cpu_R [ dc -> r0 ]		1672056	0					
ANR	1672273	Identifier	cpu_R		1672056	0					
ANR	1672274	PtrMemberAccess	dc -> r0		1672056	1					
ANR	1672275	Identifier	dc		1672056	0					
ANR	1672276	Identifier	r0		1672056	1					
ANR	1672277	Argument	t0		1672056	2					
ANR	1672278	Identifier	t0		1672056	0					
ANR	1672279	ExpressionStatement	gen_set_label ( l2 )	61:8:1043:1060	1672056	7	True				
ANR	1672280	CallExpression	gen_set_label ( l2 )		1672056	0					
ANR	1672281	Callee	gen_set_label		1672056	0					
ANR	1672282	Identifier	gen_set_label		1672056	0					
ANR	1672283	ArgumentList	l2		1672056	1					
ANR	1672284	Argument	l2		1672056	0					
ANR	1672285	Identifier	l2		1672056	0					
ANR	1672286	ExpressionStatement	tcg_temp_free ( t0 )	65:8:1073:1090	1672056	8	True				
ANR	1672287	CallExpression	tcg_temp_free ( t0 )		1672056	0					
ANR	1672288	Callee	tcg_temp_free		1672056	0					
ANR	1672289	Identifier	tcg_temp_free		1672056	0					
ANR	1672290	ArgumentList	t0		1672056	1					
ANR	1672291	Argument	t0		1672056	0					
ANR	1672292	Identifier	t0		1672056	0					
ANR	1672293	ReturnType	static void		1672056	1					
ANR	1672294	Identifier	dec_sru		1672056	2					
ANR	1672295	ParameterList	DisasContext * dc		1672056	3					
ANR	1672296	Parameter	DisasContext * dc	1:20:20:35	1672056	0	True				
ANR	1672297	ParameterType	DisasContext *		1672056	0					
ANR	1672298	Identifier	dc		1672056	1					
ANR	1672299	CFGEntryNode	ENTRY		1672056		True				
ANR	1672300	CFGExitNode	EXIT		1672056		True				
ANR	1672301	Symbol	OP_FMT_RI		1672056						
ANR	1672302	Symbol	l1		1672056						
ANR	1672303	Symbol	* dc		1672056						
ANR	1672304	Symbol	l2		1672056						
ANR	1672305	Symbol	* dc -> r0		1672056						
ANR	1672306	Symbol	* * dc		1672056						
ANR	1672307	Symbol	* dc -> r1		1672056						
ANR	1672308	Symbol	TCG_COND_EQ		1672056						
ANR	1672309	Symbol	* cpu_R		1672056						
ANR	1672310	Symbol	* dc -> r2		1672056						
ANR	1672311	Symbol	LM32_FEATURE_SHIFT		1672056						
ANR	1672312	Symbol	LOG_GUEST_ERROR		1672056						
ANR	1672313	Symbol	dc -> features		1672056						
ANR	1672314	Symbol	tcg_temp_local_new		1672056						
ANR	1672315	Symbol	gen_new_label		1672056						
ANR	1672316	Symbol	dc -> r0		1672056						
ANR	1672317	Symbol	cpu_R		1672056						
ANR	1672318	Symbol	t0		1672056						
ANR	1672319	Symbol	dc -> r1		1672056						
ANR	1672320	Symbol	dc -> format		1672056						
ANR	1672321	Symbol	dc -> r2		1672056						
ANR	1672322	Symbol	dc		1672056						
ANR	1672323	Symbol	dc -> imm5		1672056						
