
---------- Begin Simulation Statistics ----------
final_tick                                93284593500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 450898                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683036                       # Number of bytes of host memory used
host_op_rate                                   451783                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   221.78                       # Real time elapsed on the host
host_tick_rate                              420617779                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093285                       # Number of seconds simulated
sim_ticks                                 93284593500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694407                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095393                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101816                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727669                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477748                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65340                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.865692                       # CPI: cycles per instruction
system.cpu.discardedOps                        190655                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610088                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402314                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001402                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        53639349                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.535994                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        186569187                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132929838                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       360876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        726265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1551                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1561                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             168574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       269786                       # Transaction distribution
system.membus.trans_dist::CleanEvict            91060                       # Transaction distribution
system.membus.trans_dist::ReadExReq            196845                       # Transaction distribution
system.membus.trans_dist::ReadExResp           196844                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        168574                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1091683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1091683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     40653056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40653056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            365419                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  365419    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              365419                       # Request fanout histogram
system.membus.respLayer1.occupancy         1990033250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1884234500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425994                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       872818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          200116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286331                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425247                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     84135040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               84202176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          362380                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17266304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1074706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001575                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039893                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1073023     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1673      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1074706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1314925000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067368497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               346830                       # number of demand (read+write) hits
system.l2.demand_hits::total                   346904                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  74                       # number of overall hits
system.l2.overall_hits::.cpu.data              346830                       # number of overall hits
system.l2.overall_hits::total                  346904                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             364749                       # number of demand (read+write) misses
system.l2.demand_misses::total                 365422                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            364749                       # number of overall misses
system.l2.overall_misses::total                365422                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52660500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32207675500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32260336000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52660500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32207675500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32260336000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712326                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712326                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.900937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.512591                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.512998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.900937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.512591                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.512998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78247.399703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88300.928858                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88282.413210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78247.399703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88300.928858                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88282.413210                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              269786                       # number of writebacks
system.l2.writebacks::total                    269786                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        364746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            365419                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       364746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           365419                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28560027500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28605958000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28560027500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28605958000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.512587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.512994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.512587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.512994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68247.399703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78301.139697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78282.623509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68247.399703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78301.139697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78282.623509                       # average overall mshr miss latency
system.l2.replacements                         362380                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       603032                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           603032                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       603032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       603032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             89487                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89487                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          196845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              196845                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17994090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17994090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.687471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.687471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91412.481902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91412.481902                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       196845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         196845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16025650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16025650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.687471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.687471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81412.532703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81412.532703                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.900937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78247.399703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78247.399703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45930500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45930500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68247.399703                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68247.399703                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        257343                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            257343                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       167904                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          167904                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14213585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14213585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.394839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.394839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84653.048766                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84653.048766                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       167901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       167901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12534377500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12534377500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.394832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.394832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74653.382053                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74653.382053                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4033.603085                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423031                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    366476                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.883013                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.575072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.765158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3987.262856                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984766                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          531                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11750972                       # Number of tag accesses
system.l2.tags.data_accesses                 11750972                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       23343680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23386752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17266304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17266304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          364745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              365418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       269786                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269786                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            461727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         250241536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             250703263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       461727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           461727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185092772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185092772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185092772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           461727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        250241536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            435796035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    269779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    361421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013198712500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16026                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16026                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              996562                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             254209                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      365419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     269786                       # Number of write requests accepted
system.mem_ctrls.readBursts                    365419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   269786                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3325                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16572                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6772404500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1810470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13561667000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18703.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37453.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   175569                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124741                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                365419                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               269786                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  276875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   81692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       331524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    121.973818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.201614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   167.855871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       248164     74.86%     74.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        54749     16.51%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6627      2.00%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2788      0.84%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10387      3.13%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          702      0.21%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          680      0.21%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          692      0.21%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6735      2.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       331524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.592974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.033780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          15836     98.81%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          143      0.89%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           14      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16026                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.832210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.798412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.081393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9794     61.11%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              225      1.40%     62.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4954     30.91%     93.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1011      6.31%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      0.24%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16026                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23174016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  212800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17264192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23386816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17266304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       248.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    250.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   93284573000                       # Total gap between requests
system.mem_ctrls.avgGap                     146857.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23130944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17264192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 461726.833809915232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 247961031.207152128220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185070131.650410205126                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       364746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       269786                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18351250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13543315750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2251806196750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27267.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37130.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8346638.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1173644640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            623776560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1283157960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          699208560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7363387200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29440108980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11029613280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51612897180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.284259                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28382168250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3114800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61787625250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1193529540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            634357020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1302186060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          708902100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7363387200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29936855430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10611300480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51750517830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.759536                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27291622750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3114800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62878170750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     93284593500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662725                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662725                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662725                       # number of overall hits
system.cpu.icache.overall_hits::total         9662725                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55323000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55323000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55323000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55323000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663472                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663472                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663472                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663472                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74060.240964                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74060.240964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74060.240964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74060.240964                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54576000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54576000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73060.240964                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73060.240964                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73060.240964                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73060.240964                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662725                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662725                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55323000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55323000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74060.240964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74060.240964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73060.240964                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73060.240964                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.994080                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663472                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.374833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.994080                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327691                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327691                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51320214                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51320214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51320721                       # number of overall hits
system.cpu.dcache.overall_hits::total        51320721                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       761879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         761879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       769790                       # number of overall misses
system.cpu.dcache.overall_misses::total        769790                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  38654868500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38654868500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  38654868500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38654868500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52082093                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52082093                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52090511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52090511                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014628                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014628                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014778                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50736.230425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50736.230425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50214.822874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50214.822874                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       196279                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3262                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.171367                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       603032                       # number of writebacks
system.cpu.dcache.writebacks::total            603032                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58206                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58206                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711579                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711579                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36318381500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36318381500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36921249999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36921249999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013511                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013660                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51612.583544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51612.583544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51886.368202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51886.368202                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710554                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40714640                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40714640                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17371334500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17371334500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41131992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41131992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41622.741714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41622.741714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16952986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16952986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40621.425884                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40621.425884                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344527                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344527                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21283534000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21283534000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61776.098825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61776.098825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58195                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58195                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19365395000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19365395000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67632.660688                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67632.660688                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939772                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939772                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    602868499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    602868499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76254.553377                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76254.553377                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.656996                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52032375                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711578                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.122518                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.656996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          572                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104892752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104892752                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  93284593500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
