INFO-FLOW: Workspace G:/AES/AES_Solutions/ultra_board opened at Sun Apr 11 10:53:07 +0530 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 0.381 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.471 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.62 sec.
Execute   set_part xczu7ev-ffvc1156-2-e -tool vivado 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu7ev 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'aes/aes.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling aes/aes.c as C
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       is_encrypted aes/aes.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "aes/aes.c"   -DHW_COSIM  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  -o "G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E aes/aes.c -DHW_COSIM -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c
Command       clang done; 0.88 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -DHW_COSIM  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  "G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c"  -o "G:/AES/AES_Solutions/ultra_board/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -DHW_COSIM -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/useless.bc
Command       clang done; 0.885 sec.
INFO-FLOW: Done: GCC PP time: 1.8 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c std=gnu89 -directive=G:/AES/AES_Solutions/ultra_board/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=G:/AES/AES_Solutions/ultra_board/.autopilot/db/.systemc_flag -quiet -fix-errors G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c std=gnu89 -directive=G:/AES/AES_Solutions/ultra_board/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=G:/AES/AES_Solutions/ultra_board/.autopilot/db/all.directive.json -quiet -fix-errors G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=G:/AES/AES_Solutions/ultra_board/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.diag.yml G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > G:/AES/AES_Solutions/ultra_board/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.out.log 2> G:/AES/AES_Solutions/ultra_board/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=G:/AES/AES_Solutions/ultra_board/.autopilot/db/tidy-3.1.aes.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > G:/AES/AES_Solutions/ultra_board/.autopilot/db/tidy-3.1.aes.pp.0.c.out.log 2> G:/AES/AES_Solutions/ultra_board/.autopilot/db/tidy-3.1.aes.pp.0.c.err.log 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > G:/AES/AES_Solutions/ultra_board/.autopilot/db/xilinx-legacy-rewriter.aes.pp.0.c.out.log 2> G:/AES/AES_Solutions/ultra_board/.autopilot/db/xilinx-legacy-rewriter.aes.pp.0.c.err.log 
Command       tidy_31 done; 0.148 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pragma.2.c"  -DHW_COSIM  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.pragma.2.c -DHW_COSIM -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.bc
Command       clang done; 0.889 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes.g.bc -hls-opt -except-internalize aes_main -LC:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.g 
Command       llvm-ld done; 0.874 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 175.008 ; gain = 83.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 175.008 ; gain = 83.992
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.pp.bc -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.498 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top aes_main -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.g.0.bc -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'SubByte' into 'KeySchedule' (aes/aes_key.c:154).
INFO: [XFORM 203-603] Inlining function 'SubByte' into 'KeySchedule' (aes/aes_key.c:155).
INFO: [XFORM 203-603] Inlining function 'SubByte' into 'KeySchedule' (aes/aes_key.c:156).
INFO: [XFORM 203-603] Inlining function 'SubByte' into 'KeySchedule' (aes/aes_key.c:157).
INFO: [XFORM 203-603] Inlining function 'KeySchedule' into 'encrypt' (aes/aes_enc.c:77).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'encrypt' (aes/aes_enc.c:110).
INFO: [XFORM 203-603] Inlining function 'ByteSub_ShiftRow' into 'encrypt' (aes/aes_enc.c:118).
INFO: [XFORM 203-603] Inlining function 'MixColumn_AddRoundKey' into 'encrypt' (aes/aes_enc.c:119).
INFO: [XFORM 203-603] Inlining function 'ByteSub_ShiftRow' into 'encrypt' (aes/aes_enc.c:121).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'encrypt' (aes/aes_enc.c:122).
INFO: [XFORM 203-603] Inlining function 'KeySchedule' into 'decrypt' (aes/aes_dec.c:75).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'decrypt' (aes/aes_dec.c:111).
INFO: [XFORM 203-603] Inlining function 'InversShiftRow_ByteSub' into 'decrypt' (aes/aes_dec.c:113).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey_InversMixColumn' into 'decrypt' (aes/aes_dec.c:122).
INFO: [XFORM 203-603] Inlining function 'InversShiftRow_ByteSub' into 'decrypt' (aes/aes_dec.c:123).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'decrypt' (aes/aes_dec.c:126).
Command         transform done; 0.301 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 175.008 ; gain = 83.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.g.1.bc -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.87 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.g.2.prechk.bc -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 175.008 ; gain = 83.992
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.g.1.bc to G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp G:/AES/AES_Solutions/ultra_board/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.o.1.bc -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decrypt' (aes/aes_dec.c:63).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-7' (aes/aes_dec.c:142) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'encrypt' (aes/aes_enc.c:64).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-7' (aes/aes_enc.c:139) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-0' (aes/aes_key.c:138:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 116 to 40 for loop 'Loop-1' (aes/aes_key.c:150:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop lower bound from 36 to 40 for loop 'Loop-1' (aes/aes_key.c:150:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-2' (aes/aes_func.c:568:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'Loop-3' (aes/aes_dec.c:121:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-4' (aes/aes_func.c:568:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 16 for loop 'Loop-5' (aes/aes_dec.c:134:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-0' (aes/aes_key.c:138:1) in function 'encrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 116 to 40 for loop 'Loop-1' (aes/aes_key.c:150:1) in function 'encrypt'.
WARNING: [XFORM 203-561] Updating loop lower bound from 36 to 40 for loop 'Loop-1' (aes/aes_key.c:150:1) in function 'encrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-2' (aes/aes_func.c:568:1) in function 'encrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-4' (aes/aes_func.c:568:1) in function 'encrypt'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes/aes_key.c:137) in function 'decrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (aes/aes_key.c:140) in function 'decrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes/aes_key.c:146) in function 'decrypt' completely with a factor of 40.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes/aes_key.c:172) in function 'decrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes/aes_func.c:565) in function 'decrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (aes/aes_dec.c:117) in function 'decrypt' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.1' (aes/aes_func.c:455) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.2' (aes/aes_func.c:465) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.1' (aes/aes_func.c:469) in function 'decrypt' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.2' (aes/aes_func.c:465) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.2' (aes/aes_func.c:465) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.2' (aes/aes_func.c:465) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.2' (aes/aes_func.c:465) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.2' (aes/aes_func.c:465) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.2' (aes/aes_func.c:465) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.2' (aes/aes_func.c:465) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.2' (aes/aes_func.c:465) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.3' (aes/aes_func.c:524) in function 'decrypt': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (aes/aes_func.c:565) in function 'decrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (aes/aes_dec.c:131) in function 'decrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (aes/aes_dec.c:142) in function 'decrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes/aes_key.c:137) in function 'encrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (aes/aes_key.c:140) in function 'encrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes/aes_key.c:146) in function 'encrypt' completely with a factor of 40.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes/aes_key.c:172) in function 'encrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes/aes_func.c:565) in function 'encrypt' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4' (aes/aes_enc.c:112) in function 'encrypt' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.1' (aes/aes_func.c:380) in function 'encrypt': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.2' (aes/aes_func.c:433) in function 'encrypt': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (aes/aes_func.c:565) in function 'encrypt' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-6' (aes/aes_enc.c:127) in function 'encrypt' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (aes/aes_enc.c:139) in function 'encrypt' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'statemt'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'key'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'word'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'temp' (aes/aes_key.c:81) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'temp' (aes/aes_key.c:81) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'ret' (aes/aes_func.c:375) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.0' (aes/aes_key.c:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.1' (aes/aes_key.c:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.0' (aes/aes_key.c:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.1466' (aes/aes_key.c:81) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp.0' (aes/aes_key.c:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.1' (aes/aes_key.c:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.0' (aes/aes_key.c:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.1466' (aes/aes_key.c:81) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-0-0' (aes/aes_func.c:383:1) in function 'encrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-0-1' (aes/aes_func.c:436:1) in function 'encrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 16 for loop 'Loop-1' (aes/aes_enc.c:131:1) in function 'encrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-0' (aes/aes_func.c:458:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-1' (aes/aes_func.c:467:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-2' (aes/aes_func.c:527:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-3' (aes/aes_func.c:458:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-4' (aes/aes_func.c:467:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-5' (aes/aes_func.c:527:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-6' (aes/aes_func.c:458:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-7' (aes/aes_func.c:467:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-8' (aes/aes_func.c:527:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-9' (aes/aes_func.c:458:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-10' (aes/aes_func.c:467:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-11' (aes/aes_func.c:527:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-12' (aes/aes_func.c:458:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-13' (aes/aes_func.c:467:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-14' (aes/aes_func.c:527:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-15' (aes/aes_func.c:458:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-16' (aes/aes_func.c:467:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-17' (aes/aes_func.c:527:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-18' (aes/aes_func.c:458:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-19' (aes/aes_func.c:467:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-20' (aes/aes_func.c:527:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-21' (aes/aes_func.c:458:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-22' (aes/aes_func.c:467:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-23' (aes/aes_func.c:527:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-24' (aes/aes_func.c:458:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-25' (aes/aes_func.c:467:1) in function 'decrypt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Loop-26' (aes/aes_func.c:527:1) in function 'decrypt'.
Command         transform done; 7.964 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.o.1.tmp.bc -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes/aes_func.c:384:2) to (aes/aes_func.c:380:22) in function 'encrypt'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'encrypt' (aes/aes_enc.c:64)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'decrypt' (aes/aes_dec.c:63)...232 expression(s) balanced.
Command         transform done; 2.038 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 175.008 ; gain = 83.992
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.o.2.bc -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'Loop-0' (aes/aes_enc.c:116:1) in function 'encrypt'.
Command         transform done; 13.536 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 228.898 ; gain = 137.883
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 25.275 sec.
Command     elaborate done; 29.257 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'aes_main' ...
Execute       ap_set_top_model aes_main 
Execute       get_model_list aes_main -filter all-wo-channel -topdown 
Execute       preproc_iomode -model aes_main 
Execute       preproc_iomode -model decrypt 
Execute       preproc_iomode -model encrypt 
Execute       get_model_list aes_main -filter all-wo-channel 
INFO-FLOW: Model list for configure: encrypt decrypt aes_main
INFO-FLOW: Configuring Module : encrypt ...
Execute       set_default_model encrypt 
Execute       apply_spec_resource_limit encrypt 
INFO-FLOW: Configuring Module : decrypt ...
Execute       set_default_model decrypt 
Execute       apply_spec_resource_limit decrypt 
INFO-FLOW: Configuring Module : aes_main ...
Execute       set_default_model aes_main 
Execute       apply_spec_resource_limit aes_main 
INFO-FLOW: Model list for preprocess: encrypt decrypt aes_main
INFO-FLOW: Preprocessing Module: encrypt ...
Execute       set_default_model encrypt 
Execute       cdfg_preprocess -model encrypt 
Execute       rtl_gen_preprocess encrypt 
INFO-FLOW: Preprocessing Module: decrypt ...
Execute       set_default_model decrypt 
Execute       cdfg_preprocess -model decrypt 
Command       cdfg_preprocess done; 0.108 sec.
Execute       rtl_gen_preprocess decrypt 
INFO-FLOW: Preprocessing Module: aes_main ...
Execute       set_default_model aes_main 
Execute       cdfg_preprocess -model aes_main 
Execute       rtl_gen_preprocess aes_main 
INFO-FLOW: Model list for synthesis: encrypt decrypt aes_main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encrypt 
Execute       schedule -model encrypt 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.762 sec.
INFO: [HLS 200-111]  Elapsed time: 31.272 seconds; current allocated memory: 173.785 MB.
Execute       syn_report -verbosereport -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
Command       syn_report done; 0.616 sec.
Execute       db_write -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.sched.adb -f 
Command       db_write done; 0.424 sec.
INFO-FLOW: Finish scheduling encrypt.
Execute       set_default_model encrypt 
Execute       bind -model encrypt 
BIND OPTION: model=encrypt
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.302 sec.
INFO: [HLS 200-111]  Elapsed time: 1.384 seconds; current allocated memory: 178.380 MB.
Execute       syn_report -verbosereport -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.verbose.bind.rpt 
Command       syn_report done; 0.855 sec.
Execute       db_write -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.bind.adb -f 
Command       db_write done; 0.462 sec.
INFO-FLOW: Finish binding encrypt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decrypt 
Execute       schedule -model decrypt 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.899 sec.
INFO: [HLS 200-111]  Elapsed time: 4.283 seconds; current allocated memory: 191.181 MB.
Execute       syn_report -verbosereport -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.verbose.sched.rpt 
Command       syn_report done; 2.258 sec.
Execute       db_write -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.sched.adb -f 
Command       db_write done; 1.514 sec.
INFO-FLOW: Finish scheduling decrypt.
Execute       set_default_model decrypt 
Execute       bind -model decrypt 
BIND OPTION: model=decrypt
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.849 sec.
INFO: [HLS 200-111]  Elapsed time: 5.69 seconds; current allocated memory: 207.796 MB.
Execute       syn_report -verbosereport -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.verbose.bind.rpt 
Command       syn_report done; 3.171 sec.
Execute       db_write -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.bind.adb -f 
Command       db_write done; 1.63 sec.
INFO-FLOW: Finish binding decrypt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main 
Execute       schedule -model aes_main 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.914 seconds; current allocated memory: 210.186 MB.
Execute       syn_report -verbosereport -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.verbose.sched.rpt 
Execute       db_write -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main.
Execute       set_default_model aes_main 
Execute       bind -model aes_main 
BIND OPTION: model=aes_main
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.039 sec.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 211.952 MB.
Execute       syn_report -verbosereport -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.verbose.bind.rpt 
Command       syn_report done; 1.535 sec.
Execute       db_write -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.bind.adb -f 
INFO-FLOW: Finish binding aes_main.
Execute       get_model_list aes_main -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess encrypt 
Execute       rtl_gen_preprocess decrypt 
Execute       rtl_gen_preprocess aes_main 
INFO-FLOW: Model list for RTL generation: encrypt decrypt aes_main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model encrypt -vendor xilinx -mg_file G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'encrypt'.
Command       create_rtl_model done; 0.264 sec.
INFO: [HLS 200-111]  Elapsed time: 1.904 seconds; current allocated memory: 221.718 MB.
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       gen_rtl encrypt -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/AES/AES_Solutions/ultra_board/syn/systemc/encrypt -synmodules encrypt decrypt aes_main 
Execute       gen_rtl encrypt -style xilinx -f -lang vhdl -o G:/AES/AES_Solutions/ultra_board/syn/vhdl/encrypt 
Execute       gen_rtl encrypt -style xilinx -f -lang vlog -o G:/AES/AES_Solutions/ultra_board/syn/verilog/encrypt 
Execute       syn_report -csynth -model encrypt -o G:/AES/AES_Solutions/ultra_board/syn/report/encrypt_csynth.rpt 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model encrypt -o G:/AES/AES_Solutions/ultra_board/syn/report/encrypt_csynth.xml 
Command       syn_report done; 0.106 sec.
Execute       syn_report -verbosereport -model encrypt -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.verbose.rpt 
Command       syn_report done; 1.075 sec.
Execute       db_write -model encrypt -f -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.adb 
Command       db_write done; 0.793 sec.
Execute       gen_tb_info encrypt -p G:/AES/AES_Solutions/ultra_board/.autopilot/db -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decrypt -vendor xilinx -mg_file G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'decrypt'.
Command       create_rtl_model done; 1.309 sec.
INFO: [HLS 200-111]  Elapsed time: 4.057 seconds; current allocated memory: 251.435 MB.
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       gen_rtl decrypt -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/AES/AES_Solutions/ultra_board/syn/systemc/decrypt -synmodules encrypt decrypt aes_main 
Execute       gen_rtl decrypt -style xilinx -f -lang vhdl -o G:/AES/AES_Solutions/ultra_board/syn/vhdl/decrypt 
Execute       gen_rtl decrypt -style xilinx -f -lang vlog -o G:/AES/AES_Solutions/ultra_board/syn/verilog/decrypt 
Execute       syn_report -csynth -model decrypt -o G:/AES/AES_Solutions/ultra_board/syn/report/decrypt_csynth.rpt 
Command       syn_report done; 0.953 sec.
Execute       syn_report -rtlxml -model decrypt -o G:/AES/AES_Solutions/ultra_board/syn/report/decrypt_csynth.xml 
Command       syn_report done; 0.443 sec.
Execute       syn_report -verbosereport -model decrypt -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.verbose.rpt 
Command       syn_report done; 3.783 sec.
Execute       db_write -model decrypt -f -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.adb 
Command       db_write done; 3.967 sec.
Execute       gen_tb_info decrypt -p G:/AES/AES_Solutions/ultra_board/.autopilot/db -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main -vendor xilinx -mg_file G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on function 'aes_main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'main_result' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'statemt_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'statemt_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'key_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111]  Elapsed time: 10.838 seconds; current allocated memory: 262.474 MB.
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/AES/AES_Solutions/ultra_board/syn/systemc/aes_main -synmodules encrypt decrypt aes_main 
Execute       gen_rtl aes_main -istop -style xilinx -f -lang vhdl -o G:/AES/AES_Solutions/ultra_board/syn/vhdl/aes_main 
Execute       gen_rtl aes_main -istop -style xilinx -f -lang vlog -o G:/AES/AES_Solutions/ultra_board/syn/verilog/aes_main 
Execute       syn_report -csynth -model aes_main -o G:/AES/AES_Solutions/ultra_board/syn/report/aes_main_csynth.rpt 
Execute       syn_report -rtlxml -model aes_main -o G:/AES/AES_Solutions/ultra_board/syn/report/aes_main_csynth.xml 
Execute       syn_report -verbosereport -model aes_main -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.verbose.rpt 
Command       syn_report done; 1.546 sec.
Execute       db_write -model aes_main -f -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.adb 
Command       db_write done; 0.368 sec.
Execute       gen_tb_info aes_main -p G:/AES/AES_Solutions/ultra_board/.autopilot/db -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main 
Execute       export_constraint_db -f -tool general -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.constraint.tcl 
Execute       syn_report -designview -model aes_main -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.design.xml 
Command       syn_report done; 1.113 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model aes_main -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model aes_main -o G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks aes_main 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain aes_main 
INFO-FLOW: Model list for RTL component generation: encrypt decrypt aes_main
INFO-FLOW: Handling components in module [encrypt] ... 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.compgen.tcl 
INFO-FLOW: Found component encrypt_Sbox.
INFO-FLOW: Append model encrypt_Sbox
INFO-FLOW: Found component encrypt_ret_0.
INFO-FLOW: Append model encrypt_ret_0
INFO-FLOW: Handling components in module [decrypt] ... 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.compgen.tcl 
INFO-FLOW: Found component decrypt_invSbox.
INFO-FLOW: Append model decrypt_invSbox
INFO-FLOW: Found component decrypt_ret.
INFO-FLOW: Append model decrypt_ret
INFO-FLOW: Handling components in module [aes_main] ... 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.compgen.tcl 
INFO-FLOW: Found component aes_main_word_0.
INFO-FLOW: Append model aes_main_word_0
INFO-FLOW: Found component aes_main_statemt_0.
INFO-FLOW: Append model aes_main_statemt_0
INFO-FLOW: Append model encrypt
INFO-FLOW: Append model decrypt
INFO-FLOW: Append model aes_main
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: encrypt_Sbox encrypt_ret_0 decrypt_invSbox decrypt_ret aes_main_word_0 aes_main_statemt_0 encrypt decrypt aes_main
INFO-FLOW: To file: write model encrypt_Sbox
INFO-FLOW: To file: write model encrypt_ret_0
INFO-FLOW: To file: write model decrypt_invSbox
INFO-FLOW: To file: write model decrypt_ret
INFO-FLOW: To file: write model aes_main_word_0
INFO-FLOW: To file: write model aes_main_statemt_0
INFO-FLOW: To file: write model encrypt
INFO-FLOW: To file: write model decrypt
INFO-FLOW: To file: write model aes_main
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d G:/AES/AES_Solutions/ultra_board
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.108 sec.
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'encrypt_Sbox_rom' using block ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'encrypt_ret_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'decrypt_invSbox_rom' using block ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decrypt_ret_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'aes_main_word_0_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'aes_main_statemt_0_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d G:/AES/AES_Solutions/ultra_board
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.108 sec.
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=aes_main xml_exists=0
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.tbgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.compgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.compgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.compgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.compgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.compgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.compgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.constraint.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=1
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=9 #gSsdmPorts=4
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.tbgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.tbgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.tbgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.rtl_wrap.cfg.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.compgen.dataonly.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.constraint.tcl 
Execute       sc_get_clocks aes_main 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/encrypt.tbgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/decrypt.tbgen.tcl 
Execute       source G:/AES/AES_Solutions/ultra_board/.autopilot/db/aes_main.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: G:/AES/AES_Solutions/ultra_board/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 454.586 ; gain = 363.570
INFO: [VHDL 208-304] Generating VHDL RTL for aes_main.
INFO: [VLOG 209-307] Generating Verilog RTL for aes_main.
Command     autosyn done; 39.324 sec.
Command   csynth_design done; 68.589 sec.
Command ap_source done; 69.301 sec.
Execute cleanup_all 
