#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Sep 17 12:40:12 2020
# Process ID: 3580
# Current directory: C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9664 C:\Users\Juten\Documents\GitHub\uec2_projekt\vivado\UEC2_projekt_tetris\UEC2_projekt_tetris.xpr
# Log file: C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/vivado.log
# Journal file: C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

ERROR: [Common 17-69] Command failed: Port 'clk65MHz' already exists
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2017.3/data/ip/xilinx/clk_wiz_v5_4/elaborate/ports.xit': ERROR: [Common 17-69] Command failed: Port 'clk65MHz' already exists

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'IP_CLK_DIVIDER'. Failed to generate 'Elaborate Ports' outputs: 
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

ERROR: [Common 17-69] Command failed: Port 'clk65MHz' already exists
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2017.3/data/ip/xilinx/clk_wiz_v5_4/elaborate/ports.xit': ERROR: [Common 17-69] Command failed: Port 'clk65MHz' already exists

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'IP_CLK_DIVIDER'. Failed to generate 'Elaborate Ports' outputs: 
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk65MHz} CONFIG.CLK_OUT2_PORT {clk_rand} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {32.500} CONFIG.CLKOUT3_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.MMCM_CLKOUT1_DIVIDE {31} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890} CONFIG.CLKOUT2_JITTER {286.504} CONFIG.CLKOUT2_PHASE_ERROR {297.890}] [get_ips IP_CLK_DIVIDER]
generate_target all [get_files  C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IP_CLK_DIVIDER'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IP_CLK_DIVIDER'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IP_CLK_DIVIDER'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'IP_CLK_DIVIDER'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IP_CLK_DIVIDER'...
export_ip_user_files -of_objects [get_files C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER.xci] -directory C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.ip_user_files -ipstatic_source_dir C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.cache/compile_simlib/modelsim} {questa=C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.cache/compile_simlib/questa} {riviera=C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.cache/compile_simlib/riviera} {activehdl=C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

add_files -norecurse {C:/Users/Juten/Desktop/tetris_uart/uec2_projekt/vivado/UEC2_projekt_tetris/MTM_UEC_lab2_6_verilog/MTM_UEC_lab2_6_verilog/list_ch08_03_uart_tx.v C:/Users/Juten/Desktop/tetris_uart/uec2_projekt/vivado/UEC2_projekt_tetris/MTM_UEC_lab2_6_verilog/MTM_UEC_lab2_6_verilog/list_ch08_04_uart.v C:/Users/Juten/Desktop/tetris_uart/uec2_projekt/vivado/UEC2_projekt_tetris/MTM_UEC_lab2_6_verilog/MTM_UEC_lab2_6_verilog/list_ch04_20_fifo.v C:/Users/Juten/Desktop/tetris_uart/uec2_projekt/vivado/UEC2_projekt_tetris/MTM_UEC_lab2_6_verilog/MTM_UEC_lab2_6_verilog/list_ch08_01_uart_rx.v C:/Users/Juten/Desktop/tetris_uart/uec2_projekt/vivado/UEC2_projekt_tetris/MTM_UEC_lab2_6_verilog/MTM_UEC_lab2_6_verilog/list_ch04_11_mod_m_counter.v}
update_compile_order -fileset sources_1
close [ open C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/new/uart_debouncer.v w ]
add_files C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/new/uart_debouncer.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 17 13:20:08 2020] Launched synth_1...
Run output will be captured here: C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.runs/synth_1/runme.log
[Thu Sep 17 13:20:08 2020] Launched impl_1...
Run output will be captured here: C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1190.934 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738867A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183738867A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183738867A
set_property PROGRAM.FILE {C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.runs/impl_1/TETRIS_Main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Juten/Documents/GitHub/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.runs/impl_1/TETRIS_Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183738867A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 17 13:31:49 2020...
