// Seed: 2630747807
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wand id_2,
    input supply0 id_3,
    output uwire id_4,
    input wire id_5,
    input wire id_6,
    input supply0 id_7,
    output wire id_8,
    input supply0 id_9,
    output tri1 id_10,
    input uwire id_11,
    output tri1 id_12,
    input wire id_13,
    input tri0 id_14,
    output uwire id_15,
    output tri id_16,
    input supply1 id_17,
    input tri0 id_18,
    input wor id_19
);
  assign id_15 = -1;
  wire  id_21;
  logic id_22;
  ;
  wire id_23;
  ;
  assign id_23 = id_7;
  assign module_1.id_4 = 0;
  assign id_12 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd1,
    parameter id_4 = 32'd38
) (
    output wor id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 _id_3,
    input supply0 _id_4,
    output tri0 id_5,
    output tri1 id_6
);
  parameter id_8 = 1 - 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_5,
      id_1,
      id_6,
      id_1,
      id_5,
      id_1,
      id_1,
      id_6,
      id_0,
      id_2,
      id_2,
      id_1
  );
  assign id_6 = -1;
  parameter id_9 = 1;
  wire [id_3 : id_4] id_10, id_11, id_12, id_13;
  wire id_14;
endmodule
