Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May  8 15:06:42 2018
| Host         : DESKTOP-JPATCP2 running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
| Design       : top_ddr3_GEBT_HDMI
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   19        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.985      7.015
2   21        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.353      6.647
3   23        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.915      7.085
4   25        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.267      6.733
5   27        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.008      6.992
6   29        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.112      6.888
7   31        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.947      7.053
8   33        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.276      6.724
9   35        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.106      6.894
10  37        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.987      7.013
11  39        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.089      6.911
12  41        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.083      6.917
13  43        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.007      6.993
14  45        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.061      6.939
15  47        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.111      6.889
16  49        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       1.243      6.757
17  51        [get_cells [list {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              8.000       1.699      6.301
18  53        [get_cells [list {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       1.621      6.379
19  55        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.086      6.914
20  57        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.119      6.881
21  59        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.251      6.749
22  61        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.086      6.914
23  63        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.010      6.990
24  65        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.098      6.902
25  67        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.086      6.914
26  69        [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.067      6.933
27  71        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.016      6.984
28  73        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.011      6.989
29  75        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.034      6.966
30  77        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.329      6.671
31  79        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.949      7.051
32  81        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.402      6.598
33  83        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.989      7.011
34  85        [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.000      7.000


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.985      7.015


Slack (MET) :             7.015ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.382ns
  Reference Relative Delay:   1.849ns
  Relative CRPR:              0.548ns
  Actual Bus Skew:            0.985ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.425     3.397    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y56          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     3.830 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.504     4.335    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X0Y56          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.314     1.316    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y56          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.071     1.245    
                         clock uncertainty           -0.219     1.026    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.073     0.953    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.335    
                         clock arrival                          0.953    
  -------------------------------------------------------------------
                         relative delay                         3.382    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.316     3.074    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y55          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.319     3.393 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.208     3.601    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y56          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.422     1.425    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y56          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.071     1.496    
                         clock uncertainty            0.219     1.716    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.036     1.752    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.601    
                         clock arrival                          1.752    
  -------------------------------------------------------------------
                         relative delay                         1.849    



Id: 2
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.353      6.647


Slack (MET) :             6.647ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.608ns
  Reference Relative Delay:   1.723ns
  Relative CRPR:              0.532ns
  Actual Bus Skew:            1.353ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.421     3.393    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y61          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.348     3.741 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.678     4.419    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y61          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.311     1.313    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y61          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     1.242    
                         clock uncertainty           -0.219     1.023    
    SLICE_X3Y61          FDRE (Setup_fdre_C_D)       -0.211     0.812    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.419    
                         clock arrival                          0.812    
  -------------------------------------------------------------------
                         relative delay                         3.608    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.312     3.070    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y61          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.304     3.374 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.198     3.572    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X4Y60          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.419     1.422    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y60          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.071     1.493    
                         clock uncertainty            0.219     1.713    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.136     1.849    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.572    
                         clock arrival                          1.849    
  -------------------------------------------------------------------
                         relative delay                         1.723    



Id: 3
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.915      7.085


Slack (MET) :             7.085ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.264ns
  Reference Relative Delay:   1.824ns
  Relative CRPR:              0.525ns
  Actual Bus Skew:            0.915ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.438     3.410    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y41          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.348     3.758 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.338     4.095    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y42          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.332     1.334    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y42          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     1.263    
                         clock uncertainty           -0.219     1.043    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.212     0.831    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.095    
                         clock arrival                          0.831    
  -------------------------------------------------------------------
                         relative delay                         3.264    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.329     3.087    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y41          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.319     3.406 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.188     3.594    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y41          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.441     1.444    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y41          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.071     1.515    
                         clock uncertainty            0.219     1.734    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.036     1.770    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.594    
                         clock arrival                          1.770    
  -------------------------------------------------------------------
                         relative delay                         1.824    



Id: 4
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.267      6.733


Slack (MET) :             6.733ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.482ns
  Reference Relative Delay:   1.693ns
  Relative CRPR:              0.522ns
  Actual Bus Skew:            1.267ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.440     3.412    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X0Y46          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.379     3.791 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.661     4.452    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X1Y46          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.332     1.334    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y46          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.071     1.263    
                         clock uncertainty           -0.219     1.043    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.074     0.969    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.452    
                         clock arrival                          0.969    
  -------------------------------------------------------------------
                         relative delay                         3.482    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.330     3.088    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y45          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.304     3.392 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.224     3.616    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y45          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.443     1.446    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y45          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.071     1.517    
                         clock uncertainty            0.219     1.736    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.187     1.923    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.616    
                         clock arrival                          1.923    
  -------------------------------------------------------------------
                         relative delay                         1.693    



Id: 5
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         1.008      6.992


Slack (MET) :             6.992ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.333ns
  Reference Relative Delay:   1.799ns
  Relative CRPR:              0.526ns
  Actual Bus Skew:            1.008ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.358     3.330    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X10Y56         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.433     3.763 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.494     4.257    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X10Y58         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.245     1.247    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y58         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.071     1.176    
                         clock uncertainty           -0.219     0.957    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.033     0.924    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.257    
                         clock arrival                          0.924    
  -------------------------------------------------------------------
                         relative delay                         3.333    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.248     3.006    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X11Y56         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.279     3.285 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.191     3.476    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X11Y57         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.355     1.358    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y57         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.071     1.429    
                         clock uncertainty            0.219     1.649    
    SLICE_X11Y57         FDRE (Hold_fdre_C_D)         0.028     1.677    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.476    
                         clock arrival                          1.677    
  -------------------------------------------------------------------
                         relative delay                         1.799    



Id: 6
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.112      6.888


Slack (MET) :             6.888ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.348ns
  Reference Relative Delay:   1.712ns
  Relative CRPR:              0.524ns
  Actual Bus Skew:            1.112ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.369     3.341    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X13Y37         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.348     3.689 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.466     4.155    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X12Y37         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.261     1.263    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X12Y37         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     1.192    
                         clock uncertainty           -0.219     0.972    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)       -0.166     0.806    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.155    
                         clock arrival                          0.806    
  -------------------------------------------------------------------
                         relative delay                         3.348    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.261     3.019    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X12Y40         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.347     3.366 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.200     3.565    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X12Y39         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.373     1.376    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X12Y39         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.071     1.447    
                         clock uncertainty            0.219     1.666    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.187     1.853    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.565    
                         clock arrival                          1.853    
  -------------------------------------------------------------------
                         relative delay                         1.712    



Id: 7
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.947      7.053


Slack (MET) :             7.053ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.299ns
  Reference Relative Delay:   1.805ns
  Relative CRPR:              0.547ns
  Actual Bus Skew:            0.947ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.426     3.398    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y29          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.379     3.777 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.482     4.259    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X4Y29          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.321     1.323    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y29          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.071     1.252    
                         clock uncertainty           -0.219     1.032    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)       -0.073     0.959    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.259    
                         clock arrival                          0.959    
  -------------------------------------------------------------------
                         relative delay                         3.299    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.320     3.078    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y30          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.279     3.357 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.197     3.554    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y29          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.429     1.432    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y29          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.071     1.503    
                         clock uncertainty            0.219     1.722    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.026     1.748    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.554    
                         clock arrival                          1.748    
  -------------------------------------------------------------------
                         relative delay                         1.805    



Id: 8
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.276      6.724


Slack (MET) :             6.724ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.437ns
  Reference Relative Delay:   1.671ns
  Relative CRPR:              0.490ns
  Actual Bus Skew:            1.276ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.360     3.332    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X10Y29         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.398     3.730 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.473     4.203    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X11Y29         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.254     1.256    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y29         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     1.185    
                         clock uncertainty           -0.219     0.965    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.200     0.765    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.203    
                         clock arrival                          0.765    
  -------------------------------------------------------------------
                         relative delay                         3.437    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.254     3.012    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X13Y31         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.304     3.316 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.200     3.515    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y30         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.364     1.367    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X12Y30         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.071     1.438    
                         clock uncertainty            0.219     1.657    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.187     1.844    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.515    
                         clock arrival                          1.844    
  -------------------------------------------------------------------
                         relative delay                         1.671    



Id: 9
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         1.106      6.894


Slack (MET) :             6.894ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.300ns
  Reference Relative Delay:  -1.954ns
  Relative CRPR:              0.549ns
  Actual Bus Skew:            1.106ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.423     1.426    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y54          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.433     1.859 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.538     2.397    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X3Y54          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.316     3.074    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y54          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.071     3.003    
                         clock uncertainty           -0.226     2.776    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)       -0.079     2.697    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.397    
                         clock arrival                          2.697    
  -------------------------------------------------------------------
                         relative delay                        -0.300    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.314     1.316    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y54          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.319     1.635 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.195     1.831    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y53          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.426     3.398    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y53          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.071     3.469    
                         clock uncertainty            0.226     3.696    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.089     3.785    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.831    
                         clock arrival                          3.785    
  -------------------------------------------------------------------
                         relative delay                        -1.954    



Id: 10
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.987      7.013


Slack (MET) :             7.013ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.452ns
  Reference Relative Delay:  -2.013ns
  Relative CRPR:              0.575ns
  Actual Bus Skew:            0.987ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.419     1.422    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y60          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.348     1.770 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.342     2.113    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y61          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.312     3.070    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y61          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.071     2.999    
                         clock uncertainty           -0.226     2.772    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)       -0.208     2.564    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.113    
                         clock arrival                          2.564    
  -------------------------------------------------------------------
                         relative delay                        -0.452    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.311     1.313    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y60          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.304     1.617 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.199     1.816    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y61          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.421     3.393    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y61          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.071     3.464    
                         clock uncertainty            0.226     3.691    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.138     3.829    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.816    
                         clock arrival                          3.829    
  -------------------------------------------------------------------
                         relative delay                        -2.013    



Id: 11
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.089      6.911


Slack (MET) :             6.911ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.393ns
  Reference Relative Delay:  -1.991ns
  Relative CRPR:              0.509ns
  Actual Bus Skew:            1.089ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.440     1.443    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y40          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.398     1.841 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.355     2.195    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X5Y40          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.328     3.086    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y40          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     3.015    
                         clock uncertainty           -0.226     2.788    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)       -0.200     2.588    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.195    
                         clock arrival                          2.588    
  -------------------------------------------------------------------
                         relative delay                        -0.393    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.331     1.333    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y40          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.304     1.637 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.214     1.851    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y40          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.437     3.409    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y40          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.071     3.480    
                         clock uncertainty            0.226     3.706    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.136     3.842    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.851    
                         clock arrival                          3.842    
  -------------------------------------------------------------------
                         relative delay                        -1.991    



Id: 12
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.083      6.917


Slack (MET) :             6.917ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.164ns
  Reference Relative Delay:  -1.826ns
  Relative CRPR:              0.578ns
  Actual Bus Skew:            1.083ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.443     1.446    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y46          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.348     1.794 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.626     2.419    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y46          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.330     3.088    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y46          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     3.017    
                         clock uncertainty           -0.226     2.790    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.207     2.583    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.419    
                         clock arrival                          2.583    
  -------------------------------------------------------------------
                         relative delay                        -0.164    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.332     1.334    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y46          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.304     1.638 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.410     2.048    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X0Y46          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.440     3.412    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y46          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.071     3.483    
                         clock uncertainty            0.226     3.709    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.164     3.873    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.048    
                         clock arrival                          3.873    
  -------------------------------------------------------------------
                         relative delay                        -1.826    



Id: 13
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.007      6.993


Slack (MET) :             6.993ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.462ns
  Reference Relative Delay:  -2.047ns
  Relative CRPR:              0.579ns
  Actual Bus Skew:            1.007ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.356     1.359    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y54          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.373     2.081    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X10Y54         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.248     3.006    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X10Y54         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     2.935    
                         clock uncertainty           -0.226     2.708    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)       -0.166     2.542    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.081    
                         clock arrival                          2.542    
  -------------------------------------------------------------------
                         relative delay                        -0.462    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.246     1.248    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y54          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.304     1.552 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.216     1.768    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X10Y54         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.359     3.331    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X10Y54         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.071     3.402    
                         clock uncertainty            0.226     3.629    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.187     3.816    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.768    
                         clock arrival                          3.816    
  -------------------------------------------------------------------
                         relative delay                        -2.047    



Id: 14
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.061      6.939


Slack (MET) :             6.939ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.411ns
  Reference Relative Delay:  -2.024ns
  Relative CRPR:              0.551ns
  Actual Bus Skew:            1.061ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.372     1.375    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X12Y37         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.433     1.808 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.475     2.283    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y40         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.261     3.019    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y40         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.071     2.948    
                         clock uncertainty           -0.226     2.721    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)       -0.027     2.694    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.283    
                         clock arrival                          2.694    
  -------------------------------------------------------------------
                         relative delay                        -0.411    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.261     1.263    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X12Y37         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.347     1.610 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.196     1.805    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y37         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.369     3.341    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y37         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.071     3.412    
                         clock uncertainty            0.226     3.638    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.191     3.829    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.805    
                         clock arrival                          3.829    
  -------------------------------------------------------------------
                         relative delay                        -2.024    



Id: 15
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.111      6.889


Slack (MET) :             6.889ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.348ns
  Reference Relative Delay:  -2.032ns
  Relative CRPR:              0.572ns
  Actual Bus Skew:            1.111ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.430     1.433    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y30          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.348     1.781 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.486     2.266    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y30          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.320     3.078    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y30          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     3.007    
                         clock uncertainty           -0.226     2.780    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)       -0.166     2.614    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.266    
                         clock arrival                          2.614    
  -------------------------------------------------------------------
                         relative delay                        -0.348    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.322     1.324    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y30          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.304     1.628 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.224     1.852    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X6Y30          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.427     3.399    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y30          FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.071     3.470    
                         clock uncertainty            0.226     3.696    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.187     3.883    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.852    
                         clock arrival                          3.883    
  -------------------------------------------------------------------
                         relative delay                        -2.032    



Id: 16
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.243      6.757


Slack (MET) :             6.757ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.271ns
  Reference Relative Delay:  -2.063ns
  Relative CRPR:              0.549ns
  Actual Bus Skew:            1.243ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.360     1.363    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X12Y27         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.398     1.761 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.522     2.283    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y31         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.254     3.012    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y31         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     2.941    
                         clock uncertainty           -0.226     2.714    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.160     2.554    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.283    
                         clock arrival                          2.554    
  -------------------------------------------------------------------
                         relative delay                        -0.271    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.255     1.257    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X13Y30         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.304     1.561 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.197     1.757    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y31         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.362     3.334    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y31         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.071     3.405    
                         clock uncertainty            0.226     3.631    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.189     3.820    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.757    
                         clock arrival                          3.820    
  -------------------------------------------------------------------
                         relative delay                        -2.063    



Id: 17
set_bus_skew -from [get_cells [list {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 8.000
Requirement: 8.000ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_out1_pll2_50M     ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         1.699      6.301


Slack (MET) :             6.301ns  (requirement - actual skew)
  Endpoint Source:        ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll2_50M)
  Reference Source:       ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll2_50M)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.746ns
  Reference Relative Delay:  -0.086ns
  Relative CRPR:              0.132ns
  Actual Bus Skew:            1.699ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.341     1.344    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X35Y65         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.348     1.692 r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.646     2.338    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X15Y65         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll2_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.426     1.426    contrl_clk_inst/pll_hdmi_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118    -1.692 r  contrl_clk_inst/pll_hdmi_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617    -0.075    contrl_clk_inst/pll_hdmi_inst/inst/clk_out1_pll2_50M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/pll_hdmi_inst/inst/clkout1_buf/O
                         net (fo=275, routed)         1.240     1.242    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y65         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.242    
                         clock uncertainty           -0.441     0.801    
    SLICE_X15Y65         FDRE (Setup_fdre_C_D)       -0.209     0.592    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.338    
                         clock arrival                          0.592    
  -------------------------------------------------------------------
                         relative delay                         1.746    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.236     1.238    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X31Y65         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.279     1.517 r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.214     1.731    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X28Y65         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll2_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.538     1.538    contrl_clk_inst/pll_hdmi_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  contrl_clk_inst/pll_hdmi_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    contrl_clk_inst/pll_hdmi_inst/inst/clk_out1_pll2_50M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/pll_hdmi_inst/inst/clkout1_buf/O
                         net (fo=275, routed)         1.344     1.347    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y65         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     1.347    
                         clock uncertainty            0.441     1.788    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.028     1.816    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           1.731    
                         clock arrival                          1.816    
  -------------------------------------------------------------------
                         relative delay                        -0.086    



Id: 18
set_bus_skew -from [get_cells [list {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_pll2_50M     clk_out2_clk_ddr3     ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         1.621      6.379


Slack (MET) :             6.379ns  (requirement - actual skew)
  Endpoint Source:        ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll2_50M)
  Endpoint Destination:   ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll2_50M)
  Reference Destination:  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.610ns
  Reference Relative Delay:  -0.159ns
  Relative CRPR:              0.148ns
  Actual Bus Skew:            1.621ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll2_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.538     1.538    contrl_clk_inst/pll_hdmi_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  contrl_clk_inst/pll_hdmi_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    contrl_clk_inst/pll_hdmi_inst/inst/clk_out1_pll2_50M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/pll_hdmi_inst/inst/clkout1_buf/O
                         net (fo=275, routed)         1.348     1.351    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X14Y65         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.433     1.784 r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.546     2.330    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X28Y69         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.234     1.236    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y69         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     1.236    
                         clock uncertainty           -0.441     0.795    
    SLICE_X28Y69         FDRE (Setup_fdre_C_D)       -0.075     0.720    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.330    
                         clock arrival                          0.720    
  -------------------------------------------------------------------
                         relative delay                         1.610    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll2_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.426     1.426    contrl_clk_inst/pll_hdmi_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118    -1.692 r  contrl_clk_inst/pll_hdmi_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617    -0.075    contrl_clk_inst/pll_hdmi_inst/inst/clk_out1_pll2_50M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/pll_hdmi_inst/inst/clkout1_buf/O
                         net (fo=275, routed)         1.238     1.240    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X29Y64         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.304     1.544 r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.222     1.766    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X28Y64         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.345     1.348    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y64         FDRE                                         r  ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     1.348    
                         clock uncertainty            0.441     1.789    
    SLICE_X28Y64         FDRE (Hold_fdre_C_D)         0.136     1.925    ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           1.766    
                         clock arrival                          1.925    
  -------------------------------------------------------------------
                         relative delay                        -0.159    



Id: 19
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.086      6.914


Slack (MET) :             6.914ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.286ns
  Reference Relative Delay:   1.695ns
  Relative CRPR:              0.505ns
  Actual Bus Skew:            1.086ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.345     3.317    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X31Y83         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.348     3.665 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.356     4.021    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y83         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.236     1.238    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y83         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.071     1.167    
                         clock uncertainty           -0.219     0.948    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)       -0.212     0.736    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.021    
                         clock arrival                          0.736    
  -------------------------------------------------------------------
                         relative delay                         3.286    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.239     2.997    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X29Y83         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.304     3.301 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.216     3.517    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X30Y83         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.342     1.345    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y83         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.071     1.416    
                         clock uncertainty            0.219     1.636    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.187     1.823    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.517    
                         clock arrival                          1.823    
  -------------------------------------------------------------------
                         relative delay                         1.695    



Id: 20
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.119      6.881


Slack (MET) :             6.881ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.395ns
  Reference Relative Delay:   1.755ns
  Relative CRPR:              0.521ns
  Actual Bus Skew:            1.119ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.352     3.324    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X31Y90         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.379     3.703 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.570     4.274    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X33Y92         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.242     1.244    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y92         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.071     1.173    
                         clock uncertainty           -0.219     0.954    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)       -0.075     0.879    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.274    
                         clock arrival                          0.879    
  -------------------------------------------------------------------
                         relative delay                         3.395    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.243     3.001    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y91         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.347     3.348 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.188     3.536    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X31Y91         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.349     1.352    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y91         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.071     1.423    
                         clock uncertainty            0.219     1.643    
    SLICE_X31Y91         FDRE (Hold_fdre_C_D)         0.138     1.781    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.536    
                         clock arrival                          1.781    
  -------------------------------------------------------------------
                         relative delay                         1.755    



Id: 21
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         1.251      6.749


Slack (MET) :             6.749ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.471ns
  Reference Relative Delay:   1.715ns
  Relative CRPR:              0.505ns
  Actual Bus Skew:            1.251ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.522     3.494    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X14Y102        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.398     3.892 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.490     4.382    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X20Y102        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.400     1.402    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X20Y102        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     1.331    
                         clock uncertainty           -0.219     1.112    
    SLICE_X20Y102        FDRE (Setup_fdre_C_D)       -0.200     0.912    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.382    
                         clock arrival                          0.912    
  -------------------------------------------------------------------
                         relative delay                         3.471    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.403     3.161    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X16Y104        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDRE (Prop_fdre_C_Q)         0.304     3.465 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.200     3.665    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X18Y104        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.519     1.522    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X18Y104        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.071     1.593    
                         clock uncertainty            0.219     1.812    
    SLICE_X18Y104        FDRE (Hold_fdre_C_D)         0.138     1.950    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.665    
                         clock arrival                          1.950    
  -------------------------------------------------------------------
                         relative delay                         1.715    



Id: 22
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.086      6.914


Slack (MET) :             6.914ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.323ns
  Reference Relative Delay:   1.715ns
  Relative CRPR:              0.522ns
  Actual Bus Skew:            1.086ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.519     3.491    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X20Y107        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y107        FDRE (Prop_fdre_C_Q)         0.348     3.839 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.387     4.226    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X19Y107        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.401     1.403    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X19Y107        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     1.332    
                         clock uncertainty           -0.219     1.113    
    SLICE_X19Y107        FDRE (Setup_fdre_C_D)       -0.210     0.903    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.226    
                         clock arrival                          0.903    
  -------------------------------------------------------------------
                         relative delay                         3.323    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.402     3.160    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X17Y109        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y109        FDRE (Prop_fdre_C_Q)         0.304     3.464 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.198     3.662    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X18Y109        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.517     1.520    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X18Y109        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.071     1.591    
                         clock uncertainty            0.219     1.810    
    SLICE_X18Y109        FDRE (Hold_fdre_C_D)         0.136     1.946    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.662    
                         clock arrival                          1.946    
  -------------------------------------------------------------------
                         relative delay                         1.715    



Id: 23
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.010      6.990


Slack (MET) :             6.990ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.432ns
  Reference Relative Delay:  -2.014ns
  Relative CRPR:              0.572ns
  Actual Bus Skew:            1.010ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.343     1.346    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y83         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.379     1.725 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.467     2.192    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X28Y84         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.239     2.997    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y84         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.071     2.926    
                         clock uncertainty           -0.226     2.699    
    SLICE_X28Y84         FDRE (Setup_fdre_C_D)       -0.075     2.624    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.192    
                         clock arrival                          2.624    
  -------------------------------------------------------------------
                         relative delay                        -0.432    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.237     1.239    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y83         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.304     1.543 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.198     1.741    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y84         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.347     3.319    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y84         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.071     3.390    
                         clock uncertainty            0.226     3.617    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.138     3.755    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.741    
                         clock arrival                          3.755    
  -------------------------------------------------------------------
                         relative delay                        -2.014    



Id: 24
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.098      6.902


Slack (MET) :             6.902ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.449ns
  Reference Relative Delay:  -2.052ns
  Relative CRPR:              0.505ns
  Actual Bus Skew:            1.098ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.350     1.353    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X33Y92         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.348     1.701 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.347     2.048    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X32Y91         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.243     3.001    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y91         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.071     2.930    
                         clock uncertainty           -0.226     2.703    
    SLICE_X32Y91         FDRE (Setup_fdre_C_D)       -0.207     2.496    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.048    
                         clock arrival                          2.496    
  -------------------------------------------------------------------
                         relative delay                        -0.449    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.242     1.244    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y91         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.304     1.548 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.213     1.761    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X30Y91         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.352     3.324    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y91         FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.071     3.395    
                         clock uncertainty            0.226     3.622    
    SLICE_X30Y91         FDRE (Hold_fdre_C_D)         0.191     3.813    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           1.761    
                         clock arrival                          3.813    
  -------------------------------------------------------------------
                         relative delay                        -2.052    



Id: 25
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.086      6.914


Slack (MET) :             6.914ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.381ns
  Reference Relative Delay:  -2.034ns
  Relative CRPR:              0.567ns
  Actual Bus Skew:            1.086ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.519     1.522    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X12Y103        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.398     1.920 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.404     2.324    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X12Y102        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.403     3.161    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y102        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism             -0.071     3.090    
                         clock uncertainty           -0.226     2.863    
    SLICE_X12Y102        FDRE (Setup_fdre_C_D)       -0.158     2.705    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.324    
                         clock arrival                          2.705    
  -------------------------------------------------------------------
                         relative delay                        -0.381    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.401     1.403    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X12Y103        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.347     1.750 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.197     1.946    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X12Y104        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.522     3.494    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y104        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.071     3.565    
                         clock uncertainty            0.226     3.792    
    SLICE_X12Y104        FDRE (Hold_fdre_C_D)         0.189     3.981    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.946    
                         clock arrival                          3.981    
  -------------------------------------------------------------------
                         relative delay                        -2.034    



Id: 26
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.067      6.933


Slack (MET) :             6.933ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.418ns
  Reference Relative Delay:  -2.005ns
  Relative CRPR:              0.520ns
  Actual Bus Skew:            1.067ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.516     1.519    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X25Y105        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDRE (Prop_fdre_C_Q)         0.348     1.867 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.372     2.239    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X25Y106        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.402     3.160    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y106        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.071     3.089    
                         clock uncertainty           -0.226     2.862    
    SLICE_X25Y106        FDRE (Setup_fdre_C_D)       -0.206     2.656    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.239    
                         clock arrival                          2.656    
  -------------------------------------------------------------------
                         relative delay                        -0.418    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.400     1.402    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X23Y105        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y105        FDRE (Prop_fdre_C_Q)         0.304     1.706 r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.214     1.920    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X24Y105        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.519     3.491    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X24Y105        FDRE                                         r  ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.071     3.562    
                         clock uncertainty            0.226     3.789    
    SLICE_X24Y105        FDRE (Hold_fdre_C_D)         0.136     3.925    ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           1.920    
                         clock arrival                          3.925    
  -------------------------------------------------------------------
                         relative delay                        -2.005    



Id: 27
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         1.016      6.984


Slack (MET) :             6.984ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.394ns
  Reference Relative Delay:  -1.938ns
  Relative CRPR:              0.527ns
  Actual Bus Skew:            1.016ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.435     1.438    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y34          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.379     1.817 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.502     2.319    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y36          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.326     3.084    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y36          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.071     3.013    
                         clock uncertainty           -0.226     2.786    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)       -0.073     2.713    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.319    
                         clock arrival                          2.713    
  -------------------------------------------------------------------
                         relative delay                        -0.394    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.326     1.328    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y34          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.319     1.647 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.207     1.854    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X2Y36          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.435     3.407    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y36          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.071     3.478    
                         clock uncertainty            0.226     3.704    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.087     3.791    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           1.854    
                         clock arrival                          3.791    
  -------------------------------------------------------------------
                         relative delay                        -1.938    



Id: 28
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.011      6.989


Slack (MET) :             6.989ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.218ns
  Reference Relative Delay:   1.717ns
  Relative CRPR:              0.490ns
  Actual Bus Skew:            1.011ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.433     3.405    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y35          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.379     3.784 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.399     4.183    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X3Y34          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.326     1.328    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y34          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.071     1.257    
                         clock uncertainty           -0.219     1.037    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)       -0.073     0.964    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.183    
                         clock arrival                          0.964    
  -------------------------------------------------------------------
                         relative delay                         3.218    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.323     3.081    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y34          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.304     3.385 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.197     3.581    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y33          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.433     1.436    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y33          FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.071     1.507    
                         clock uncertainty            0.219     1.726    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.138     1.864    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.581    
                         clock arrival                          1.864    
  -------------------------------------------------------------------
                         relative delay                         1.717    



Id: 29
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.034      6.966


Slack (MET) :             6.966ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.314ns
  Reference Relative Delay:   1.775ns
  Relative CRPR:              0.505ns
  Actual Bus Skew:            1.034ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.351     3.323    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X33Y60         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.379     3.702 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.489     4.191    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X32Y61         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.239     1.241    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y61         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.071     1.170    
                         clock uncertainty           -0.219     0.951    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)       -0.073     0.878    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.191    
                         clock arrival                          0.878    
  -------------------------------------------------------------------
                         relative delay                         3.314    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.236     2.994    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X34Y64         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.347     3.341 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.208     3.549    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X33Y64         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.344     1.347    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y64         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.071     1.418    
                         clock uncertainty            0.219     1.638    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.136     1.774    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.549    
                         clock arrival                          1.774    
  -------------------------------------------------------------------
                         relative delay                         1.775    



Id: 30
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.329      6.671


Slack (MET) :             6.671ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.188ns
  Reference Relative Delay:  -2.038ns
  Relative CRPR:              0.521ns
  Actual Bus Skew:            1.329ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.341     1.344    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y67         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.433     1.777 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.703     2.480    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y66         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.238     2.996    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y66         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.071     2.925    
                         clock uncertainty           -0.226     2.698    
    SLICE_X30Y66         FDRE (Setup_fdre_C_D)       -0.030     2.668    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.480    
                         clock arrival                          2.668    
  -------------------------------------------------------------------
                         relative delay                        -0.188    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.238     1.240    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X31Y63         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.304     1.544 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.224     1.768    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X30Y63         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.349     3.321    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y63         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.071     3.392    
                         clock uncertainty            0.226     3.619    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.187     3.806    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.768    
                         clock arrival                          3.806    
  -------------------------------------------------------------------
                         relative delay                        -2.038    



Id: 31
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.949      7.051


Slack (MET) :             7.051ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.332ns
  Reference Relative Delay:   1.877ns
  Relative CRPR:              0.505ns
  Actual Bus Skew:            0.949ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.355     3.327    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y55         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.379     3.706 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.506     4.212    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X29Y59         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.242     1.244    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y59         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     1.173    
                         clock uncertainty           -0.219     0.954    
    SLICE_X29Y59         FDRE (Setup_fdre_C_D)       -0.073     0.881    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.212    
                         clock arrival                          0.881    
  -------------------------------------------------------------------
                         relative delay                         3.332    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.243     3.001    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X30Y58         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.347     3.348 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.308     3.656    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X29Y60         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.349     1.352    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y60         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.071     1.423    
                         clock uncertainty            0.219     1.643    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.136     1.779    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.656    
                         clock arrival                          1.779    
  -------------------------------------------------------------------
                         relative delay                         1.877    



Id: 32
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.402      6.598


Slack (MET) :             6.598ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.179ns
  Reference Relative Delay:  -2.070ns
  Relative CRPR:              0.489ns
  Actual Bus Skew:            1.402ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.350     1.353    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y56         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.433     1.786 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.670     2.456    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y56         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.245     3.003    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y56         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism             -0.071     2.932    
                         clock uncertainty           -0.226     2.705    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)       -0.070     2.635    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.456    
                         clock arrival                          2.635    
  -------------------------------------------------------------------
                         relative delay                        -0.179    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.245     1.247    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X13Y59         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.304     1.551 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.197     1.748    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X14Y59         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.357     3.329    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y59         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.071     3.400    
                         clock uncertainty            0.226     3.627    
    SLICE_X14Y59         FDRE (Hold_fdre_C_D)         0.191     3.818    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.748    
                         clock arrival                          3.818    
  -------------------------------------------------------------------
                         relative delay                        -2.070    



Id: 33
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_ddr3     ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.989      7.011


Slack (MET) :             7.011ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.200ns
  Reference Relative Delay:   1.721ns
  Relative CRPR:              0.490ns
  Actual Bus Skew:            0.989ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.368     3.340    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X31Y47         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.379     3.719 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.377     4.096    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X32Y47         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.260     1.262    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y47         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.071     1.191    
                         clock uncertainty           -0.219     0.971    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)       -0.075     0.896    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.096    
                         clock arrival                          0.896    
  -------------------------------------------------------------------
                         relative delay                         3.200    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.259     3.017    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y47         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.304     3.321 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.201     3.522    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y46         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.372     1.375    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y46         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.071     1.446    
                         clock uncertainty            0.219     1.665    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.136     1.801    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.522    
                         clock arrival                          1.801    
  -------------------------------------------------------------------
                         relative delay                         1.721    



Id: 34
set_bus_skew -from [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_ddr3     clk_pll_i             ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.000      7.000


Slack (MET) :             7.000ns  (requirement - actual skew)
  Endpoint Source:        ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Endpoint Destination:   ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ddr3)
  Reference Destination:  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.484ns
  Reference Relative Delay:  -2.018ns
  Relative CRPR:              0.534ns
  Actual Bus Skew:            1.000ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.371     1.374    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y47         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.433     1.807 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.353     2.160    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X29Y47         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.306     1.308    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.381 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929     2.310    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     2.379 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664     3.043    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     0.329 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     1.681    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.758 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.259     3.017    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y47         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.071     2.946    
                         clock uncertainty           -0.226     2.719    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)       -0.075     2.644    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.160    
                         clock arrival                          2.644    
  -------------------------------------------------------------------
                         relative delay                        -0.484    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ddr3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.271     1.271    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.699    -1.428 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.075    contrl_clk_inst/clk_ddr3_inst/inst/clk_out2_clk_ddr3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.002 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout2_buf/O
                         net (fo=1890, routed)        1.260     1.262    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y47         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.347     1.609 r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.198     1.806    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y48         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  contrl_clk_inst/pll_tx_int/inst/clkout3_buf/O
                         net (fo=2, routed)           1.375     1.375    contrl_clk_inst/clk_ddr3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.874    -1.499 r  contrl_clk_inst/clk_ddr3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.078    contrl_clk_inst/clk_ddr3_inst/inst/clk_out1_clk_ddr3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     0.003 r  contrl_clk_inst/clk_ddr3_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.411     1.414    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/sys_clk_i
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.491 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     2.553    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     2.659 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     3.361    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     0.470 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421     1.891    ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.972 r  ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6742, routed)        1.368     3.340    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y48         FDRE                                         r  ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.071     3.411    
                         clock uncertainty            0.226     3.637    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.187     3.824    ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           1.806    
                         clock arrival                          3.824    
  -------------------------------------------------------------------
                         relative delay                        -2.018    



