Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Jun 11 12:16:22 2020
| Host             : DESKTOP-KRIG1B0 running 64-bit major release  (build 9200)
| Command          : report_power -file LC3Zybo_top_power_routed.rpt -pb LC3Zybo_top_power_summary_routed.pb -rpx LC3Zybo_top_power_routed.rpx
| Design           : LC3Zybo_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.227        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.132        |
| Device Static (W)        | 0.094        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.4         |
| Junction Temperature (C) | 27.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        5 |       --- |             --- |
| Slice Logic              |     0.008 |     7056 |       --- |             --- |
|   LUT as Logic           |     0.007 |     3023 |     17600 |           17.18 |
|   CARRY4                 |    <0.001 |      208 |      4400 |            4.73 |
|   Register               |    <0.001 |     1633 |     35200 |            4.64 |
|   LUT as Distributed RAM |    <0.001 |     1024 |      6000 |           17.07 |
|   LUT as Shift Register  |    <0.001 |       39 |      6000 |            0.65 |
|   F7/F8 Muxes            |    <0.001 |      915 |     17600 |            5.20 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   Others                 |     0.000 |      187 |       --- |             --- |
| Signals                  |     0.011 |     4130 |       --- |             --- |
| PLL                      |     0.106 |        1 |         2 |           50.00 |
| DSPs                     |    <0.001 |        1 |        80 |            1.25 |
| I/O                      |     0.001 |       13 |       100 |           13.00 |
| PS7                      |     0.000 |        1 |       --- |             --- |
| Static Power             |     0.094 |          |           |                 |
| Total                    |     0.227 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.034 |      0.004 |
| Vccaux    |       1.800 |     0.060 |       0.054 |      0.006 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+--------------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                             | Constraint (ns) |
+-----------------------------+--------------------------------------------------------------------+-----------------+
| Inst_clk_generator/CLKFBOUT | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/CLKFBOUT |             8.0 |
| clk                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk                         |            20.0 |
| sys_clk_pin                 | clk125                                                             |             8.0 |
+-----------------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| LC3Zybo_top                     |     0.132 |
|   Inst_ZyboVIOSE_wrapper        |     0.108 |
|     Inst_ZyboVIO_SE             |     0.108 |
|   Inst_student_code             |     0.022 |
|     Inst_lc3_computer           |     0.022 |
|       lc3_m                     |     0.019 |
|         lc3_1                   |     0.019 |
|       memory_data               |     0.003 |
|         ram_reg_0_255_0_0       |    <0.001 |
|         ram_reg_0_255_10_10     |    <0.001 |
|         ram_reg_0_255_11_11     |    <0.001 |
|         ram_reg_0_255_12_12     |    <0.001 |
|         ram_reg_0_255_13_13     |    <0.001 |
|         ram_reg_0_255_14_14     |    <0.001 |
|         ram_reg_0_255_15_15     |    <0.001 |
|         ram_reg_0_255_1_1       |    <0.001 |
|         ram_reg_0_255_2_2       |    <0.001 |
|         ram_reg_0_255_3_3       |    <0.001 |
|         ram_reg_0_255_4_4       |    <0.001 |
|         ram_reg_0_255_5_5       |    <0.001 |
|         ram_reg_0_255_6_6       |    <0.001 |
|         ram_reg_0_255_7_7       |    <0.001 |
|         ram_reg_0_255_8_8       |    <0.001 |
|         ram_reg_0_255_9_9       |    <0.001 |
|         ram_reg_1024_1279_0_0   |    <0.001 |
|         ram_reg_1024_1279_10_10 |    <0.001 |
|         ram_reg_1024_1279_11_11 |    <0.001 |
|         ram_reg_1024_1279_12_12 |    <0.001 |
|         ram_reg_1024_1279_13_13 |    <0.001 |
|         ram_reg_1024_1279_14_14 |    <0.001 |
|         ram_reg_1024_1279_15_15 |    <0.001 |
|         ram_reg_1024_1279_1_1   |    <0.001 |
|         ram_reg_1024_1279_2_2   |    <0.001 |
|         ram_reg_1024_1279_3_3   |    <0.001 |
|         ram_reg_1024_1279_4_4   |    <0.001 |
|         ram_reg_1024_1279_5_5   |    <0.001 |
|         ram_reg_1024_1279_6_6   |    <0.001 |
|         ram_reg_1024_1279_7_7   |    <0.001 |
|         ram_reg_1024_1279_8_8   |    <0.001 |
|         ram_reg_1024_1279_9_9   |    <0.001 |
|         ram_reg_1280_1535_0_0   |    <0.001 |
|         ram_reg_1280_1535_10_10 |    <0.001 |
|         ram_reg_1280_1535_11_11 |    <0.001 |
|         ram_reg_1280_1535_12_12 |    <0.001 |
|         ram_reg_1280_1535_13_13 |    <0.001 |
|         ram_reg_1280_1535_14_14 |    <0.001 |
|         ram_reg_1280_1535_15_15 |    <0.001 |
|         ram_reg_1280_1535_1_1   |    <0.001 |
|         ram_reg_1280_1535_2_2   |    <0.001 |
|         ram_reg_1280_1535_3_3   |    <0.001 |
|         ram_reg_1280_1535_4_4   |    <0.001 |
|         ram_reg_1280_1535_5_5   |    <0.001 |
|         ram_reg_1280_1535_6_6   |    <0.001 |
|         ram_reg_1280_1535_7_7   |    <0.001 |
|         ram_reg_1280_1535_8_8   |    <0.001 |
|         ram_reg_1280_1535_9_9   |    <0.001 |
|         ram_reg_1536_1791_0_0   |    <0.001 |
|         ram_reg_1536_1791_10_10 |    <0.001 |
|         ram_reg_1536_1791_11_11 |    <0.001 |
|         ram_reg_1536_1791_12_12 |    <0.001 |
|         ram_reg_1536_1791_13_13 |    <0.001 |
|         ram_reg_1536_1791_14_14 |    <0.001 |
|         ram_reg_1536_1791_15_15 |    <0.001 |
|         ram_reg_1536_1791_1_1   |    <0.001 |
|         ram_reg_1536_1791_2_2   |    <0.001 |
|         ram_reg_1536_1791_3_3   |    <0.001 |
|         ram_reg_1536_1791_4_4   |    <0.001 |
|         ram_reg_1536_1791_5_5   |    <0.001 |
|         ram_reg_1536_1791_6_6   |    <0.001 |
|         ram_reg_1536_1791_7_7   |    <0.001 |
|         ram_reg_1536_1791_8_8   |    <0.001 |
|         ram_reg_1536_1791_9_9   |    <0.001 |
|         ram_reg_1792_2047_0_0   |    <0.001 |
|         ram_reg_1792_2047_10_10 |    <0.001 |
|         ram_reg_1792_2047_11_11 |    <0.001 |
|         ram_reg_1792_2047_12_12 |    <0.001 |
|         ram_reg_1792_2047_13_13 |    <0.001 |
|         ram_reg_1792_2047_14_14 |    <0.001 |
|         ram_reg_1792_2047_15_15 |    <0.001 |
|         ram_reg_1792_2047_1_1   |    <0.001 |
|         ram_reg_1792_2047_2_2   |    <0.001 |
|         ram_reg_1792_2047_3_3   |    <0.001 |
|         ram_reg_1792_2047_4_4   |    <0.001 |
|         ram_reg_1792_2047_5_5   |    <0.001 |
|         ram_reg_1792_2047_6_6   |    <0.001 |
|         ram_reg_1792_2047_7_7   |    <0.001 |
|         ram_reg_1792_2047_8_8   |    <0.001 |
|         ram_reg_1792_2047_9_9   |    <0.001 |
|         ram_reg_2048_2303_0_0   |    <0.001 |
|         ram_reg_2048_2303_10_10 |    <0.001 |
|         ram_reg_2048_2303_11_11 |    <0.001 |
|         ram_reg_2048_2303_12_12 |    <0.001 |
|         ram_reg_2048_2303_13_13 |    <0.001 |
|         ram_reg_2048_2303_14_14 |    <0.001 |
|         ram_reg_2048_2303_15_15 |    <0.001 |
|         ram_reg_2048_2303_1_1   |    <0.001 |
|         ram_reg_2048_2303_2_2   |    <0.001 |
|         ram_reg_2048_2303_3_3   |    <0.001 |
|         ram_reg_2048_2303_4_4   |    <0.001 |
|         ram_reg_2048_2303_5_5   |    <0.001 |
|         ram_reg_2048_2303_6_6   |    <0.001 |
|         ram_reg_2048_2303_7_7   |    <0.001 |
|         ram_reg_2048_2303_8_8   |    <0.001 |
|         ram_reg_2048_2303_9_9   |    <0.001 |
|         ram_reg_2304_2559_0_0   |    <0.001 |
|         ram_reg_2304_2559_10_10 |    <0.001 |
|         ram_reg_2304_2559_11_11 |    <0.001 |
|         ram_reg_2304_2559_12_12 |    <0.001 |
|         ram_reg_2304_2559_13_13 |    <0.001 |
|         ram_reg_2304_2559_14_14 |    <0.001 |
|         ram_reg_2304_2559_15_15 |    <0.001 |
|         ram_reg_2304_2559_1_1   |    <0.001 |
|         ram_reg_2304_2559_2_2   |    <0.001 |
|         ram_reg_2304_2559_3_3   |    <0.001 |
|         ram_reg_2304_2559_4_4   |    <0.001 |
|         ram_reg_2304_2559_5_5   |    <0.001 |
|         ram_reg_2304_2559_6_6   |    <0.001 |
|         ram_reg_2304_2559_7_7   |    <0.001 |
|         ram_reg_2304_2559_8_8   |    <0.001 |
|         ram_reg_2304_2559_9_9   |    <0.001 |
|         ram_reg_2560_2815_0_0   |    <0.001 |
|         ram_reg_2560_2815_10_10 |    <0.001 |
|         ram_reg_2560_2815_11_11 |    <0.001 |
|         ram_reg_2560_2815_12_12 |    <0.001 |
|         ram_reg_2560_2815_13_13 |    <0.001 |
|         ram_reg_2560_2815_14_14 |    <0.001 |
|         ram_reg_2560_2815_15_15 |    <0.001 |
|         ram_reg_2560_2815_1_1   |    <0.001 |
|         ram_reg_2560_2815_2_2   |    <0.001 |
|         ram_reg_2560_2815_3_3   |    <0.001 |
|         ram_reg_2560_2815_4_4   |    <0.001 |
|         ram_reg_2560_2815_5_5   |    <0.001 |
|         ram_reg_2560_2815_6_6   |    <0.001 |
|         ram_reg_2560_2815_7_7   |    <0.001 |
|         ram_reg_2560_2815_8_8   |    <0.001 |
|         ram_reg_2560_2815_9_9   |    <0.001 |
|         ram_reg_256_511_0_0     |    <0.001 |
|         ram_reg_256_511_10_10   |    <0.001 |
|         ram_reg_256_511_11_11   |    <0.001 |
|         ram_reg_256_511_12_12   |    <0.001 |
|         ram_reg_256_511_13_13   |    <0.001 |
|         ram_reg_256_511_14_14   |    <0.001 |
|         ram_reg_256_511_15_15   |    <0.001 |
|         ram_reg_256_511_1_1     |    <0.001 |
|         ram_reg_256_511_2_2     |    <0.001 |
|         ram_reg_256_511_3_3     |    <0.001 |
|         ram_reg_256_511_4_4     |    <0.001 |
|         ram_reg_256_511_5_5     |    <0.001 |
|         ram_reg_256_511_6_6     |    <0.001 |
|         ram_reg_256_511_7_7     |    <0.001 |
|         ram_reg_256_511_8_8     |    <0.001 |
|         ram_reg_256_511_9_9     |    <0.001 |
|         ram_reg_2816_3071_0_0   |    <0.001 |
|         ram_reg_2816_3071_10_10 |    <0.001 |
|         ram_reg_2816_3071_11_11 |    <0.001 |
|         ram_reg_2816_3071_12_12 |    <0.001 |
|         ram_reg_2816_3071_13_13 |    <0.001 |
|         ram_reg_2816_3071_14_14 |    <0.001 |
|         ram_reg_2816_3071_15_15 |    <0.001 |
|         ram_reg_2816_3071_1_1   |    <0.001 |
|         ram_reg_2816_3071_2_2   |    <0.001 |
|         ram_reg_2816_3071_3_3   |    <0.001 |
|         ram_reg_2816_3071_4_4   |    <0.001 |
|         ram_reg_2816_3071_5_5   |    <0.001 |
|         ram_reg_2816_3071_6_6   |    <0.001 |
|         ram_reg_2816_3071_7_7   |    <0.001 |
|         ram_reg_2816_3071_8_8   |    <0.001 |
|         ram_reg_2816_3071_9_9   |    <0.001 |
|         ram_reg_3072_3327_0_0   |    <0.001 |
|         ram_reg_3072_3327_10_10 |    <0.001 |
|         ram_reg_3072_3327_11_11 |    <0.001 |
|         ram_reg_3072_3327_12_12 |    <0.001 |
|         ram_reg_3072_3327_13_13 |    <0.001 |
|         ram_reg_3072_3327_14_14 |    <0.001 |
|         ram_reg_3072_3327_15_15 |    <0.001 |
|         ram_reg_3072_3327_1_1   |    <0.001 |
|         ram_reg_3072_3327_2_2   |    <0.001 |
|         ram_reg_3072_3327_3_3   |    <0.001 |
|         ram_reg_3072_3327_4_4   |    <0.001 |
|         ram_reg_3072_3327_5_5   |    <0.001 |
|         ram_reg_3072_3327_6_6   |    <0.001 |
|         ram_reg_3072_3327_7_7   |    <0.001 |
|         ram_reg_3072_3327_8_8   |    <0.001 |
|         ram_reg_3072_3327_9_9   |    <0.001 |
|         ram_reg_3328_3583_0_0   |    <0.001 |
|         ram_reg_3328_3583_10_10 |    <0.001 |
|         ram_reg_3328_3583_11_11 |    <0.001 |
|         ram_reg_3328_3583_12_12 |    <0.001 |
|         ram_reg_3328_3583_13_13 |    <0.001 |
|         ram_reg_3328_3583_14_14 |    <0.001 |
|         ram_reg_3328_3583_15_15 |    <0.001 |
|         ram_reg_3328_3583_1_1   |    <0.001 |
|         ram_reg_3328_3583_2_2   |    <0.001 |
|         ram_reg_3328_3583_3_3   |    <0.001 |
|         ram_reg_3328_3583_4_4   |    <0.001 |
|         ram_reg_3328_3583_5_5   |    <0.001 |
|         ram_reg_3328_3583_6_6   |    <0.001 |
|         ram_reg_3328_3583_7_7   |    <0.001 |
|         ram_reg_3328_3583_8_8   |    <0.001 |
|         ram_reg_3328_3583_9_9   |    <0.001 |
|         ram_reg_3584_3839_0_0   |    <0.001 |
|         ram_reg_3584_3839_10_10 |    <0.001 |
|         ram_reg_3584_3839_11_11 |    <0.001 |
|         ram_reg_3584_3839_12_12 |    <0.001 |
|         ram_reg_3584_3839_13_13 |    <0.001 |
|         ram_reg_3584_3839_14_14 |    <0.001 |
|         ram_reg_3584_3839_15_15 |    <0.001 |
|         ram_reg_3584_3839_1_1   |    <0.001 |
|         ram_reg_3584_3839_2_2   |    <0.001 |
|         ram_reg_3584_3839_3_3   |    <0.001 |
|         ram_reg_3584_3839_4_4   |    <0.001 |
|         ram_reg_3584_3839_5_5   |    <0.001 |
|         ram_reg_3584_3839_6_6   |    <0.001 |
|         ram_reg_3584_3839_7_7   |    <0.001 |
|         ram_reg_3584_3839_8_8   |    <0.001 |
|         ram_reg_3584_3839_9_9   |    <0.001 |
|         ram_reg_3840_4095_0_0   |    <0.001 |
|         ram_reg_3840_4095_10_10 |    <0.001 |
|         ram_reg_3840_4095_11_11 |    <0.001 |
|         ram_reg_3840_4095_12_12 |    <0.001 |
|         ram_reg_3840_4095_13_13 |    <0.001 |
|         ram_reg_3840_4095_14_14 |    <0.001 |
|         ram_reg_3840_4095_15_15 |    <0.001 |
|         ram_reg_3840_4095_1_1   |    <0.001 |
|         ram_reg_3840_4095_2_2   |    <0.001 |
|         ram_reg_3840_4095_3_3   |    <0.001 |
|         ram_reg_3840_4095_4_4   |    <0.001 |
|         ram_reg_3840_4095_5_5   |    <0.001 |
|         ram_reg_3840_4095_6_6   |    <0.001 |
|         ram_reg_3840_4095_7_7   |    <0.001 |
|         ram_reg_3840_4095_8_8   |    <0.001 |
|         ram_reg_3840_4095_9_9   |    <0.001 |
|         ram_reg_512_767_0_0     |    <0.001 |
|         ram_reg_512_767_10_10   |    <0.001 |
|         ram_reg_512_767_11_11   |    <0.001 |
|         ram_reg_512_767_12_12   |    <0.001 |
|         ram_reg_512_767_13_13   |    <0.001 |
|         ram_reg_512_767_14_14   |    <0.001 |
|         ram_reg_512_767_15_15   |    <0.001 |
|         ram_reg_512_767_1_1     |    <0.001 |
|         ram_reg_512_767_2_2     |    <0.001 |
|         ram_reg_512_767_3_3     |    <0.001 |
|         ram_reg_512_767_4_4     |    <0.001 |
|         ram_reg_512_767_5_5     |    <0.001 |
|         ram_reg_512_767_6_6     |    <0.001 |
|         ram_reg_512_767_7_7     |    <0.001 |
|         ram_reg_512_767_8_8     |    <0.001 |
|         ram_reg_512_767_9_9     |    <0.001 |
|         ram_reg_768_1023_0_0    |    <0.001 |
|         ram_reg_768_1023_10_10  |    <0.001 |
|         ram_reg_768_1023_11_11  |    <0.001 |
|         ram_reg_768_1023_12_12  |    <0.001 |
|         ram_reg_768_1023_13_13  |    <0.001 |
|         ram_reg_768_1023_14_14  |    <0.001 |
|         ram_reg_768_1023_15_15  |    <0.001 |
|         ram_reg_768_1023_1_1    |    <0.001 |
|         ram_reg_768_1023_2_2    |    <0.001 |
|         ram_reg_768_1023_3_3    |    <0.001 |
|         ram_reg_768_1023_4_4    |    <0.001 |
|         ram_reg_768_1023_5_5    |    <0.001 |
|         ram_reg_768_1023_6_6    |    <0.001 |
|         ram_reg_768_1023_7_7    |    <0.001 |
|         ram_reg_768_1023_8_8    |    <0.001 |
|         ram_reg_768_1023_9_9    |    <0.001 |
|     lc3_debug_1                 |    <0.001 |
|       BtnToggle_1               |    <0.001 |
|       hand_clk_db               |    <0.001 |
|       sys_halt_db               |    <0.001 |
|   my_debounce[0].Inst_debounce1 |    <0.001 |
|   my_debounce[0].Inst_debounce2 |    <0.001 |
|   my_debounce[1].Inst_debounce1 |    <0.001 |
|   my_debounce[1].Inst_debounce2 |    <0.001 |
|   my_debounce[2].Inst_debounce1 |    <0.001 |
|   my_debounce[2].Inst_debounce2 |    <0.001 |
|   my_debounce[3].Inst_debounce1 |    <0.001 |
|   my_debounce[3].Inst_debounce2 |    <0.001 |
+---------------------------------+-----------+


