<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>Source: cpu.go in package vendor/golang.org/x/sys/cpu</title>
<link href="../../../../../../css/light-v0.1.6.css" rel="stylesheet">
<script src="../../../../../../jvs/golds-v0.1.6.js"></script>
<body><div>

<pre id="header"><code><span class="title">Source File</span>
	cpu.go

<span class="title">Belonging Package</span>
	<a href="../../../../../../pkg/vendor/golang.org/x/sys/cpu.html">vendor/golang.org/x/sys/cpu</a>
</code></pre>

<pre class="line-numbers">
<span class="codeline" id="line-1"><code>// Copyright 2018 The Go Authors. All rights reserved.</code></span>
<span class="codeline" id="line-2"><code>// Use of this source code is governed by a BSD-style</code></span>
<span class="codeline" id="line-3"><code>// license that can be found in the LICENSE file.</code></span>
<span class="codeline" id="line-4"><code></code></span>
<div class="anchor" id="doc"><span class="codeline" id="line-5"><code>// Package cpu implements processor feature detection for</code></span>
<span class="codeline" id="line-6"><code>// various CPU architectures.</code></span></div><span class="codeline" id="line-7"><code>package cpu</code></span>
<span class="codeline" id="line-8"><code></code></span>
<span class="codeline" id="line-9"><code>// Initialized reports whether the CPU features were initialized.</code></span>
<span class="codeline" id="line-10"><code>//</code></span>
<span class="codeline" id="line-11"><code>// For some GOOS/GOARCH combinations initialization of the CPU features depends</code></span>
<span class="codeline" id="line-12"><code>// on reading an operating specific file, e.g. /proc/self/auxv on linux/arm</code></span>
<span class="codeline" id="line-13"><code>// Initialized will report false if reading the file fails.</code></span>
<span class="codeline" id="line-14"><code>var Initialized bool</code></span>
<span class="codeline" id="line-15"><code></code></span>
<span class="codeline" id="line-16"><code>// CacheLinePad is used to pad structs to avoid false sharing.</code></span>
<span class="codeline" id="line-17"><code>type CacheLinePad struct{ _ [cacheLineSize]byte }</code></span>
<span class="codeline" id="line-18"><code></code></span>
<span class="codeline" id="line-19"><code>// X86 contains the supported CPU features of the</code></span>
<span class="codeline" id="line-20"><code>// current X86/AMD64 platform. If the current platform</code></span>
<span class="codeline" id="line-21"><code>// is not X86/AMD64 then all feature flags are false.</code></span>
<span class="codeline" id="line-22"><code>//</code></span>
<span class="codeline" id="line-23"><code>// X86 is padded to avoid false sharing. Further the HasAVX</code></span>
<span class="codeline" id="line-24"><code>// and HasAVX2 are only set if the OS supports XMM and YMM</code></span>
<span class="codeline" id="line-25"><code>// registers in addition to the CPUID feature bit being set.</code></span>
<span class="codeline" id="line-26"><code>var X86 struct {</code></span>
<span class="codeline" id="line-27"><code>	_            CacheLinePad</code></span>
<span class="codeline" id="line-28"><code>	HasAES       bool // AES hardware implementation (AES NI)</code></span>
<span class="codeline" id="line-29"><code>	HasADX       bool // Multi-precision add-carry instruction extensions</code></span>
<span class="codeline" id="line-30"><code>	HasAVX       bool // Advanced vector extension</code></span>
<span class="codeline" id="line-31"><code>	HasAVX2      bool // Advanced vector extension 2</code></span>
<span class="codeline" id="line-32"><code>	HasBMI1      bool // Bit manipulation instruction set 1</code></span>
<span class="codeline" id="line-33"><code>	HasBMI2      bool // Bit manipulation instruction set 2</code></span>
<span class="codeline" id="line-34"><code>	HasERMS      bool // Enhanced REP for MOVSB and STOSB</code></span>
<span class="codeline" id="line-35"><code>	HasFMA       bool // Fused-multiply-add instructions</code></span>
<span class="codeline" id="line-36"><code>	HasOSXSAVE   bool // OS supports XSAVE/XRESTOR for saving/restoring XMM registers.</code></span>
<span class="codeline" id="line-37"><code>	HasPCLMULQDQ bool // PCLMULQDQ instruction - most often used for AES-GCM</code></span>
<span class="codeline" id="line-38"><code>	HasPOPCNT    bool // Hamming weight instruction POPCNT.</code></span>
<span class="codeline" id="line-39"><code>	HasRDRAND    bool // RDRAND instruction (on-chip random number generator)</code></span>
<span class="codeline" id="line-40"><code>	HasRDSEED    bool // RDSEED instruction (on-chip random number generator)</code></span>
<span class="codeline" id="line-41"><code>	HasSSE2      bool // Streaming SIMD extension 2 (always available on amd64)</code></span>
<span class="codeline" id="line-42"><code>	HasSSE3      bool // Streaming SIMD extension 3</code></span>
<span class="codeline" id="line-43"><code>	HasSSSE3     bool // Supplemental streaming SIMD extension 3</code></span>
<span class="codeline" id="line-44"><code>	HasSSE41     bool // Streaming SIMD extension 4 and 4.1</code></span>
<span class="codeline" id="line-45"><code>	HasSSE42     bool // Streaming SIMD extension 4 and 4.2</code></span>
<span class="codeline" id="line-46"><code>	_            CacheLinePad</code></span>
<span class="codeline" id="line-47"><code>}</code></span>
<span class="codeline" id="line-48"><code></code></span>
<span class="codeline" id="line-49"><code>// ARM64 contains the supported CPU features of the</code></span>
<span class="codeline" id="line-50"><code>// current ARMv8(aarch64) platform. If the current platform</code></span>
<span class="codeline" id="line-51"><code>// is not arm64 then all feature flags are false.</code></span>
<span class="codeline" id="line-52"><code>var ARM64 struct {</code></span>
<span class="codeline" id="line-53"><code>	_           CacheLinePad</code></span>
<span class="codeline" id="line-54"><code>	HasFP       bool // Floating-point instruction set (always available)</code></span>
<span class="codeline" id="line-55"><code>	HasASIMD    bool // Advanced SIMD (always available)</code></span>
<span class="codeline" id="line-56"><code>	HasEVTSTRM  bool // Event stream support</code></span>
<span class="codeline" id="line-57"><code>	HasAES      bool // AES hardware implementation</code></span>
<span class="codeline" id="line-58"><code>	HasPMULL    bool // Polynomial multiplication instruction set</code></span>
<span class="codeline" id="line-59"><code>	HasSHA1     bool // SHA1 hardware implementation</code></span>
<span class="codeline" id="line-60"><code>	HasSHA2     bool // SHA2 hardware implementation</code></span>
<span class="codeline" id="line-61"><code>	HasCRC32    bool // CRC32 hardware implementation</code></span>
<span class="codeline" id="line-62"><code>	HasATOMICS  bool // Atomic memory operation instruction set</code></span>
<span class="codeline" id="line-63"><code>	HasFPHP     bool // Half precision floating-point instruction set</code></span>
<span class="codeline" id="line-64"><code>	HasASIMDHP  bool // Advanced SIMD half precision instruction set</code></span>
<span class="codeline" id="line-65"><code>	HasCPUID    bool // CPUID identification scheme registers</code></span>
<span class="codeline" id="line-66"><code>	HasASIMDRDM bool // Rounding double multiply add/subtract instruction set</code></span>
<span class="codeline" id="line-67"><code>	HasJSCVT    bool // Javascript conversion from floating-point to integer</code></span>
<span class="codeline" id="line-68"><code>	HasFCMA     bool // Floating-point multiplication and addition of complex numbers</code></span>
<span class="codeline" id="line-69"><code>	HasLRCPC    bool // Release Consistent processor consistent support</code></span>
<span class="codeline" id="line-70"><code>	HasDCPOP    bool // Persistent memory support</code></span>
<span class="codeline" id="line-71"><code>	HasSHA3     bool // SHA3 hardware implementation</code></span>
<span class="codeline" id="line-72"><code>	HasSM3      bool // SM3 hardware implementation</code></span>
<span class="codeline" id="line-73"><code>	HasSM4      bool // SM4 hardware implementation</code></span>
<span class="codeline" id="line-74"><code>	HasASIMDDP  bool // Advanced SIMD double precision instruction set</code></span>
<span class="codeline" id="line-75"><code>	HasSHA512   bool // SHA512 hardware implementation</code></span>
<span class="codeline" id="line-76"><code>	HasSVE      bool // Scalable Vector Extensions</code></span>
<span class="codeline" id="line-77"><code>	HasASIMDFHM bool // Advanced SIMD multiplication FP16 to FP32</code></span>
<span class="codeline" id="line-78"><code>	_           CacheLinePad</code></span>
<span class="codeline" id="line-79"><code>}</code></span>
<span class="codeline" id="line-80"><code></code></span>
<span class="codeline" id="line-81"><code>// ARM contains the supported CPU features of the current ARM (32-bit) platform.</code></span>
<span class="codeline" id="line-82"><code>// All feature flags are false if:</code></span>
<span class="codeline" id="line-83"><code>//   1. the current platform is not arm, or</code></span>
<span class="codeline" id="line-84"><code>//   2. the current operating system is not Linux.</code></span>
<span class="codeline" id="line-85"><code>var ARM struct {</code></span>
<span class="codeline" id="line-86"><code>	_           CacheLinePad</code></span>
<span class="codeline" id="line-87"><code>	HasSWP      bool // SWP instruction support</code></span>
<span class="codeline" id="line-88"><code>	HasHALF     bool // Half-word load and store support</code></span>
<span class="codeline" id="line-89"><code>	HasTHUMB    bool // ARM Thumb instruction set</code></span>
<span class="codeline" id="line-90"><code>	Has26BIT    bool // Address space limited to 26-bits</code></span>
<span class="codeline" id="line-91"><code>	HasFASTMUL  bool // 32-bit operand, 64-bit result multiplication support</code></span>
<span class="codeline" id="line-92"><code>	HasFPA      bool // Floating point arithmetic support</code></span>
<span class="codeline" id="line-93"><code>	HasVFP      bool // Vector floating point support</code></span>
<span class="codeline" id="line-94"><code>	HasEDSP     bool // DSP Extensions support</code></span>
<span class="codeline" id="line-95"><code>	HasJAVA     bool // Java instruction set</code></span>
<span class="codeline" id="line-96"><code>	HasIWMMXT   bool // Intel Wireless MMX technology support</code></span>
<span class="codeline" id="line-97"><code>	HasCRUNCH   bool // MaverickCrunch context switching and handling</code></span>
<span class="codeline" id="line-98"><code>	HasTHUMBEE  bool // Thumb EE instruction set</code></span>
<span class="codeline" id="line-99"><code>	HasNEON     bool // NEON instruction set</code></span>
<span class="codeline" id="line-100"><code>	HasVFPv3    bool // Vector floating point version 3 support</code></span>
<span class="codeline" id="line-101"><code>	HasVFPv3D16 bool // Vector floating point version 3 D8-D15</code></span>
<span class="codeline" id="line-102"><code>	HasTLS      bool // Thread local storage support</code></span>
<span class="codeline" id="line-103"><code>	HasVFPv4    bool // Vector floating point version 4 support</code></span>
<span class="codeline" id="line-104"><code>	HasIDIVA    bool // Integer divide instruction support in ARM mode</code></span>
<span class="codeline" id="line-105"><code>	HasIDIVT    bool // Integer divide instruction support in Thumb mode</code></span>
<span class="codeline" id="line-106"><code>	HasVFPD32   bool // Vector floating point version 3 D15-D31</code></span>
<span class="codeline" id="line-107"><code>	HasLPAE     bool // Large Physical Address Extensions</code></span>
<span class="codeline" id="line-108"><code>	HasEVTSTRM  bool // Event stream support</code></span>
<span class="codeline" id="line-109"><code>	HasAES      bool // AES hardware implementation</code></span>
<span class="codeline" id="line-110"><code>	HasPMULL    bool // Polynomial multiplication instruction set</code></span>
<span class="codeline" id="line-111"><code>	HasSHA1     bool // SHA1 hardware implementation</code></span>
<span class="codeline" id="line-112"><code>	HasSHA2     bool // SHA2 hardware implementation</code></span>
<span class="codeline" id="line-113"><code>	HasCRC32    bool // CRC32 hardware implementation</code></span>
<span class="codeline" id="line-114"><code>	_           CacheLinePad</code></span>
<span class="codeline" id="line-115"><code>}</code></span>
<span class="codeline" id="line-116"><code></code></span>
<span class="codeline" id="line-117"><code>// MIPS64X contains the supported CPU features of the current mips64/mips64le</code></span>
<span class="codeline" id="line-118"><code>// platforms. If the current platform is not mips64/mips64le or the current</code></span>
<span class="codeline" id="line-119"><code>// operating system is not Linux then all feature flags are false.</code></span>
<span class="codeline" id="line-120"><code>var MIPS64X struct {</code></span>
<span class="codeline" id="line-121"><code>	_      CacheLinePad</code></span>
<span class="codeline" id="line-122"><code>	HasMSA bool // MIPS SIMD architecture</code></span>
<span class="codeline" id="line-123"><code>	_      CacheLinePad</code></span>
<span class="codeline" id="line-124"><code>}</code></span>
<span class="codeline" id="line-125"><code></code></span>
<span class="codeline" id="line-126"><code>// PPC64 contains the supported CPU features of the current ppc64/ppc64le platforms.</code></span>
<span class="codeline" id="line-127"><code>// If the current platform is not ppc64/ppc64le then all feature flags are false.</code></span>
<span class="codeline" id="line-128"><code>//</code></span>
<span class="codeline" id="line-129"><code>// For ppc64/ppc64le, it is safe to check only for ISA level starting on ISA v3.00,</code></span>
<span class="codeline" id="line-130"><code>// since there are no optional categories. There are some exceptions that also</code></span>
<span class="codeline" id="line-131"><code>// require kernel support to work (DARN, SCV), so there are feature bits for</code></span>
<span class="codeline" id="line-132"><code>// those as well. The minimum processor requirement is POWER8 (ISA 2.07).</code></span>
<span class="codeline" id="line-133"><code>// The struct is padded to avoid false sharing.</code></span>
<span class="codeline" id="line-134"><code>var PPC64 struct {</code></span>
<span class="codeline" id="line-135"><code>	_        CacheLinePad</code></span>
<span class="codeline" id="line-136"><code>	HasDARN  bool // Hardware random number generator (requires kernel enablement)</code></span>
<span class="codeline" id="line-137"><code>	HasSCV   bool // Syscall vectored (requires kernel enablement)</code></span>
<span class="codeline" id="line-138"><code>	IsPOWER8 bool // ISA v2.07 (POWER8)</code></span>
<span class="codeline" id="line-139"><code>	IsPOWER9 bool // ISA v3.00 (POWER9)</code></span>
<span class="codeline" id="line-140"><code>	_        CacheLinePad</code></span>
<span class="codeline" id="line-141"><code>}</code></span>
<span class="codeline" id="line-142"><code></code></span>
<span class="codeline" id="line-143"><code>// S390X contains the supported CPU features of the current IBM Z</code></span>
<span class="codeline" id="line-144"><code>// (s390x) platform. If the current platform is not IBM Z then all</code></span>
<span class="codeline" id="line-145"><code>// feature flags are false.</code></span>
<span class="codeline" id="line-146"><code>//</code></span>
<span class="codeline" id="line-147"><code>// S390X is padded to avoid false sharing. Further HasVX is only set</code></span>
<span class="codeline" id="line-148"><code>// if the OS supports vector registers in addition to the STFLE</code></span>
<span class="codeline" id="line-149"><code>// feature bit being set.</code></span>
<span class="codeline" id="line-150"><code>var S390X struct {</code></span>
<span class="codeline" id="line-151"><code>	_         CacheLinePad</code></span>
<span class="codeline" id="line-152"><code>	HasZARCH  bool // z/Architecture mode is active [mandatory]</code></span>
<span class="codeline" id="line-153"><code>	HasSTFLE  bool // store facility list extended</code></span>
<span class="codeline" id="line-154"><code>	HasLDISP  bool // long (20-bit) displacements</code></span>
<span class="codeline" id="line-155"><code>	HasEIMM   bool // 32-bit immediates</code></span>
<span class="codeline" id="line-156"><code>	HasDFP    bool // decimal floating point</code></span>
<span class="codeline" id="line-157"><code>	HasETF3EH bool // ETF-3 enhanced</code></span>
<span class="codeline" id="line-158"><code>	HasMSA    bool // message security assist (CPACF)</code></span>
<span class="codeline" id="line-159"><code>	HasAES    bool // KM-AES{128,192,256} functions</code></span>
<span class="codeline" id="line-160"><code>	HasAESCBC bool // KMC-AES{128,192,256} functions</code></span>
<span class="codeline" id="line-161"><code>	HasAESCTR bool // KMCTR-AES{128,192,256} functions</code></span>
<span class="codeline" id="line-162"><code>	HasAESGCM bool // KMA-GCM-AES{128,192,256} functions</code></span>
<span class="codeline" id="line-163"><code>	HasGHASH  bool // KIMD-GHASH function</code></span>
<span class="codeline" id="line-164"><code>	HasSHA1   bool // K{I,L}MD-SHA-1 functions</code></span>
<span class="codeline" id="line-165"><code>	HasSHA256 bool // K{I,L}MD-SHA-256 functions</code></span>
<span class="codeline" id="line-166"><code>	HasSHA512 bool // K{I,L}MD-SHA-512 functions</code></span>
<span class="codeline" id="line-167"><code>	HasSHA3   bool // K{I,L}MD-SHA3-{224,256,384,512} and K{I,L}MD-SHAKE-{128,256} functions</code></span>
<span class="codeline" id="line-168"><code>	HasVX     bool // vector facility</code></span>
<span class="codeline" id="line-169"><code>	HasVXE    bool // vector-enhancements facility 1</code></span>
<span class="codeline" id="line-170"><code>	_         CacheLinePad</code></span>
<span class="codeline" id="line-171"><code>}</code></span>
</pre><pre id="footer">
<table><tr><td><img src="../../../../../../png/go101-twitter.png"></td>
<td>The pages are generated with <a href="https://go101.org/article/tool-golds.html"><b>Golds</b></a> <i>v0.1.6</i>. (GOOS=darwin GOARCH=amd64)
<b>Golds</b> is a <a href="https://go101.org">Go 101</a> project and developed by <a href="https://tapirgames.com">Tapir Liu</a>.
PR and bug reports are welcome and can be submitted to <a href="https://github.com/go101/golds">the issue list</a>.
Please follow <a href="https://twitter.com/go100and1">@Go100and1</a> (reachable from the left QR code) to get the latest news of <b>Golds</b>.</td></tr></table
</pre>
</div></body></html>