#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 15 09:20:00 2024
# Process ID: 8124
# Current directory: E:/FPGA_projects/breath_led/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2916 E:\FPGA_projects\breath_led\prj\breath_led.xpr
# Log file: E:/FPGA_projects/breath_led/prj/vivado.log
# Journal file: E:/FPGA_projects/breath_led/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_projects/breath_led/prj/breath_led.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list sys_rst_n_IBUF]]
set_property mark_debug true [get_nets [list led_OBUF]]
set_property mark_debug true [get_nets [list {cnt_2ms_reg[2]} {cnt_2ms_reg[3]} {cnt_2ms_reg[4]} {cnt_2ms_reg[5]} {cnt_2ms_reg[0]} {cnt_2ms_reg[1]} {cnt_2ms_reg[6]} {cnt_2ms_reg[7]} {cnt_2ms_reg[8]} {cnt_2ms_reg[9]}]]
set_property mark_debug true [get_nets [list {cnt_2s_reg[0]} {cnt_2s_reg[1]} {cnt_2s_reg[2]} {cnt_2s_reg[3]} {cnt_2s_reg[4]} {cnt_2s_reg[5]} {cnt_2s_reg[6]} {cnt_2s_reg[7]} {cnt_2s_reg[8]} {cnt_2s_reg[9]}]]
set_property mark_debug true [get_nets [list {cnt_2us_reg[0]} {cnt_2us_reg[1]} {cnt_2us_reg[2]} {cnt_2us_reg[3]} {cnt_2us_reg[4]} {cnt_2us_reg[5]} {cnt_2us_reg[6]}]]
set_property mark_debug true [get_nets [list inc_dec_flag]]
save_constraints
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list sys_clk_IBUF_BUFG ]]
set_property port_width 10 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cnt_2ms_reg[0]} {cnt_2ms_reg[1]} {cnt_2ms_reg[2]} {cnt_2ms_reg[3]} {cnt_2ms_reg[4]} {cnt_2ms_reg[5]} {cnt_2ms_reg[6]} {cnt_2ms_reg[7]} {cnt_2ms_reg[8]} {cnt_2ms_reg[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cnt_2s_reg[0]} {cnt_2s_reg[1]} {cnt_2s_reg[2]} {cnt_2s_reg[3]} {cnt_2s_reg[4]} {cnt_2s_reg[5]} {cnt_2s_reg[6]} {cnt_2s_reg[7]} {cnt_2s_reg[8]} {cnt_2s_reg[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cnt_2us_reg[0]} {cnt_2us_reg[1]} {cnt_2us_reg[2]} {cnt_2us_reg[3]} {cnt_2us_reg[4]} {cnt_2us_reg[5]} {cnt_2us_reg[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list inc_dec_flag ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list led_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list sys_rst_n_IBUF ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/FPGA_projects/breath_led/prj/breath_led.runs/impl_1/breath_led.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {E:/FPGA_projects/breath_led/prj/breath_led.runs/impl_1/breath_led.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/FPGA_projects/breath_led/prj/breath_led.runs/impl_1/breath_led.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {E:/FPGA_projects/breath_led/prj/breath_led.runs/impl_1/breath_led.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/FPGA_projects/breath_led/prj/breath_led.runs/impl_1/breath_led.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/FPGA_projects/breath_led/prj/breath_led.runs/impl_1/breath_led.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes inc_dec_flag -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes inc_dec_flag -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cnt_2ms_reg} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {E:/FPGA_projects/breath_led/prj/breath_led.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
