{
  "module_name": "reg.h",
  "hash_id": "1a82e85d542c4fc7cb170b1829d1b2f61a8302efe7080a16b07ce2222f195c17",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtw88/reg.h",
  "human_readable_source": " \n \n\n#ifndef __RTW_REG_DEF_H__\n#define __RTW_REG_DEF_H__\n\n#define REG_SYS_FUNC_EN\t\t0x0002\n#define BIT_FEN_EN_25_1\t\tBIT(13)\n#define BIT_FEN_ELDR\t\tBIT(12)\n#define BIT_FEN_CPUEN\t\tBIT(2)\n#define BIT_FEN_BB_GLB_RST\tBIT(1)\n#define BIT_FEN_BB_RSTB\t\tBIT(0)\n#define BIT_R_DIS_PRST\t\tBIT(6)\n#define BIT_WLOCK_1C_B6\t\tBIT(5)\n#define REG_SYS_PW_CTRL\t\t0x0004\n#define BIT_PFM_WOWL\t\tBIT(3)\n#define REG_SYS_CLK_CTRL\t0x0008\n#define BIT_CPU_CLK_EN\t\tBIT(14)\n\n#define REG_SYS_CLKR\t\t0x0008\n#define BIT_ANA8M\t\tBIT(1)\n#define BIT_WAKEPAD_EN\t\tBIT(3)\n#define BIT_LOADER_CLK_EN\tBIT(5)\n\n#define REG_RSV_CTRL\t\t0x001C\n#define DISABLE_PI\t\t0x3\n#define ENABLE_PI\t\t0x2\n#define BITS_RFC_DIRECT\t\t(BIT(31) | BIT(30))\n#define BIT_WLMCU_IOIF\t\tBIT(0)\n#define REG_RF_CTRL\t\t0x001F\n#define BIT_RF_SDM_RSTB\t\tBIT(2)\n#define BIT_RF_RSTB\t\tBIT(1)\n#define BIT_RF_EN\t\tBIT(0)\n\n#define REG_AFE_CTRL1\t\t0x0024\n#define BIT_MAC_CLK_SEL\t\t(BIT(20) | BIT(21))\n#define REG_EFUSE_CTRL\t\t0x0030\n#define BIT_EF_FLAG\t\tBIT(31)\n#define BIT_SHIFT_EF_ADDR\t8\n#define BIT_MASK_EF_ADDR\t0x3ff\n#define BIT_MASK_EF_DATA\t0xff\n#define BITS_EF_ADDR\t\t(BIT_MASK_EF_ADDR << BIT_SHIFT_EF_ADDR)\n#define BITS_PLL\t\t0xf0\n\n#define REG_AFE_XTAL_CTRL\t0x24\n#define REG_AFE_PLL_CTRL\t0x28\n#define REG_AFE_CTRL3\t\t0x2c\n#define BIT_MASK_XTAL\t\t0x00FFF000\n#define BIT_XTAL_GMP_BIT4\tBIT(28)\n\n#define REG_LDO_EFUSE_CTRL\t0x0034\n#define BIT_MASK_EFUSE_BANK_SEL\t(BIT(8) | BIT(9))\n\n#define BIT_LDO25_VOLTAGE_V25\t0x03\n#define BIT_MASK_LDO25_VOLTAGE\tGENMASK(6, 4)\n#define BIT_SHIFT_LDO25_VOLTAGE\t4\n#define BIT_LDO25_EN\t\tBIT(7)\n\n#define REG_GPIO_MUXCFG\t\t0x0040\n#define BIT_FSPI_EN\t\tBIT(19)\n#define BIT_EN_SIC\t\tBIT(12)\n\n#define BIT_PO_BT_PTA_PINS\tBIT(9)\n#define BIT_BT_PTA_EN\t\tBIT(5)\n#define BIT_WLRFE_4_5_EN\tBIT(2)\n\n#define REG_LED_CFG\t\t0x004C\n#define BIT_LNAON_SEL_EN\tBIT(26)\n#define BIT_PAPE_SEL_EN\t\tBIT(25)\n#define BIT_DPDT_WL_SEL\t\tBIT(24)\n#define BIT_DPDT_SEL_EN\t\tBIT(23)\n#define REG_LEDCFG2\t\t0x004E\n#define REG_PAD_CTRL1\t\t0x0064\n#define BIT_BT_BTG_SEL\t\tBIT(31)\n#define BIT_PAPE_WLBT_SEL\tBIT(29)\n#define BIT_LNAON_WLBT_SEL\tBIT(28)\n#define BIT_BTGP_JTAG_EN\tBIT(24)\n#define BIT_BTGP_SPI_EN\t\tBIT(20)\n#define BIT_LED1DIS\t\tBIT(15)\n#define BIT_SW_DPDT_SEL_DATA\tBIT(0)\n#define REG_WL_BT_PWR_CTRL\t0x0068\n#define BIT_BT_FUNC_EN\t\tBIT(18)\n#define BIT_BT_DIG_CLK_EN\tBIT(8)\n#define REG_SYS_SDIO_CTRL\t0x0070\n#define BIT_DBG_GNT_WL_BT\tBIT(27)\n#define BIT_LTE_MUX_CTRL_PATH\tBIT(26)\n#define REG_HCI_OPT_CTRL\t0x0074\n#define BIT_USB_SUS_DIS\t\tBIT(8)\n#define BIT_SDIO_PAD_E5\t\tBIT(18)\n\n#define REG_AFE_CTRL_4\t\t0x0078\n#define BIT_CK320M_AFE_EN\tBIT(4)\n#define BIT_EN_SYN\t\tBIT(15)\n\n#define REG_LDO_SWR_CTRL\t0x007C\n#define LDO_SEL\t\t\t0xC3\n#define SPS_SEL\t\t\t0x83\n#define BIT_XTA1\t\tBIT(29)\n#define BIT_XTA0\t\tBIT(28)\n\n#define REG_MCUFW_CTRL\t\t0x0080\n#define BIT_ANA_PORT_EN\t\tBIT(22)\n#define BIT_MAC_PORT_EN\t\tBIT(21)\n#define BIT_BOOT_FSPI_EN\tBIT(20)\n#define BIT_ROM_DLEN\t\tBIT(19)\n#define BIT_ROM_PGE\t\tGENMASK(18, 16)\t \n#define BIT_SHIFT_ROM_PGE\t16\n#define BIT_FW_INIT_RDY\t\tBIT(15)\n#define BIT_FW_DW_RDY\t\tBIT(14)\n#define BIT_RPWM_TOGGLE\t\tBIT(7)\n#define BIT_RAM_DL_SEL\t\tBIT(7)\t \n#define BIT_DMEM_CHKSUM_OK\tBIT(6)\n#define BIT_WINTINI_RDY\t\tBIT(6)\t \n#define BIT_DMEM_DW_OK\t\tBIT(5)\n#define BIT_IMEM_CHKSUM_OK\tBIT(4)\n#define BIT_IMEM_DW_OK\t\tBIT(3)\n#define BIT_IMEM_BOOT_LOAD_CHECKSUM_OK BIT(2)\n#define BIT_FWDL_CHK_RPT\tBIT(2)\t \n#define BIT_MCUFWDL_RDY\t\tBIT(1)\t \n#define BIT_MCUFWDL_EN\t\tBIT(0)\n#define BIT_CHECK_SUM_OK\t(BIT(4) | BIT(6))\n#define FW_READY\t\t(BIT_FW_INIT_RDY | BIT_FW_DW_RDY |             \\\n\t\t\t\t BIT_IMEM_DW_OK | BIT_DMEM_DW_OK |             \\\n\t\t\t\t BIT_CHECK_SUM_OK)\n#define FW_READY_LEGACY\t\t(BIT_MCUFWDL_RDY | BIT_FWDL_CHK_RPT |\t       \\\n\t\t\t\t BIT_WINTINI_RDY | BIT_RAM_DL_SEL)\n#define FW_READY_MASK\t\t0xffff\n\n#define REG_MCU_TST_CFG\t\t0x84\n#define VAL_FW_TRIGGER\t\t0x1\n\n#define REG_PMC_DBG_CTRL1\t0xa8\n#define BITS_PMC_BT_IQK_STS\tGENMASK(22, 21)\n\n#define REG_EFUSE_ACCESS\t0x00CF\n#define EFUSE_ACCESS_ON\t\t0x69\n#define EFUSE_ACCESS_OFF\t0x00\n\n#define REG_WLRF1\t\t0x00EC\n#define REG_WIFI_BT_INFO\t0x00AA\n#define BIT_BT_INT_EN\t\tBIT(15)\n#define REG_SYS_CFG1\t\t0x00F0\n#define\tBIT_RTL_ID\t\tBIT(23)\n#define BIT_LDO\t\t\tBIT(24)\n#define BIT_RF_TYPE_ID\t\tBIT(27)\n#define BIT_SHIFT_VENDOR_ID\t16\n#define BIT_MASK_VENDOR_ID\t0xf\n#define BIT_VENDOR_ID(x) (((x) & BIT_MASK_VENDOR_ID) << BIT_SHIFT_VENDOR_ID)\n#define BITS_VENDOR_ID\t\t(BIT_MASK_VENDOR_ID << BIT_SHIFT_VENDOR_ID)\n#define BIT_CLEAR_VENDOR_ID(x)\t((x) & (~BITS_VENDOR_ID))\n#define BIT_GET_VENDOR_ID(x) (((x) >> BIT_SHIFT_VENDOR_ID) & BIT_MASK_VENDOR_ID)\n#define BIT_SHIFT_CHIP_VER\t12\n#define BIT_MASK_CHIP_VER\t0xf\n#define BIT_CHIP_VER(x)\t (((x) & BIT_MASK_CHIP_VER) << BIT_SHIFT_CHIP_VER)\n#define BITS_CHIP_VER\t\t(BIT_MASK_CHIP_VER << BIT_SHIFT_CHIP_VER)\n#define BIT_CLEAR_CHIP_VER(x)\t((x) & (~BITS_CHIP_VER))\n#define BIT_GET_CHIP_VER(x) (((x) >> BIT_SHIFT_CHIP_VER) & BIT_MASK_CHIP_VER)\n#define REG_SYS_STATUS1\t\t0x00F4\n#define REG_SYS_STATUS2\t\t0x00F8\n#define REG_SYS_CFG2\t\t0x00FC\n#define REG_WLRF1\t\t0x00EC\n#define BIT_WLRF1_BBRF_EN\t(BIT(24) | BIT(25) | BIT(26))\n#define REG_CR\t\t\t0x0100\n#define BIT_32K_CAL_TMR_EN\tBIT(10)\n#define BIT_MAC_SEC_EN\t\tBIT(9)\n#define BIT_ENSWBCN\t\tBIT(8)\n#define BIT_MACRXEN\t\tBIT(7)\n#define BIT_MACTXEN\t\tBIT(6)\n#define BIT_SCHEDULE_EN\t\tBIT(5)\n#define BIT_PROTOCOL_EN\t\tBIT(4)\n#define BIT_RXDMA_EN\t\tBIT(3)\n#define BIT_TXDMA_EN\t\tBIT(2)\n#define BIT_HCI_RXDMA_EN\tBIT(1)\n#define BIT_HCI_TXDMA_EN\tBIT(0)\n#define MAC_TRX_ENABLE\t(BIT_HCI_TXDMA_EN | BIT_HCI_RXDMA_EN | BIT_TXDMA_EN | \\\n\t\t\tBIT_RXDMA_EN | BIT_PROTOCOL_EN | BIT_SCHEDULE_EN | \\\n\t\t\tBIT_MACTXEN | BIT_MACRXEN)\n#define BIT_SHIFT_TXDMA_VOQ_MAP\t4\n#define BIT_MASK_TXDMA_VOQ_MAP\t0x3\n#define BIT_TXDMA_VOQ_MAP(x)                                                   \\\n\t(((x) & BIT_MASK_TXDMA_VOQ_MAP) << BIT_SHIFT_TXDMA_VOQ_MAP)\n#define BIT_SHIFT_TXDMA_VIQ_MAP\t6\n#define BIT_MASK_TXDMA_VIQ_MAP\t0x3\n#define BIT_TXDMA_VIQ_MAP(x)                                                   \\\n\t(((x) & BIT_MASK_TXDMA_VIQ_MAP) << BIT_SHIFT_TXDMA_VIQ_MAP)\n#define REG_TXDMA_PQ_MAP\t0x010C\n#define BIT_RXDMA_ARBBW_EN\tBIT(0)\n#define BIT_RXSHFT_EN\t\tBIT(1)\n#define BIT_RXDMA_AGG_EN\tBIT(2)\n#define BIT_TXDMA_BW_EN\t\tBIT(3)\n#define BIT_SHIFT_TXDMA_BEQ_MAP\t8\n#define BIT_MASK_TXDMA_BEQ_MAP\t0x3\n#define BIT_TXDMA_BEQ_MAP(x)                                                   \\\n\t(((x) & BIT_MASK_TXDMA_BEQ_MAP) << BIT_SHIFT_TXDMA_BEQ_MAP)\n#define BIT_SHIFT_TXDMA_BKQ_MAP\t10\n#define BIT_MASK_TXDMA_BKQ_MAP\t0x3\n#define BIT_TXDMA_BKQ_MAP(x)                                                   \\\n\t(((x) & BIT_MASK_TXDMA_BKQ_MAP) << BIT_SHIFT_TXDMA_BKQ_MAP)\n#define BIT_SHIFT_TXDMA_MGQ_MAP\t12\n#define BIT_MASK_TXDMA_MGQ_MAP\t0x3\n#define BIT_TXDMA_MGQ_MAP(x)                                                   \\\n\t(((x) & BIT_MASK_TXDMA_MGQ_MAP) << BIT_SHIFT_TXDMA_MGQ_MAP)\n#define BIT_SHIFT_TXDMA_HIQ_MAP\t14\n#define BIT_MASK_TXDMA_HIQ_MAP\t0x3\n#define BIT_TXDMA_HIQ_MAP(x)                                                   \\\n\t(((x) & BIT_MASK_TXDMA_HIQ_MAP) << BIT_SHIFT_TXDMA_HIQ_MAP)\n#define BIT_SHIFT_TXSC_40M\t4\n#define BIT_MASK_TXSC_40M\t0xf\n#define BIT_TXSC_40M(x)\t\t\t\t\t\t\t       \\\n\t(((x) & BIT_MASK_TXSC_40M) << BIT_SHIFT_TXSC_40M)\n#define BIT_SHIFT_TXSC_20M\t0\n#define BIT_MASK_TXSC_20M\t0xf\n#define BIT_TXSC_20M(x)\t\t\t\t\t\t\t       \\\n\t(((x) & BIT_MASK_TXSC_20M) << BIT_SHIFT_TXSC_20M)\n#define BIT_SHIFT_MAC_CLK_SEL\t20\n#define MAC_CLK_HW_DEF_80M\t0\n#define MAC_CLK_HW_DEF_40M\t1\n#define MAC_CLK_HW_DEF_20M\t2\n#define MAC_CLK_SPEED\t\t80\n\n#define REG_CR\t\t\t0x0100\n#define REG_TRXFF_BNDY\t\t0x0114\n#define REG_RXFF_BNDY\t\t0x011C\n#define REG_FE1IMR\t\t0x0120\n#define BIT_FS_RXDONE\t\tBIT(16)\n#define REG_PKTBUF_DBG_CTRL\t0x0140\n#define REG_C2HEVT\t\t0x01A0\n#define REG_MCUTST_1\t\t0x01C0\n#define REG_MCUTST_II\t\t0x01C4\n#define REG_WOWLAN_WAKE_REASON\t0x01C7\n#define REG_HMETFR\t\t0x01CC\n#define REG_HMEBOX0\t\t0x01D0\n#define REG_HMEBOX1\t\t0x01D4\n#define REG_HMEBOX2\t\t0x01D8\n#define REG_HMEBOX3\t\t0x01DC\n#define REG_HMEBOX0_EX\t\t0x01F0\n#define REG_HMEBOX1_EX\t\t0x01F4\n#define REG_HMEBOX2_EX\t\t0x01F8\n#define REG_HMEBOX3_EX\t\t0x01FC\n\n#define REG_RQPN\t\t0x0200\n#define BIT_MASK_HPQ\t\t0xff\n#define BIT_SHIFT_HPQ\t\t0\n#define BIT_RQPN_HPQ(x)\t\t(((x) & BIT_MASK_HPQ) << BIT_SHIFT_HPQ)\n#define BIT_MASK_LPQ\t\t0xff\n#define BIT_SHIFT_LPQ\t\t8\n#define BIT_RQPN_LPQ(x)\t\t(((x) & BIT_MASK_LPQ) << BIT_SHIFT_LPQ)\n#define BIT_MASK_PUBQ\t\t0xff\n#define BIT_SHIFT_PUBQ\t\t16\n#define BIT_RQPN_PUBQ(x)\t(((x) & BIT_MASK_PUBQ) << BIT_SHIFT_PUBQ)\n#define BIT_RQPN_HLP(h, l, p)\t(BIT_LD_RQPN | BIT_RQPN_HPQ(h) |\t       \\\n\t\t\t\t BIT_RQPN_LPQ(l) | BIT_RQPN_PUBQ(p))\n\n#define REG_FIFOPAGE_CTRL_2\t0x0204\n#define BIT_BCN_VALID_V1\tBIT(15)\n#define BIT_MASK_BCN_HEAD_1_V1\t0xfff\n#define REG_AUTO_LLT_V1\t\t0x0208\n#define BIT_AUTO_INIT_LLT_V1\tBIT(0)\n#define REG_DWBCN0_CTRL\t\t0x0208\n#define BIT_BCN_VALID\t\tBIT(16)\n#define REG_TXDMA_OFFSET_CHK\t0x020C\n#define BIT_DROP_DATA_EN\tBIT(9)\n#define REG_TXDMA_STATUS\t0x0210\n#define BTI_PAGE_OVF\t\tBIT(2)\n\n#define REG_RQPN_NPQ\t\t0x0214\n#define BIT_MASK_NPQ\t\t0xff\n#define BIT_SHIFT_NPQ\t\t0\n#define BIT_MASK_EPQ\t\t0xff\n#define BIT_SHIFT_EPQ\t\t16\n#define BIT_RQPN_NPQ(x)\t\t(((x) & BIT_MASK_NPQ) << BIT_SHIFT_NPQ)\n#define BIT_RQPN_EPQ(x)\t\t(((x) & BIT_MASK_EPQ) << BIT_SHIFT_EPQ)\n#define BIT_RQPN_NE(n, e)\t(BIT_RQPN_NPQ(n) | BIT_RQPN_EPQ(e))\n\n#define REG_AUTO_LLT\t\t0x0224\n#define BIT_AUTO_INIT_LLT\tBIT(16)\n#define REG_RQPN_CTRL_1\t\t0x0228\n#define REG_RQPN_CTRL_2\t\t0x022C\n#define BIT_LD_RQPN\t\tBIT(31)\n#define REG_FIFOPAGE_INFO_1\t0x0230\n#define REG_FIFOPAGE_INFO_2\t0x0234\n#define REG_FIFOPAGE_INFO_3\t0x0238\n#define REG_FIFOPAGE_INFO_4\t0x023C\n#define REG_FIFOPAGE_INFO_5\t0x0240\n#define REG_H2C_HEAD\t\t0x0244\n#define REG_H2C_TAIL\t\t0x0248\n#define REG_H2C_READ_ADDR\t0x024C\n#define REG_H2C_INFO\t\t0x0254\n#define REG_RXDMA_AGG_PG_TH\t0x0280\n#define BIT_RXDMA_AGG_PG_TH\tGENMASK(7, 0)\n#define BIT_DMA_AGG_TO_V1\tGENMASK(15, 8)\n#define BIT_EN_PRE_CALC\t\tBIT(29)\n#define REG_RXPKT_NUM\t\t0x0284\n#define BIT_RXDMA_REQ\t\tBIT(19)\n#define BIT_RW_RELEASE\t\tBIT(18)\n#define BIT_RXDMA_IDLE\t\tBIT(17)\n#define REG_RXDMA_STATUS\t0x0288\n#define REG_RXDMA_DPR\t\t0x028C\n#define REG_RXDMA_MODE\t\t0x0290\n#define BIT_DMA_MODE\t\tBIT(1)\n#define REG_RXPKTNUM\t\t0x02B0\n\n#define REG_INT_MIG\t\t0x0304\n#define REG_HCI_MIX_CFG\t\t0x03FC\n#define BIT_PCIE_EMAC_PDN_AUX_TO_FAST_CLK BIT(26)\n\n#define REG_BCNQ_INFO\t\t0x0418\n#define BIT_MGQ_CPU_EMPTY\tBIT(24)\n#define REG_FWHW_TXQ_CTRL\t0x0420\n#define BIT_EN_BCNQ_DL\t\tBIT(22)\n#define BIT_EN_WR_FREE_TAIL\tBIT(20)\n#define REG_HWSEQ_CTRL\t\t0x0423\n\n#define REG_BCNQ_BDNY_V1\t0x0424\n#define REG_BCNQ_BDNY\t\t0x0424\n#define REG_MGQ_BDNY\t\t0x0425\n#define REG_LIFETIME_EN\t\t0x0426\n#define BIT_BA_PARSER_EN\tBIT(5)\n#define REG_SPEC_SIFS\t\t0x0428\n#define REG_RETRY_LIMIT\t\t0x042a\n#define REG_DARFRC\t\t0x0430\n#define REG_DARFRCH\t\t0x0434\n#define REG_RARFRCH\t\t0x043C\n#define REG_RRSR\t\t0x0440\n#define BITS_RRSR_RSC\t\tGENMASK(22, 21)\n#define REG_ARFR0\t\t0x0444\n#define REG_ARFRH0\t\t0x0448\n#define REG_ARFR1_V1\t\t0x044C\n#define REG_ARFRH1_V1\t\t0x0450\n#define REG_CCK_CHECK\t\t0x0454\n#define BIT_CHECK_CCK_EN\tBIT(7)\n#define REG_AMPDU_MAX_TIME_V1\t0x0455\n#define REG_BCNQ1_BDNY_V1\t0x0456\n#define REG_AMPDU_MAX_TIME\t0x0456\n#define REG_WMAC_LBK_BF_HD\t0x045D\n#define REG_TX_HANG_CTRL\t0x045E\n#define BIT_EN_GNT_BT_AWAKE\tBIT(3)\n#define BIT_EN_EOF_V1\t\tBIT(2)\n#define REG_DATA_SC\t\t0x0483\n#define REG_ARFR4\t\t0x049C\n#define BIT_WL_RFK\t\tBIT(0)\n#define REG_ARFRH4\t\t0x04A0\n#define REG_ARFR5\t\t0x04A4\n#define REG_ARFRH5\t\t0x04A8\n#define REG_SW_AMPDU_BURST_MODE_CTRL 0x04BC\n#define BIT_PRE_TX_CMD\t\tBIT(6)\n#define REG_QUEUE_CTRL\t\t0x04C6\n#define BIT_PTA_WL_TX_EN\tBIT(4)\n#define BIT_PTA_EDCCA_EN\tBIT(5)\n#define REG_SINGLE_AMPDU_CTRL\t0x04C7\n#define BIT_EN_SINGLE_APMDU\tBIT(7)\n#define REG_PROT_MODE_CTRL\t0x04C8\n#define REG_MAX_AGGR_NUM\t0x04CA\n#define REG_BAR_MODE_CTRL\t0x04CC\n#define REG_PRECNT_CTRL\t\t0x04E5\n#define BIT_BTCCA_CTRL\t\t(BIT(0) | BIT(1))\n#define BIT_EN_PRECNT\t\tBIT(11)\n#define REG_DUMMY_PAGE4_V1\t0x04FC\n\n#define REG_EDCA_VO_PARAM\t0x0500\n#define REG_EDCA_VI_PARAM\t0x0504\n#define REG_EDCA_BE_PARAM\t0x0508\n#define REG_EDCA_BK_PARAM\t0x050C\n#define BIT_MASK_TXOP_LMT\tGENMASK(26, 16)\n#define BIT_MASK_CWMAX\t\tGENMASK(15, 12)\n#define BIT_MASK_CWMIN\t\tGENMASK(11, 8)\n#define BIT_MASK_AIFS\t\tGENMASK(7, 0)\n#define REG_PIFS\t\t0x0512\n#define REG_SIFS\t\t0x0514\n#define BIT_SHIFT_SIFS_OFDM_CTX\t8\n#define BIT_SHIFT_SIFS_CCK_TRX\t16\n#define BIT_SHIFT_SIFS_OFDM_TRX\t24\n#define REG_AGGR_BREAK_TIME\t0x051A\n#define REG_SLOT\t\t0x051B\n#define REG_TX_PTCL_CTRL\t0x0520\n#define BIT_DIS_EDCCA\t\tBIT(15)\n#define BIT_SIFS_BK_EN\t\tBIT(12)\n#define REG_TXPAUSE\t\t0x0522\n#define BIT_AC_QUEUE\t\tGENMASK(7, 0)\n#define BIT_HIGH_QUEUE\t\tBIT(5)\n#define REG_RD_CTRL\t\t0x0524\n#define BIT_EDCCA_MSK_CNTDOWN_EN BIT(11)\n#define BIT_DIS_TXOP_CFE\tBIT(10)\n#define BIT_DIS_LSIG_CFE\tBIT(9)\n#define BIT_DIS_STBC_CFE\tBIT(8)\n#define REG_TBTT_PROHIBIT\t0x0540\n#define BIT_SHIFT_TBTT_HOLD_TIME_AP 8\n#define REG_RD_NAV_NXT\t\t0x0544\n#define REG_NAV_PROT_LEN\t0x0546\n#define REG_BCN_CTRL\t\t0x0550\n#define BIT_DIS_TSF_UDT\t\tBIT(4)\n#define BIT_EN_BCN_FUNCTION\tBIT(3)\n#define BIT_EN_TXBCN_RPT\tBIT(2)\n#define REG_BCN_CTRL_CLINT0\t0x0551\n#define REG_DRVERLYINT\t\t0x0558\n#define REG_BCNDMATIM\t\t0x0559\n#define REG_ATIMWND\t\t0x055A\n#define REG_USTIME_TSF\t\t0x055C\n#define REG_BCN_MAX_ERR\t\t0x055D\n#define REG_RXTSF_OFFSET_CCK\t0x055E\n#define REG_MISC_CTRL\t\t0x0577\n#define BIT_EN_FREE_CNT\t\tBIT(3)\n#define BIT_DIS_SECOND_CCA\t(BIT(0) | BIT(1))\n#define REG_HIQ_NO_LMT_EN\t0x5A7\n#define REG_DTIM_COUNTER_ROOT\t0x5A8\n#define BIT_HIQ_NO_LMT_EN_ROOT\tBIT(0)\n#define REG_TIMER0_SRC_SEL\t0x05B4\n#define BIT_TSFT_SEL_TIMER0\t(BIT(4) | BIT(5) | BIT(6))\n\n#define REG_TCR\t\t\t0x0604\n#define BIT_PWRMGT_HWDATA_EN\tBIT(7)\n#define BIT_TCR_UPDATE_TIMIE\tBIT(5)\n#define BIT_TCR_UPDATE_HGQMD\tBIT(4)\n#define REG_RCR\t\t\t0x0608\n#define BIT_APP_FCS\t\tBIT(31)\n#define BIT_APP_MIC\t\tBIT(30)\n#define BIT_APP_ICV\t\tBIT(29)\n#define BIT_APP_PHYSTS\t\tBIT(28)\n#define BIT_APP_BASSN\t\tBIT(27)\n#define BIT_VHT_DACK\t\tBIT(26)\n#define BIT_TCPOFLD_EN\t\tBIT(25)\n#define BIT_ENMBID\t\tBIT(24)\n#define BIT_LSIGEN\t\tBIT(23)\n#define BIT_MFBEN\t\tBIT(22)\n#define BIT_DISCHKPPDLLEN\tBIT(21)\n#define BIT_PKTCTL_DLEN\t\tBIT(20)\n#define BIT_DISGCLK\t\tBIT(19)\n#define BIT_TIM_PARSER_EN\tBIT(18)\n#define BIT_BC_MD_EN\t\tBIT(17)\n#define BIT_UC_MD_EN\t\tBIT(16)\n#define BIT_RXSK_PERPKT\t\tBIT(15)\n#define BIT_HTC_LOC_CTRL\tBIT(14)\n#define BIT_RPFM_CAM_ENABLE\tBIT(12)\n#define BIT_TA_BCN\t\tBIT(11)\n#define BIT_RCR_ADF\t\tBIT(11)\n#define BIT_DISDECMYPKT\t\tBIT(10)\n#define BIT_AICV\t\tBIT(9)\n#define BIT_ACRC32\t\tBIT(8)\n#define BIT_CBSSID_BCN\t\tBIT(7)\n#define BIT_CBSSID_DATA\t\tBIT(6)\n#define BIT_APWRMGT\t\tBIT(5)\n#define BIT_ADD3\t\tBIT(4)\n#define BIT_AB\t\t\tBIT(3)\n#define BIT_AM\t\t\tBIT(2)\n#define BIT_APM\t\t\tBIT(1)\n#define BIT_AAP\t\t\tBIT(0)\n#define REG_RX_PKT_LIMIT\t0x060C\n#define REG_RX_DRVINFO_SZ\t0x060F\n#define BIT_APP_PHYSTS\t\tBIT(28)\n#define REG_MAR\t\t\t0x0620\n#define REG_USTIME_EDCA\t\t0x0638\n#define REG_ACKTO_CCK\t\t0x0639\n#define REG_MAC_SPEC_SIFS\t0x063A\n#define REG_RESP_SIFS_CCK\t0x063C\n#define REG_RESP_SIFS_OFDM\t0x063E\n#define REG_ACKTO\t\t0x0640\n#define REG_EIFS\t\t0x0642\n#define REG_NAV_CTRL\t\t0x0650\n#define REG_WMAC_TRXPTCL_CTL\t0x0668\n#define BIT_RFMOD\t\t(BIT(7) | BIT(8))\n#define BIT_RFMOD_80M\t\tBIT(8)\n#define BIT_RFMOD_40M\t\tBIT(7)\n#define REG_WMAC_TRXPTCL_CTL_H\t0x066C\n#define REG_WKFMCAM_CMD\t\t0x0698\n#define BIT_WKFCAM_POLLING_V1\tBIT(31)\n#define BIT_WKFCAM_CLR_V1\tBIT(30)\n#define BIT_WKFCAM_WE\t\tBIT(16)\n#define BIT_SHIFT_WKFCAM_ADDR_V2\t8\n#define BIT_MASK_WKFCAM_ADDR_V2\t\t0xff\n#define BIT_WKFCAM_ADDR_V2(x)\t\t\t\t\t\t       \\\n\t(((x) & BIT_MASK_WKFCAM_ADDR_V2) << BIT_SHIFT_WKFCAM_ADDR_V2)\n#define REG_WKFMCAM_RWD         0x069C\n#define BIT_WKFMCAM_VALID\tBIT(31)\n#define BIT_WKFMCAM_BC\t\tBIT(26)\n#define BIT_WKFMCAM_MC\t\tBIT(25)\n#define BIT_WKFMCAM_UC\t\tBIT(24)\n\n#define REG_RXFLTMAP0\t\t0x06A0\n#define REG_RXFLTMAP1\t\t0x06A2\n#define REG_RXFLTMAP2\t\t0x06A4\n#define REG_RXFLTMAP4\t\t0x068A\n#define REG_BT_COEX_TABLE0\t0x06C0\n#define REG_BT_COEX_TABLE1\t0x06C4\n#define REG_BT_COEX_BRK_TABLE\t0x06C8\n#define REG_BT_COEX_TABLE_H\t0x06CC\n#define REG_BT_COEX_TABLE_H1\t0x06CD\n#define REG_BT_COEX_TABLE_H2\t0x06CE\n#define REG_BT_COEX_TABLE_H3\t0x06CF\n#define REG_BBPSF_CTRL\t\t0x06DC\n\n#define REG_BT_COEX_V2\t\t0x0762\n#define BIT_GNT_BT_POLARITY\tBIT(12)\n#define BIT_LTE_COEX_EN\t\tBIT(7)\n#define REG_BT_COEX_ENH_INTR_CTRL\t0x76E\n#define BIT_R_GRANTALL_WLMASK\tBIT(3)\n#define BIT_STATIS_BT_EN\tBIT(2)\n#define REG_BT_ACT_STATISTICS\t0x0770\n#define REG_BT_ACT_STATISTICS_1\t0x0774\n#define REG_BT_STAT_CTRL\t0x0778\n#define REG_BT_TDMA_TIME\t0x0790\n#define BIT_MASK_SAMPLE_RATE\tGENMASK(5, 0)\n#define REG_LTR_IDLE_LATENCY\t0x0798\n#define REG_LTR_ACTIVE_LATENCY\t0x079C\n#define REG_LTR_CTRL_BASIC\t0x07A4\n#define REG_WMAC_OPTION_FUNCTION 0x07D0\n#define REG_WMAC_OPTION_FUNCTION_1 0x07D4\n\n#define REG_FPGA0_RFMOD\t\t0x0800\n#define BIT_CCKEN\t\tBIT(24)\n#define BIT_OFDMEN\t\tBIT(25)\n#define REG_RX_GAIN_EN\t\t0x081c\n\n#define REG_RFE_CTRL_E\t\t0x0974\n#define REG_2ND_CCA_CTRL\t0x0976\n\n#define REG_CCK0_FAREPORT\t0xa2c\n#define BIT_CCK0_2RX\t\tBIT(18)\n#define BIT_CCK0_MRC\t\tBIT(22)\n\n#define REG_DIS_DPD\t\t0x0a70\n#define DIS_DPD_MASK\t\tGENMASK(9, 0)\n#define DIS_DPD_RATE6M\t\tBIT(0)\n#define DIS_DPD_RATE9M\t\tBIT(1)\n#define DIS_DPD_RATEMCS0\tBIT(2)\n#define DIS_DPD_RATEMCS1\tBIT(3)\n#define DIS_DPD_RATEMCS8\tBIT(4)\n#define DIS_DPD_RATEMCS9\tBIT(5)\n#define DIS_DPD_RATEVHT1SS_MCS0\tBIT(6)\n#define DIS_DPD_RATEVHT1SS_MCS1\tBIT(7)\n#define DIS_DPD_RATEVHT2SS_MCS0\tBIT(8)\n#define DIS_DPD_RATEVHT2SS_MCS1\tBIT(9)\n#define DIS_DPD_RATEALL\t\tGENMASK(9, 0)\n\n#define REG_RFE_CTRL8\t\t0x0cb4\n#define BIT_MASK_RFE_SEL89\tGENMASK(7, 0)\n#define REG_RFE_INV8\t\t0x0cbd\n#define BIT_MASK_RFE_INV89\tGENMASK(1, 0)\n#define REG_RFE_INV16\t\t0x0cbe\n#define BIT_RFE_BUF_EN\t\tBIT(3)\n\n#define REG_ANAPAR_XTAL_0\t0x1040\n#define BIT_XCAP_0\t\tGENMASK(23, 10)\n#define REG_CPU_DMEM_CON\t0x1080\n#define BIT_WL_PLATFORM_RST\tBIT(16)\n#define BIT_WL_SECURITY_CLK\tBIT(15)\n#define BIT_DDMA_EN\t\tBIT(8)\n\n#define REG_H2C_PKT_READADDR\t0x10D0\n#define REG_H2C_PKT_WRITEADDR\t0x10D4\n#define REG_FW_DBG7\t\t0x10FC\n#define FW_KEY_MASK\t\t0xffffff00\n\n#define REG_CR_EXT\t\t0x1100\n\n#define REG_DDMA_CH0SA\t\t0x1200\n#define REG_DDMA_CH0DA\t\t0x1204\n#define REG_DDMA_CH0CTRL\t0x1208\n#define BIT_DDMACH0_OWN\t\tBIT(31)\n#define BIT_DDMACH0_CHKSUM_EN\tBIT(29)\n#define BIT_DDMACH0_CHKSUM_STS\tBIT(27)\n#define BIT_DDMACH0_DDMA_MODE\tBIT(26)\n#define BIT_DDMACH0_RESET_CHKSUM_STS BIT(25)\n#define BIT_DDMACH0_CHKSUM_CONT\tBIT(24)\n#define BIT_MASK_DDMACH0_DLEN\t0x3ffff\n\n#define REG_H2CQ_CSR\t\t0x1330\n#define BIT_H2CQ_FULL\t\tBIT(31)\n#define REG_FAST_EDCA_VOVI_SETTING 0x1448\n#define REG_FAST_EDCA_BEBK_SETTING 0x144C\n\n#define REG_RXPSF_CTRL\t\t0x1610\n#define BIT_RXGCK_FIFOTHR_EN\tBIT(28)\n\n#define BIT_SHIFT_RXGCK_VHT_FIFOTHR 26\n#define BIT_MASK_RXGCK_VHT_FIFOTHR 0x3\n#define BIT_RXGCK_VHT_FIFOTHR(x)                                               \\\n\t(((x) & BIT_MASK_RXGCK_VHT_FIFOTHR) << BIT_SHIFT_RXGCK_VHT_FIFOTHR)\n#define BITS_RXGCK_VHT_FIFOTHR                                                 \\\n\t(BIT_MASK_RXGCK_VHT_FIFOTHR << BIT_SHIFT_RXGCK_VHT_FIFOTHR)\n\n#define BIT_SHIFT_RXGCK_HT_FIFOTHR 24\n#define BIT_MASK_RXGCK_HT_FIFOTHR 0x3\n#define BIT_RXGCK_HT_FIFOTHR(x)                                                \\\n\t(((x) & BIT_MASK_RXGCK_HT_FIFOTHR) << BIT_SHIFT_RXGCK_HT_FIFOTHR)\n#define BITS_RXGCK_HT_FIFOTHR                                                  \\\n\t(BIT_MASK_RXGCK_HT_FIFOTHR << BIT_SHIFT_RXGCK_HT_FIFOTHR)\n\n#define BIT_SHIFT_RXGCK_OFDM_FIFOTHR 22\n#define BIT_MASK_RXGCK_OFDM_FIFOTHR 0x3\n#define BIT_RXGCK_OFDM_FIFOTHR(x)                                              \\\n\t(((x) & BIT_MASK_RXGCK_OFDM_FIFOTHR) << BIT_SHIFT_RXGCK_OFDM_FIFOTHR)\n#define BITS_RXGCK_OFDM_FIFOTHR                                                \\\n\t(BIT_MASK_RXGCK_OFDM_FIFOTHR << BIT_SHIFT_RXGCK_OFDM_FIFOTHR)\n\n#define BIT_SHIFT_RXGCK_CCK_FIFOTHR 20\n#define BIT_MASK_RXGCK_CCK_FIFOTHR 0x3\n#define BIT_RXGCK_CCK_FIFOTHR(x)                                               \\\n\t(((x) & BIT_MASK_RXGCK_CCK_FIFOTHR) << BIT_SHIFT_RXGCK_CCK_FIFOTHR)\n#define BITS_RXGCK_CCK_FIFOTHR                                                 \\\n\t(BIT_MASK_RXGCK_CCK_FIFOTHR << BIT_SHIFT_RXGCK_CCK_FIFOTHR)\n\n#define BIT_RXGCK_OFDMCCA_EN BIT(16)\n\n#define BIT_SHIFT_RXPSF_PKTLENTHR 13\n#define BIT_MASK_RXPSF_PKTLENTHR 0x7\n#define BIT_RXPSF_PKTLENTHR(x)                                                 \\\n\t(((x) & BIT_MASK_RXPSF_PKTLENTHR) << BIT_SHIFT_RXPSF_PKTLENTHR)\n#define BITS_RXPSF_PKTLENTHR                                                   \\\n\t(BIT_MASK_RXPSF_PKTLENTHR << BIT_SHIFT_RXPSF_PKTLENTHR)\n#define BIT_CLEAR_RXPSF_PKTLENTHR(x) ((x) & (~BITS_RXPSF_PKTLENTHR))\n#define BIT_SET_RXPSF_PKTLENTHR(x, v)                                          \\\n\t(BIT_CLEAR_RXPSF_PKTLENTHR(x) | BIT_RXPSF_PKTLENTHR(v))\n\n#define BIT_RXPSF_CTRLEN\tBIT(12)\n#define BIT_RXPSF_VHTCHKEN\tBIT(11)\n#define BIT_RXPSF_HTCHKEN\tBIT(10)\n#define BIT_RXPSF_OFDMCHKEN\tBIT(9)\n#define BIT_RXPSF_CCKCHKEN\tBIT(8)\n#define BIT_RXPSF_OFDMRST\tBIT(7)\n#define BIT_RXPSF_CCKRST\tBIT(6)\n#define BIT_RXPSF_MHCHKEN\tBIT(5)\n#define BIT_RXPSF_CONT_ERRCHKEN\tBIT(4)\n#define BIT_RXPSF_ALL_ERRCHKEN\tBIT(3)\n\n#define BIT_SHIFT_RXPSF_ERRTHR 0\n#define BIT_MASK_RXPSF_ERRTHR 0x7\n#define BIT_RXPSF_ERRTHR(x)                                                    \\\n\t(((x) & BIT_MASK_RXPSF_ERRTHR) << BIT_SHIFT_RXPSF_ERRTHR)\n#define BITS_RXPSF_ERRTHR (BIT_MASK_RXPSF_ERRTHR << BIT_SHIFT_RXPSF_ERRTHR)\n#define BIT_CLEAR_RXPSF_ERRTHR(x) ((x) & (~BITS_RXPSF_ERRTHR))\n#define BIT_GET_RXPSF_ERRTHR(x)                                                \\\n\t(((x) >> BIT_SHIFT_RXPSF_ERRTHR) & BIT_MASK_RXPSF_ERRTHR)\n#define BIT_SET_RXPSF_ERRTHR(x, v)                                             \\\n\t(BIT_CLEAR_RXPSF_ERRTHR(x) | BIT_RXPSF_ERRTHR(v))\n\n#define REG_RXPSF_TYPE_CTRL\t0x1614\n#define REG_GENERAL_OPTION\t0x1664\n#define BIT_DUMMY_FCS_READY_MASK_EN BIT(9)\n\n#define REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1\t\t0x1700\n#define REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1\t0x1704\n#define REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1\t0x1708\n#define LTECOEX_READY\t\tBIT(29)\n#define LTECOEX_ACCESS_CTRL REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1\n#define LTECOEX_WRITE_DATA REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1\n#define LTECOEX_READ_DATA REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1\n\n#define REG_IGN_GNT_BT1\t0x1860\n\n#define REG_RFESEL_CTRL\t0x1990\n\n#define REG_NOMASK_TXBT\t0x1ca7\n#define REG_ANAPAR\t0x1c30\n#define BIT_ANAPAR_BTPS\tBIT(22)\n#define REG_RSTB_SEL\t0x1c38\n#define BIT_DAC_OFF_ENABLE\tBIT(4)\n#define BIT_PI_IGNORE_GNT_BT\tBIT(3)\n#define BIT_NOMASK_TXBT_ENABLE\tBIT(3)\n\n#define REG_HRCV_MSG\t0x1cf\n\n#define REG_EDCCA_REPORT\t0x2d38\n#define BIT_EDCCA_FLAG\t\tBIT(24)\n\n#define REG_IGN_GNTBT4\t0x4160\n\n#define RF_MODE\t\t0x00\n#define RF_MODOPT\t0x01\n#define RF_WLINT\t0x01\n#define RF_WLSEL\t0x02\n#define RF_DTXLOK\t0x08\n#define RF_CFGCH\t0x18\n#define BIT_BAND\tGENMASK(18, 16)\n#define RF_RCK\t\t0x1d\n#define RF_LUTWA\t0x33\n#define RF_LUTWD1\t0x3e\n#define RF_LUTWD0\t0x3f\n#define BIT_GAIN_EXT\tBIT(12)\n#define BIT_DATA_L\tGENMASK(11, 0)\n#define RF_T_METER\t0x42\n#define RF_BSPAD\t0x54\n#define RF_GAINTX\t0x56\n#define RF_TXATANK\t0x64\n#define RF_TRXIQ\t0x66\n#define RF_RXIQGEN\t0x8d\n#define RF_SYN_PFD\t0xb0\n#define RF_XTALX2\t0xb8\n#define RF_SYN_CTRL\t0xbb\n#define RF_MALSEL\t0xbe\n#define RF_SYN_AAC\t0xc9\n#define RF_AAC_CTRL\t0xca\n#define RF_FAST_LCK\t0xcc\n#define RF_RCKD\t\t0xde\n#define RF_TXADBG\t0xde\n#define RF_LUTDBG\t0xdf\n#define BIT_TXA_TANK\tBIT(4)\n#define RF_LUTWE2\t0xee\n#define RF_LUTWE\t0xef\n\n#define LTE_COEX_CTRL\t0x38\n#define LTE_WL_TRX_CTRL\t0xa0\n#define LTE_BT_TRX_CTRL\t0xa4\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}