;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 308218
Time = 20.88
CyclesPerSecond = 14762

; Dispatch stage
Dispatch.Uop.nop = 254
Dispatch.Uop.move = 5928
Dispatch.Uop.add = 20146
Dispatch.Uop.sub = 23390
Dispatch.Uop.mult = 148
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 53145
Dispatch.Uop.and = 7608
Dispatch.Uop.or = 380
Dispatch.Uop.xor = 2074
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 990
Dispatch.Uop.sign = 141
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 29885
Dispatch.Uop.store = 20849
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2932
Dispatch.Uop.ret = 2694
Dispatch.Uop.jump = 1016
Dispatch.Uop.branch = 16415
Dispatch.Uop.ibranch = 890
Dispatch.Uop.syscall = 27
Dispatch.Integer = 102764
Dispatch.Logic = 11199
Dispatch.FloatingPoint = 0
Dispatch.Memory = 50734
Dispatch.Ctrl = 23947
Dispatch.WndSwitch = 5626
Dispatch.Total = 188925
Dispatch.IPC = 0.613
Dispatch.DutyCycle = 0.1532

; Issue stage
Issue.Uop.nop = 187
Issue.Uop.move = 5036
Issue.Uop.add = 18623
Issue.Uop.sub = 20915
Issue.Uop.mult = 143
Issue.Uop.div = 5
Issue.Uop.effaddr = 48387
Issue.Uop.and = 6503
Issue.Uop.or = 303
Issue.Uop.xor = 1682
Issue.Uop.not = 2
Issue.Uop.shift = 845
Issue.Uop.sign = 107
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 26216
Issue.Uop.store = 17377
Issue.Uop.prefetch = 0
Issue.Uop.call = 2717
Issue.Uop.ret = 2488
Issue.Uop.jump = 945
Issue.Uop.branch = 14002
Issue.Uop.ibranch = 819
Issue.Uop.syscall = 25
Issue.Integer = 93109
Issue.Logic = 9442
Issue.FloatingPoint = 0
Issue.Memory = 43593
Issue.Ctrl = 20971
Issue.WndSwitch = 5205
Issue.Total = 167327
Issue.IPC = 0.5429
Issue.DutyCycle = 0.1357

; Commit stage
Commit.Uop.nop = 50
Commit.Uop.move = 4397
Commit.Uop.add = 16448
Commit.Uop.sub = 19535
Commit.Uop.mult = 143
Commit.Uop.div = 5
Commit.Uop.effaddr = 43693
Commit.Uop.and = 6258
Commit.Uop.or = 288
Commit.Uop.xor = 1490
Commit.Uop.not = 2
Commit.Uop.shift = 783
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 24894
Commit.Uop.store = 17377
Commit.Uop.prefetch = 0
Commit.Uop.call = 2433
Commit.Uop.ret = 2427
Commit.Uop.jump = 730
Commit.Uop.branch = 13794
Commit.Uop.ibranch = 599
Commit.Uop.syscall = 23
Commit.Integer = 84221
Commit.Logic = 8926
Commit.FloatingPoint = 0
Commit.Memory = 42271
Commit.Ctrl = 19983
Commit.WndSwitch = 4860
Commit.Total = 155474
Commit.IPC = 0.5044
Commit.DutyCycle = 0.1261

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 19983
Commit.Squashed = 33451
Commit.Mispred = 2444
Commit.PredAcc = 0.8777


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 39538
fu.IntAdd.Denied = 147
fu.IntAdd.WaitingTime = 0.005842
fu.IntMult.Accesses = 143
fu.IntMult.Denied = 29
fu.IntMult.WaitingTime = 0.2028
fu.IntDiv.Accesses = 5
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 48387
fu.EffAddr.Denied = 9432
fu.EffAddr.WaitingTime = 0.2001
fu.Logic.Accesses = 9442
fu.Logic.Denied = 120
fu.Logic.WaitingTime = 0.02669
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 107243
Total ALU Instructions = 0
Total Load Instructions = 0
Reused Instructions = 101327
Reuse Percentage = 94.48%
Trivial Instructions = 33
Trivial Percentage = 0.03%

Trivial Instructions Table:
--------------------------------------------------------------------------------
        ID |          Opcode |     Input1 |     Input2 |          Description
--------------------------------------------------------------------------------
    162194 |             add |         27 |          0 |                x + 0
    162195 |             add |         51 |          0 |                x + 0
    162195 |             add |         51 |          0 |                x + 0
    164258 |             sub |         23 |          0 |                x - 0
    164589 |             sub |         16 |          0 |                x - 0
    164591 |             sub |         16 |          0 |                x - 0
    171425 |             sub |         66 |          0 |                x - 0
    173553 |             sub |         57 |          0 |                x - 0
    173555 |             sub |         57 |          0 |                x - 0
    175055 |             sub |          5 |          0 |                x - 0
    175653 |             add |         59 |          0 |                x + 0
    175908 |             sub |          0 |          0 |                x - 0
    177175 |             sub |         37 |          0 |                x - 0
    179311 |             sub |         41 |          0 |                x - 0
    180849 |             sub |          5 |          0 |                x - 0
    183357 |             sub |         10 |          0 |                x - 0
    190437 |             sub |         31 |          0 |                x - 0
    196540 |             sub |          9 |          0 |                x - 0
    206355 |             sub |         60 |          0 |                x - 0
    207617 |             add |         76 |          0 |                x + 0
    214628 |             sub |         19 |          0 |                x - 0
    222393 |             sub |         57 |          0 |                x - 0
    226027 |             sub |         36 |          0 |                x - 0
    228591 |             sub |         77 |          0 |                x - 0
    231290 |             add |         57 |          0 |                x + 0
    241983 |            mult |         73 |          0 |                x * 0
    248116 |             sub |         60 |          0 |                x - 0
    259011 |             sub |         25 |          0 |                x - 0
    259543 |             sub |         30 |          0 |                x - 0
    259950 |             sub |         41 |          0 |                x - 0
    265295 |             sub |         74 |          0 |                x - 0
    265408 |             sub |         39 |          0 |                x - 0
    265473 |             add |         34 |          0 |                x + 0
--------------------------------------------------------------------------------

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 482
Correct Predictions: 313
Confident Predictions: 0
Correct Confident Predictions: 313
Overall Accuracy: 64.9378%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 2546
Correct Predictions: 922
Confident Predictions: 864
Correct Confident Predictions: 491
Overall Accuracy: 36.2137%
Confident Predictions Accuracy: 56.8287%


; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 155474
Dispatch.Stall.spec = 33451
Dispatch.Stall.uop_queue = 813271
Dispatch.Stall.rob = 209249
Dispatch.Stall.iq = 10894
Dispatch.Stall.lsq = 9440
Dispatch.Stall.rename = 522
Dispatch.Stall.ctx = 567

; Dispatch stage
Dispatch.Uop.nop = 254
Dispatch.Uop.move = 5928
Dispatch.Uop.add = 20146
Dispatch.Uop.sub = 23390
Dispatch.Uop.mult = 148
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 53145
Dispatch.Uop.and = 7608
Dispatch.Uop.or = 380
Dispatch.Uop.xor = 2074
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 990
Dispatch.Uop.sign = 141
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 29885
Dispatch.Uop.store = 20849
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2932
Dispatch.Uop.ret = 2694
Dispatch.Uop.jump = 1016
Dispatch.Uop.branch = 16415
Dispatch.Uop.ibranch = 890
Dispatch.Uop.syscall = 27
Dispatch.Integer = 102764
Dispatch.Logic = 11199
Dispatch.FloatingPoint = 0
Dispatch.Memory = 50734
Dispatch.Ctrl = 23947
Dispatch.WndSwitch = 5626
Dispatch.Total = 188925
Dispatch.IPC = 0.613
Dispatch.DutyCycle = 0.1532

; Issue stage
Issue.Uop.nop = 187
Issue.Uop.move = 5036
Issue.Uop.add = 18623
Issue.Uop.sub = 20915
Issue.Uop.mult = 143
Issue.Uop.div = 5
Issue.Uop.effaddr = 48387
Issue.Uop.and = 6503
Issue.Uop.or = 303
Issue.Uop.xor = 1682
Issue.Uop.not = 2
Issue.Uop.shift = 845
Issue.Uop.sign = 107
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 26216
Issue.Uop.store = 17377
Issue.Uop.prefetch = 0
Issue.Uop.call = 2717
Issue.Uop.ret = 2488
Issue.Uop.jump = 945
Issue.Uop.branch = 14002
Issue.Uop.ibranch = 819
Issue.Uop.syscall = 25
Issue.Integer = 93109
Issue.Logic = 9442
Issue.FloatingPoint = 0
Issue.Memory = 43593
Issue.Ctrl = 20971
Issue.WndSwitch = 5205
Issue.Total = 167327
Issue.IPC = 0.5429
Issue.DutyCycle = 0.1357

; Commit stage
Commit.Uop.nop = 50
Commit.Uop.move = 4397
Commit.Uop.add = 16448
Commit.Uop.sub = 19535
Commit.Uop.mult = 143
Commit.Uop.div = 5
Commit.Uop.effaddr = 43693
Commit.Uop.and = 6258
Commit.Uop.or = 288
Commit.Uop.xor = 1490
Commit.Uop.not = 2
Commit.Uop.shift = 783
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 24894
Commit.Uop.store = 17377
Commit.Uop.prefetch = 0
Commit.Uop.call = 2433
Commit.Uop.ret = 2427
Commit.Uop.jump = 730
Commit.Uop.branch = 13794
Commit.Uop.ibranch = 599
Commit.Uop.syscall = 23
Commit.Integer = 84221
Commit.Logic = 8926
Commit.FloatingPoint = 0
Commit.Memory = 42271
Commit.Ctrl = 19983
Commit.WndSwitch = 4860
Commit.Total = 155474
Commit.IPC = 0.5044
Commit.DutyCycle = 0.1261

; Committed branches
Commit.Branches = 19983
Commit.Squashed = 33451
Commit.Mispred = 2444
Commit.PredAcc = 0.8777

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 254
Dispatch.Uop.move = 5928
Dispatch.Uop.add = 20146
Dispatch.Uop.sub = 23390
Dispatch.Uop.mult = 148
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 53145
Dispatch.Uop.and = 7608
Dispatch.Uop.or = 380
Dispatch.Uop.xor = 2074
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 990
Dispatch.Uop.sign = 141
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 29885
Dispatch.Uop.store = 20849
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2932
Dispatch.Uop.ret = 2694
Dispatch.Uop.jump = 1016
Dispatch.Uop.branch = 16415
Dispatch.Uop.ibranch = 890
Dispatch.Uop.syscall = 27
Dispatch.Integer = 102764
Dispatch.Logic = 11199
Dispatch.FloatingPoint = 0
Dispatch.Memory = 50734
Dispatch.Ctrl = 23947
Dispatch.WndSwitch = 5626
Dispatch.Total = 188925
Dispatch.IPC = 0.613
Dispatch.DutyCycle = 0.1532

; Issue stage
Issue.Uop.nop = 187
Issue.Uop.move = 5036
Issue.Uop.add = 18623
Issue.Uop.sub = 20915
Issue.Uop.mult = 143
Issue.Uop.div = 5
Issue.Uop.effaddr = 48387
Issue.Uop.and = 6503
Issue.Uop.or = 303
Issue.Uop.xor = 1682
Issue.Uop.not = 2
Issue.Uop.shift = 845
Issue.Uop.sign = 107
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 26216
Issue.Uop.store = 17377
Issue.Uop.prefetch = 0
Issue.Uop.call = 2717
Issue.Uop.ret = 2488
Issue.Uop.jump = 945
Issue.Uop.branch = 14002
Issue.Uop.ibranch = 819
Issue.Uop.syscall = 25
Issue.Integer = 93109
Issue.Logic = 9442
Issue.FloatingPoint = 0
Issue.Memory = 43593
Issue.Ctrl = 20971
Issue.WndSwitch = 5205
Issue.Total = 167327
Issue.IPC = 0.5429
Issue.DutyCycle = 0.1357

; Commit stage
Commit.Uop.nop = 50
Commit.Uop.move = 4397
Commit.Uop.add = 16448
Commit.Uop.sub = 19535
Commit.Uop.mult = 143
Commit.Uop.div = 5
Commit.Uop.effaddr = 43693
Commit.Uop.and = 6258
Commit.Uop.or = 288
Commit.Uop.xor = 1490
Commit.Uop.not = 2
Commit.Uop.shift = 783
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 24894
Commit.Uop.store = 17377
Commit.Uop.prefetch = 0
Commit.Uop.call = 2433
Commit.Uop.ret = 2427
Commit.Uop.jump = 730
Commit.Uop.branch = 13794
Commit.Uop.ibranch = 599
Commit.Uop.syscall = 23
Commit.Integer = 84221
Commit.Logic = 8926
Commit.FloatingPoint = 0
Commit.Memory = 42271
Commit.Ctrl = 19983
Commit.WndSwitch = 4860
Commit.Total = 155474
Commit.IPC = 0.5044
Commit.DutyCycle = 0.1261

; Committed branches
Commit.Branches = 19983
Commit.Squashed = 33451
Commit.Mispred = 2444
Commit.PredAcc = 0.8777

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 155474
ROB.Writes = 188925
IQ.Size = 40
IQ.Reads = 123734
IQ.Writes = 138191
LSQ.Size = 20
LSQ.Reads = 43593
LSQ.Writes = 50734
RF_Int.Size = 80
RF_Int.Reads = 195447
RF_Int.Writes = 126404
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 222187
RAT.IntWrites = 128889
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 22410
BTB.Writes = 19983

