Implementation;Synthesis||VDB-1011||Error: external connection to net imm_next[0] is not allowed||(null);(null)||unicycle.sv(92);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/unicycle.sv'/linenumber/92
HelpInfo,/usr/local/microsemi/Libero_SoC_v11.9/Synplify/lib/html,fpgahelp.qhc,errormessages.mp,/usr/local/microsemi/Libero_SoC_v11.9/Synplify/bin/assistant
Implementation;Synthesis;RootName:TOP_microsemi
Implementation;Synthesis|| CG978 ||@W:An instance name was not specified - using generated name II_0||TOP_microsemi.srr(44);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/44||TOP_microsemi.sv(14);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/TOP_microsemi.sv'/linenumber/14
Implementation;Synthesis||null||@W:Net pc_o is not declared.||TOP_microsemi.srr(45);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/45||TOP_microsemi.sv(52);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/TOP_microsemi.sv'/linenumber/52
Implementation;Synthesis|| CG879 ||@W:Treating non-constant declarative assignment to variable ser_clk as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE||TOP_microsemi.srr(121);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/121||uart.sv(47);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/uart.sv'/linenumber/47
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 4 of control_o.excCause[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP_microsemi.srr(172);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/172||control_unit.sv(11);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/11
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of control_o.excCause[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP_microsemi.srr(173);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/173||control_unit.sv(11);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/11
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of mtvec_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP_microsemi.srr(274);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/274||csrUnit.sv(226);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/csrUnit.sv'/linenumber/226
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 4 of stage_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP_microsemi.srr(287);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/287||unicycle.sv(164);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/unicycle.sv'/linenumber/164
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port bus_address. The port definition is 13 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.||TOP_microsemi.srr(290);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/290||TOP_microsemi.sv(102);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/TOP_microsemi.sv'/linenumber/102
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port mtime_debug_o. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.||TOP_microsemi.srr(291);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/291||TOP_microsemi.sv(122);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/TOP_microsemi.sv'/linenumber/122
Implementation;Synthesis|| CL247 ||@W:Input port bit 21 of instr_i[29:0] is unused||TOP_microsemi.srr(305);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/305||control_unit.sv(4);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/4
Implementation;Synthesis|| CL246 ||@W:Input port bits 19 to 15 of instr_i[29:0] are unused. Assign logic for all port bits or change the input port size.||TOP_microsemi.srr(307);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/307||control_unit.sv(4);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/4
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 11 of imm_i[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP_microsemi.srr(308);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/308||control_unit.sv(5);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/5
Implementation;Synthesis|| CL246 ||@W:Input port bits 9 to 3 of imm_i[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP_microsemi.srr(309);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/309||control_unit.sv(5);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/5
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of raw_instr_i[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP_microsemi.srr(310);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/310||instr_decoder.sv(5);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/instr_decoder.sv'/linenumber/5
Implementation;Synthesis|| CL247 ||@W:Input port bit 36 of membuscmd[36:0] is unused||TOP_microsemi.srr(311);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/311||DataMem.sv(10);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/DataMem.sv'/linenumber/10
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP_microsemi.srr(313);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/313||clock_gen_OSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/component/work/clock_gen/OSC_0/clock_gen_OSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP_microsemi.srr(314);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/314||clock_gen_OSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/component/work/clock_gen/OSC_0/clock_gen_OSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP_microsemi.srr(315);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/315||clock_gen_OSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/component/work/clock_gen/OSC_0/clock_gen_OSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP_microsemi.srr(316);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/316||clock_gen_OSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/component/work/clock_gen/OSC_0/clock_gen_OSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance unicycle.control.control_o.excRequest because it is equivalent to instance unicycle.control.control_o.inst_priv. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP_microsemi.srr(384);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/384||control_unit.sv(11);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/11
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_gen_OSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 579 sequential elements including data_mem.mem3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||TOP_microsemi.srr(408);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/408||DataMem.sv(30);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/DataMem.sv'/linenumber/30
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_gen_FCCC_0_FCCC|GL0_net_inferred_clock which controls 19 sequential elements including uart0.bitcount[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||TOP_microsemi.srr(409);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/409||uart.sv(58);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/uart.sv'/linenumber/58
Implementation;Synthesis|| FA239 ||@W:ROM control_next\.alu_from_pc (in view: work.control_unit(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP_microsemi.srr(477);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/477||control_unit.sv(25);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/25
Implementation;Synthesis|| FA239 ||@W:ROM control_next\.alu_from_imm (in view: work.control_unit(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP_microsemi.srr(478);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/478||control_unit.sv(25);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/25
Implementation;Synthesis|| FA239 ||@W:ROM control_next\.alu_from_pc (in view: work.control_unit(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP_microsemi.srr(479);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/479||control_unit.sv(25);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/25
Implementation;Synthesis|| FA239 ||@W:ROM control_next\.alu_from_imm (in view: work.control_unit(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP_microsemi.srr(481);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/481||control_unit.sv(25);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/25
Implementation;Synthesis|| FX107 ||@W:RAM data_mem.mem3[7:0] (in view: work.TOP_microsemi(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP_microsemi.srr(486);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/486||DataMem.sv(30);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/DataMem.sv'/linenumber/30
Implementation;Synthesis|| FX107 ||@W:RAM data_mem.mem2[7:0] (in view: work.TOP_microsemi(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP_microsemi.srr(487);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/487||DataMem.sv(30);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/DataMem.sv'/linenumber/30
Implementation;Synthesis|| FX107 ||@W:RAM data_mem.mem1[7:0] (in view: work.TOP_microsemi(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP_microsemi.srr(488);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/488||DataMem.sv(30);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/DataMem.sv'/linenumber/30
Implementation;Synthesis|| FX107 ||@W:RAM data_mem.mem0_0[7:0] (in view: work.TOP_microsemi(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP_microsemi.srr(489);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/489||DataMem.sv(30);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/DataMem.sv'/linenumber/30
Implementation;Synthesis|| FX107 ||@W:RAM reg_file.registers_1[31:0] (in view: work.unicycle_xmr1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP_microsemi.srr(502);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/502||RegFile.sv(21);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/RegFile.sv'/linenumber/21
Implementation;Synthesis|| FX107 ||@W:RAM reg_file.registers[31:0] (in view: work.unicycle_xmr1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP_microsemi.srr(503);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/503||RegFile.sv(21);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/RegFile.sv'/linenumber/21
Implementation;Synthesis|| BN132 ||@W:Removing instance unicycle.control.control_o.excCause[0] because it is equivalent to instance unicycle.control.control_o.inst_priv. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP_microsemi.srr(509);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/509||control_unit.sv(11);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/rtl/modules/control_unit.sv'/linenumber/11
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP_microsemi.srr(676);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/676||clock_gen_FCCC_0_FCCC.v(20);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/component/work/clock_gen/FCCC_0/clock_gen_FCCC_0_FCCC.v'/linenumber/20
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_gen_OSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:II_0.OSC_0.RCOSC_25_50MHZ_CCC"||TOP_microsemi.srr(677);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/677||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_gen_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:II_0.FCCC_0.GL0_net"||TOP_microsemi.srr(678);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/678||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||TOP_microsemi.srr(692);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/692||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||TOP_microsemi.srr(694);liberoaction://cross_probe/hdl/file/'/home/unrn/unrn-riscv/unrn-riscv-softcpu/hw/libero/synthesis/TOP_microsemi.srr'/linenumber/694||null;null
Implementation;Place and Route;RootName:TOP_microsemi
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||TOP_microsemi_layout_log.log;liberoaction://open_report/file/TOP_microsemi_layout_log.log||(null);(null)
