
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003508                       # Number of seconds simulated
sim_ticks                                  3507908667                       # Number of ticks simulated
final_tick                               531518687967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156267                       # Simulator instruction rate (inst/s)
host_op_rate                                   197491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 270932                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895060                       # Number of bytes of host memory used
host_seconds                                 12947.55                       # Real time elapsed on the host
sim_insts                                  2023270400                       # Number of instructions simulated
sim_ops                                    2557024831                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        41472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        40576                       # Number of bytes read from this memory
system.physmem.bytes_read::total                92416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        71552                       # Number of bytes written to this memory
system.physmem.bytes_written::total             71552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          324                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          317                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   722                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             559                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  559                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1569026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11822429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1386581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11567006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26345042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1569026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1386581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2955607                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20397338                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20397338                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20397338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1569026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11822429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1386581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11567006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46742380                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8412252                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3191327                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2598441                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211754                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1352884                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242913                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          341394                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9403                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17437977                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3191327                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584307                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3654823                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1141084                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        443430                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1614948                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91436                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8316200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.598286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.376130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4661377     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254383      3.06%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          265058      3.19%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419358      5.04%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          198786      2.39%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282879      3.40%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          190007      2.28%     75.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          139107      1.67%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1905245     22.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8316200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.379367                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.072926                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3465223                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       398829                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3498083                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29136                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        924918                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542811                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1278                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20841023                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4719                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        924918                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639699                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          99671                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        75708                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3350917                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       225277                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20091424                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        129815                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66707                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28116906                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93684921                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93684921                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10956455                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3455                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1763                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           591063                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1870799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       966670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10157                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       355306                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18829614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3472                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14956014                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26993                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6488978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20033651                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8316200                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.798419                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.929492                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2847445     34.24%     34.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1805924     21.72%     55.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200952     14.44%     70.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       798556      9.60%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       727800      8.75%     88.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       408248      4.91%     93.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       368185      4.43%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81752      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77338      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8316200                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         113220     78.20%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15808     10.92%     89.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15755     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12481185     83.45%     83.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198736      1.33%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1486198      9.94%     94.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       788207      5.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14956014                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.777885                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144783                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009681                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38399999                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25322184                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14528399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15100797                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        20983                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       747724                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       255858                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        924918                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58494                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12651                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18833089                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        46712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1870799                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       966670                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1758                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118445                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       246357                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14684925                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1385525                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       271084                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146228                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2087193                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            760703                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.745659                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14539545                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14528399                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9535445                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27110783                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.727052                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351721                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6520740                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213555                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7391282                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.665795                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175559                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2794610     37.81%     37.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2108613     28.53%     66.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837961     11.34%     77.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420230      5.69%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       388541      5.26%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178323      2.41%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191922      2.60%     93.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98831      1.34%     94.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372251      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7391282                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372251                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25851963                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38592184                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  96052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841225                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841225                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188742                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188742                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65938288                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20145794                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19180762                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8412252                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3133597                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2553275                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212201                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1286458                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1222986                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330516                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9396                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3283249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17088810                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3133597                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1553502                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3791307                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1090184                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        432168                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1608425                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8382805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.522163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4591498     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          391446      4.67%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          393004      4.69%     64.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          487813      5.82%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153345      1.83%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          190389      2.27%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159591      1.90%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          146716      1.75%     77.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1869003     22.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8382805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372504                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.031419                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3443650                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       405344                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3624350                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33727                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        875733                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530034                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          335                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20377243                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1977                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        875733                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3599240                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48027                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       178081                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3500202                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       181516                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19676297                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        111978                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49294                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27616721                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91681895                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91681895                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17160419                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10456288                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3659                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1946                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           500172                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1823958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       944716                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8517                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       290745                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18498473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3672                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14899982                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30692                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6162322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18607758                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8382805                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777446                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910645                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2953398     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1749584     20.87%     56.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1169744     13.95%     70.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       813536      9.70%     79.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       809518      9.66%     89.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389623      4.65%     94.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       367708      4.39%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59685      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70009      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8382805                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94889     75.69%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15736     12.55%     88.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14745     11.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12453050     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186578      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1702      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1473874      9.89%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       784778      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14899982                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771224                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125370                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008414                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38338831                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24664581                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14484602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15025352                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17567                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       703745                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233419                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        875733                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25773                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4304                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18502149                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1823958                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       944716                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1934                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3336                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127939                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119950                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247889                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14642768                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1376349                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       257214                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2135013                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2091503                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            758664                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740648                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14501496                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14484602                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9405740                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26539981                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721846                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354399                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9982269                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12305184                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6197025                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3483                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213736                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7507072                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.639146                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.164701                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2932706     39.07%     39.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2060596     27.45%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837875     11.16%     77.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       455722      6.07%     83.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399810      5.33%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       162577      2.17%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182716      2.43%     93.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       107309      1.43%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       367761      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7507072                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9982269                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12305184                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1831510                       # Number of memory references committed
system.switch_cpus1.commit.loads              1120213                       # Number of loads committed
system.switch_cpus1.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1785648                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11077147                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254331                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       367761                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25641338                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37880938                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1877                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9982269                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12305184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9982269                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842719                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842719                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186635                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186635                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65728291                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20128623                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18821471                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3478                       # number of misc regfile writes
system.l20.replacements                           367                       # number of replacements
system.l20.tagsinuse                     16381.796830                       # Cycle average of tags in use
system.l20.total_refs                          429206                       # Total number of references to valid blocks.
system.l20.sampled_refs                         16747                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.628829                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1077.912741                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.886530                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   147.036287                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.146491                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15116.814780                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.065791                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002373                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.008974                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000070                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.922657                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4005                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4007                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1175                       # number of Writeback hits
system.l20.Writeback_hits::total                 1175                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4057                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4059                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4057                       # number of overall hits
system.l20.overall_hits::total                   4059                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          324                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  367                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          324                       # number of demand (read+write) misses
system.l20.demand_misses::total                   367                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          324                       # number of overall misses
system.l20.overall_misses::total                  367                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      8639469                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     29809280                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       38448749                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      8639469                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     29809280                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        38448749                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      8639469                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     29809280                       # number of overall miss cycles
system.l20.overall_miss_latency::total       38448749                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4329                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4374                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1175                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1175                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4381                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4426                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4381                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4426                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.074844                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.083905                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.073956                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.082919                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.073956                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.082919                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 200917.883721                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92003.950617                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 104764.983651                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 200917.883721                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92003.950617                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 104764.983651                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 200917.883721                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92003.950617                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 104764.983651                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 289                       # number of writebacks
system.l20.writebacks::total                      289                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          324                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             367                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          324                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              367                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          324                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             367                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      8322664                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     27399101                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     35721765                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      8322664                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     27399101                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     35721765                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      8322664                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     27399101                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     35721765                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.074844                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.083905                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.073956                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.082919                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.073956                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.082919                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 193550.325581                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84565.126543                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 97334.509537                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 193550.325581                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84565.126543                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 97334.509537                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 193550.325581                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84565.126543                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 97334.509537                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           355                       # number of replacements
system.l21.tagsinuse                     16382.527827                       # Cycle average of tags in use
system.l21.total_refs                          365614                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16736                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.845961                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1348.585792                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.212667                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   167.209203                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            20.057424                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14810.462742                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.082311                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002210                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.010206                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001224                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.903959                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999910                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3541                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3542                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1105                       # number of Writeback hits
system.l21.Writeback_hits::total                 1105                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           41                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3582                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3583                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3582                       # number of overall hits
system.l21.overall_hits::total                   3583                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          317                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  355                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          317                       # number of demand (read+write) misses
system.l21.demand_misses::total                   355                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          317                       # number of overall misses
system.l21.overall_misses::total                  355                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6685922                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     28747288                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       35433210                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6685922                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     28747288                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        35433210                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6685922                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     28747288                       # number of overall miss cycles
system.l21.overall_miss_latency::total       35433210                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3858                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3897                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1105                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1105                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3899                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3938                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3899                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3938                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.082167                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.091096                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.081303                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.090147                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.081303                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.090147                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 175945.315789                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90685.451104                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 99811.859155                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 175945.315789                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90685.451104                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 99811.859155                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 175945.315789                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90685.451104                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 99811.859155                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 270                       # number of writebacks
system.l21.writebacks::total                      270                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          317                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             355                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          317                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              355                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          317                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             355                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6394641                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     26277255                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     32671896                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6394641                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     26277255                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     32671896                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6394641                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     26277255                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     32671896                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.082167                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.091096                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.081303                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.090147                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.081303                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.090147                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168280.026316                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82893.548896                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 92033.509859                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 168280.026316                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82893.548896                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 92033.509859                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 168280.026316                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82893.548896                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 92033.509859                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               502.744900                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001623700                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1975589.151874                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.744900                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065296                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.805681                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1614885                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1614885                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1614885                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1614885                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1614885                       # number of overall hits
system.cpu0.icache.overall_hits::total        1614885                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     14838379                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14838379                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     14838379                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14838379                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     14838379                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14838379                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1614948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1614948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1614948                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1614948                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1614948                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1614948                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 235529.825397                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 235529.825397                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 235529.825397                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 235529.825397                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 235529.825397                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 235529.825397                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      8814172                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      8814172                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      8814172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      8814172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      8814172                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      8814172                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 195870.488889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 195870.488889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 195870.488889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 195870.488889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 195870.488889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 195870.488889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4381                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153343044                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4637                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33069.450938                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.735082                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.264918                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862246                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137754                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085467                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085467                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1717                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1717                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1792664                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1792664                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1792664                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1792664                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10801                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10801                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10967                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10967                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10967                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10967                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    352623546                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    352623546                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5362789                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5362789                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    357986335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    357986335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    357986335                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    357986335                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1096268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1096268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803631                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803631                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803631                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803631                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009853                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009853                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006081                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006081                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006081                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006081                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32647.305435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32647.305435                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32305.957831                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32305.957831                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32642.138689                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32642.138689                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32642.138689                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32642.138689                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1175                       # number of writebacks
system.cpu0.dcache.writebacks::total             1175                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6472                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6472                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6586                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6586                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4329                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4329                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4381                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4381                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4381                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4381                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     61835374                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     61835374                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1157897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1157897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     62993271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     62993271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     62993271                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     62993271                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002429                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002429                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002429                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002429                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14283.985678                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14283.985678                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22267.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22267.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14378.742525                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14378.742525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14378.742525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14378.742525                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.198040                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004905274                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1982061.684418                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.198040                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059612                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809612                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1608373                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1608373                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1608373                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1608373                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1608373                       # number of overall hits
system.cpu1.icache.overall_hits::total        1608373                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8908010                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8908010                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8908010                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8908010                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8908010                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8908010                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1608425                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1608425                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1608425                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1608425                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1608425                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1608425                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171307.884615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171307.884615                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171307.884615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171307.884615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171307.884615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171307.884615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6856761                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6856761                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6856761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6856761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6856761                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6856761                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175814.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 175814.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 175814.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 175814.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 175814.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 175814.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3899                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148401134                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4155                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35716.277738                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.492073                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.507927                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.865203                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.134797                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1079641                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1079641                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       707520                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707520                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1872                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1872                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1739                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1787161                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1787161                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1787161                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1787161                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7545                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7545                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          182                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          182                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7727                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7727                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7727                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7727                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    205565278                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    205565278                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6600708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6600708                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    212165986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    212165986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    212165986                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    212165986                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1087186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1087186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       707702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       707702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1794888                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1794888                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1794888                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1794888                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006940                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006940                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000257                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000257                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004305                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004305                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004305                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004305                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27245.232339                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27245.232339                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36267.626374                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36267.626374                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27457.743756                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27457.743756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27457.743756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27457.743756                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1105                       # number of writebacks
system.cpu1.dcache.writebacks::total             1105                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3687                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3687                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          141                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3828                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3828                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3828                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3828                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3858                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3858                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3899                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3899                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     61687054                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     61687054                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1119466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1119466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     62806520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     62806520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     62806520                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     62806520                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003549                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003549                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002172                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002172                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15989.386729                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15989.386729                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27304.048780                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27304.048780                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16108.366248                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16108.366248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16108.366248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16108.366248                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
