<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: UDMA Channel API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__UDMA__CH__MODULE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UDMA Channel API<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__UDMA__MODULE.html">APIs for UDMA</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This is UDMA driver channel related configuration parameters and API </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:udma__ch_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__ch_8h.html">udma_ch.h</a></td></tr>
<tr class="memdesc:udma__ch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA Channel related parameters and API. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChPrms.html">Udma_ChPrms</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel open parameters.  <a href="structUdma__ChPrms.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChTxPrms.html">Udma_ChTxPrms</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA TX channel parameters.  <a href="structUdma__ChTxPrms.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html">Udma_ChRxPrms</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA RX channel parameters.  <a href="structUdma__ChRxPrms.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChPdmaPrms.html">Udma_ChPdmaPrms</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA PDMA channel Static TR parameters.  <a href="structUdma__ChPdmaPrms.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChStats.html">Udma_ChStats</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel statistics.  <a href="structUdma__ChStats.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChObject.html">Udma_ChObject</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Opaque UDMA channel object.  <a href="structUdma__ChObject.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga04189935a53a4667f0185c4b5b3a69db"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga04189935a53a4667f0185c4b5b3a69db">Udma_chOpen</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga3aa612b1bab08e5dd1bf8037f3c268fe">Udma_DrvHandle</a> drvHandle, <a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, uint32_t chType, const <a class="el" href="structUdma__ChPrms.html">Udma_ChPrms</a> *chPrms)</td></tr>
<tr class="memdesc:ga04189935a53a4667f0185c4b5b3a69db"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA open channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga04189935a53a4667f0185c4b5b3a69db">More...</a><br /></td></tr>
<tr class="separator:ga04189935a53a4667f0185c4b5b3a69db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3079e8ee4f38fa3dcfe793621b12862f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3079e8ee4f38fa3dcfe793621b12862f">Udma_chClose</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga3079e8ee4f38fa3dcfe793621b12862f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA close channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga3079e8ee4f38fa3dcfe793621b12862f">More...</a><br /></td></tr>
<tr class="separator:ga3079e8ee4f38fa3dcfe793621b12862f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b4996acd14002e3102ff1f6abc7383"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga68b4996acd14002e3102ff1f6abc7383">Udma_chConfigTx</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, const <a class="el" href="structUdma__ChTxPrms.html">Udma_ChTxPrms</a> *txPrms)</td></tr>
<tr class="memdesc:ga68b4996acd14002e3102ff1f6abc7383"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA configure TX channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga68b4996acd14002e3102ff1f6abc7383">More...</a><br /></td></tr>
<tr class="separator:ga68b4996acd14002e3102ff1f6abc7383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b6eee4f43c735c507bbb08a91d802f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gae5b6eee4f43c735c507bbb08a91d802f">Udma_chConfigRx</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, const <a class="el" href="structUdma__ChRxPrms.html">Udma_ChRxPrms</a> *rxPrms)</td></tr>
<tr class="memdesc:gae5b6eee4f43c735c507bbb08a91d802f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA configure RX channel.  <a href="group__DRV__UDMA__CH__MODULE.html#gae5b6eee4f43c735c507bbb08a91d802f">More...</a><br /></td></tr>
<tr class="separator:gae5b6eee4f43c735c507bbb08a91d802f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048f174dacfc605d85ddc07d4609f853"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga048f174dacfc605d85ddc07d4609f853">Udma_chConfigPdma</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, const <a class="el" href="structUdma__ChPdmaPrms.html">Udma_ChPdmaPrms</a> *pdmaPrms)</td></tr>
<tr class="memdesc:ga048f174dacfc605d85ddc07d4609f853"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA configure PDMA channel (peerChNum as part of <a class="el" href="structUdma__ChPrms.html" title="UDMA channel open parameters.">Udma_ChPrms</a>) paired with the UDMAP channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga048f174dacfc605d85ddc07d4609f853">More...</a><br /></td></tr>
<tr class="separator:ga048f174dacfc605d85ddc07d4609f853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46457c6107e4ecb068725002f99cd8e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gaa46457c6107e4ecb068725002f99cd8e">Udma_chEnable</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:gaa46457c6107e4ecb068725002f99cd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel enable API.  <a href="group__DRV__UDMA__CH__MODULE.html#gaa46457c6107e4ecb068725002f99cd8e">More...</a><br /></td></tr>
<tr class="separator:gaa46457c6107e4ecb068725002f99cd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b3a999a4fb5ec1bfd963b1a5eae129"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga63b3a999a4fb5ec1bfd963b1a5eae129">Udma_chDisable</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, uint32_t timeout)</td></tr>
<tr class="memdesc:ga63b3a999a4fb5ec1bfd963b1a5eae129"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel teardown and disable API.  <a href="group__DRV__UDMA__CH__MODULE.html#ga63b3a999a4fb5ec1bfd963b1a5eae129">More...</a><br /></td></tr>
<tr class="separator:ga63b3a999a4fb5ec1bfd963b1a5eae129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f08b41a000ba359923c10864ef252a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga48f08b41a000ba359923c10864ef252a">Udma_chPause</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga48f08b41a000ba359923c10864ef252a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel pause API.  <a href="group__DRV__UDMA__CH__MODULE.html#ga48f08b41a000ba359923c10864ef252a">More...</a><br /></td></tr>
<tr class="separator:ga48f08b41a000ba359923c10864ef252a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f806931b156cb6c5dfb99e7ac28338"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga54f806931b156cb6c5dfb99e7ac28338">Udma_chResume</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga54f806931b156cb6c5dfb99e7ac28338"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel resume API.  <a href="group__DRV__UDMA__CH__MODULE.html#ga54f806931b156cb6c5dfb99e7ac28338">More...</a><br /></td></tr>
<tr class="separator:ga54f806931b156cb6c5dfb99e7ac28338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382ee22644d6366731217bcbc669be2f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga382ee22644d6366731217bcbc669be2f">Udma_chGetNum</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga382ee22644d6366731217bcbc669be2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the channel number offset with in a channel type - TX, RX and External (UTC) channel types.  <a href="group__DRV__UDMA__CH__MODULE.html#ga382ee22644d6366731217bcbc669be2f">More...</a><br /></td></tr>
<tr class="separator:ga382ee22644d6366731217bcbc669be2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ded3f9f5d28872dd5b5ee7878fce180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga131c6bfbec0ea6d75fd5639ac788d97e">Udma_RingHandle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga6ded3f9f5d28872dd5b5ee7878fce180">Udma_chGetFqRingHandle</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga6ded3f9f5d28872dd5b5ee7878fce180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default free ring handle of the channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga6ded3f9f5d28872dd5b5ee7878fce180">More...</a><br /></td></tr>
<tr class="separator:ga6ded3f9f5d28872dd5b5ee7878fce180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be0940700a082bcff7a463edd5caa55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga131c6bfbec0ea6d75fd5639ac788d97e">Udma_RingHandle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga2be0940700a082bcff7a463edd5caa55">Udma_chGetCqRingHandle</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga2be0940700a082bcff7a463edd5caa55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default completion ring handle of the channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga2be0940700a082bcff7a463edd5caa55">More...</a><br /></td></tr>
<tr class="separator:ga2be0940700a082bcff7a463edd5caa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0229bd056f9e5a5a71df322690bf848f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga131c6bfbec0ea6d75fd5639ac788d97e">Udma_RingHandle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga0229bd056f9e5a5a71df322690bf848f">Udma_chGetTdCqRingHandle</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga0229bd056f9e5a5a71df322690bf848f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the teardown completion ring handle of the channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga0229bd056f9e5a5a71df322690bf848f">More...</a><br /></td></tr>
<tr class="separator:ga0229bd056f9e5a5a71df322690bf848f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94fa3b2b2f02cc089fb3788273af1c9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gad94fa3b2b2f02cc089fb3788273af1c9">Udma_chGetFqRingNum</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:gad94fa3b2b2f02cc089fb3788273af1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default free ring number to be programmed in descriptor.  <a href="group__DRV__UDMA__CH__MODULE.html#gad94fa3b2b2f02cc089fb3788273af1c9">More...</a><br /></td></tr>
<tr class="separator:gad94fa3b2b2f02cc089fb3788273af1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678ec2dfa44d352fb2e04be0a1f22e01"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga678ec2dfa44d352fb2e04be0a1f22e01">Udma_chGetCqRingNum</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga678ec2dfa44d352fb2e04be0a1f22e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default completion ring number to be programmed in descriptor.  <a href="group__DRV__UDMA__CH__MODULE.html#ga678ec2dfa44d352fb2e04be0a1f22e01">More...</a><br /></td></tr>
<tr class="separator:ga678ec2dfa44d352fb2e04be0a1f22e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21c8db4d345928c718e4b14a19a0607"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga099fdefbeebeb13ae4c0fc4e1e9f3121">Udma_FlowHandle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gad21c8db4d345928c718e4b14a19a0607">Udma_chGetDefaultFlowHandle</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:gad21c8db4d345928c718e4b14a19a0607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default flow handle of the RX channel.  <a href="group__DRV__UDMA__CH__MODULE.html#gad21c8db4d345928c718e4b14a19a0607">More...</a><br /></td></tr>
<tr class="separator:gad21c8db4d345928c718e4b14a19a0607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1d9455f17d5ed0fcd2207b71c88892"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gaba1d9455f17d5ed0fcd2207b71c88892">Udma_chGetTriggerEvent</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, uint32_t trigger)</td></tr>
<tr class="memdesc:gaba1d9455f17d5ed0fcd2207b71c88892"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the global trigger event for the channel.  <a href="group__DRV__UDMA__CH__MODULE.html#gaba1d9455f17d5ed0fcd2207b71c88892">More...</a><br /></td></tr>
<tr class="separator:gaba1d9455f17d5ed0fcd2207b71c88892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd815cba0d52ba69b95c07d35751034"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga2bd815cba0d52ba69b95c07d35751034">Udma_chGetSwTriggerRegister</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga2bd815cba0d52ba69b95c07d35751034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the software trigger register address for the channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga2bd815cba0d52ba69b95c07d35751034">More...</a><br /></td></tr>
<tr class="separator:ga2bd815cba0d52ba69b95c07d35751034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59568ff4ed70589e691d349a38398960"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga59568ff4ed70589e691d349a38398960">Udma_chSetSwTrigger</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, uint32_t trigger)</td></tr>
<tr class="memdesc:ga59568ff4ed70589e691d349a38398960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the software trigger register based on the trigger mode provided.  <a href="group__DRV__UDMA__CH__MODULE.html#ga59568ff4ed70589e691d349a38398960">More...</a><br /></td></tr>
<tr class="separator:ga59568ff4ed70589e691d349a38398960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd55c588d3db8cf0512b0a76def8273"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4dd55c588d3db8cf0512b0a76def8273">Udma_chSetChaining</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> triggerChHandle, <a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chainedChHandle, uint32_t trigger)</td></tr>
<tr class="memdesc:ga4dd55c588d3db8cf0512b0a76def8273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chains the trigger channel with the chained channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga4dd55c588d3db8cf0512b0a76def8273">More...</a><br /></td></tr>
<tr class="separator:ga4dd55c588d3db8cf0512b0a76def8273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb68da2d9ea39a9c3eb606006c5e8d2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4fb68da2d9ea39a9c3eb606006c5e8d2">Udma_chBreakChaining</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> triggerChHandle, <a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chainedChHandle)</td></tr>
<tr class="memdesc:ga4fb68da2d9ea39a9c3eb606006c5e8d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Breaks the chaining by resetting the trigger channel's OES.  <a href="group__DRV__UDMA__CH__MODULE.html#ga4fb68da2d9ea39a9c3eb606006c5e8d2">More...</a><br /></td></tr>
<tr class="separator:ga4fb68da2d9ea39a9c3eb606006c5e8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d5930becda0e3e44a553d4882d8464"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga33d5930becda0e3e44a553d4882d8464">UdmaChPrms_init</a> (<a class="el" href="structUdma__ChPrms.html">Udma_ChPrms</a> *chPrms, uint32_t chType)</td></tr>
<tr class="memdesc:ga33d5930becda0e3e44a553d4882d8464"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUdma__ChPrms.html" title="UDMA channel open parameters.">Udma_ChPrms</a> structure init function.  <a href="group__DRV__UDMA__CH__MODULE.html#ga33d5930becda0e3e44a553d4882d8464">More...</a><br /></td></tr>
<tr class="separator:ga33d5930becda0e3e44a553d4882d8464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9eea06412416f9ae2f06a34728e8af4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gab9eea06412416f9ae2f06a34728e8af4">UdmaChTxPrms_init</a> (<a class="el" href="structUdma__ChTxPrms.html">Udma_ChTxPrms</a> *txPrms, uint32_t chType)</td></tr>
<tr class="memdesc:gab9eea06412416f9ae2f06a34728e8af4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUdma__ChTxPrms.html" title="UDMA TX channel parameters.">Udma_ChTxPrms</a> structure init function.  <a href="group__DRV__UDMA__CH__MODULE.html#gab9eea06412416f9ae2f06a34728e8af4">More...</a><br /></td></tr>
<tr class="separator:gab9eea06412416f9ae2f06a34728e8af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44801fd807a9ebec9a5d3f494e52401"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gae44801fd807a9ebec9a5d3f494e52401">UdmaChRxPrms_init</a> (<a class="el" href="structUdma__ChRxPrms.html">Udma_ChRxPrms</a> *rxPrms, uint32_t chType)</td></tr>
<tr class="memdesc:gae44801fd807a9ebec9a5d3f494e52401"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUdma__ChRxPrms.html" title="UDMA RX channel parameters.">Udma_ChRxPrms</a> structure init function.  <a href="group__DRV__UDMA__CH__MODULE.html#gae44801fd807a9ebec9a5d3f494e52401">More...</a><br /></td></tr>
<tr class="separator:gae44801fd807a9ebec9a5d3f494e52401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e552abe9d8ebb0d7f925d1b018fce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga009e552abe9d8ebb0d7f925d1b018fce">UdmaChPdmaPrms_init</a> (<a class="el" href="structUdma__ChPdmaPrms.html">Udma_ChPdmaPrms</a> *pdmaPrms)</td></tr>
<tr class="memdesc:ga009e552abe9d8ebb0d7f925d1b018fce"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUdma__ChPdmaPrms.html" title="UDMA PDMA channel Static TR parameters.">Udma_ChPdmaPrms</a> structure init function.  <a href="group__DRV__UDMA__CH__MODULE.html#ga009e552abe9d8ebb0d7f925d1b018fce">More...</a><br /></td></tr>
<tr class="separator:ga009e552abe9d8ebb0d7f925d1b018fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184be1214f14a2b97deeef414c366d06"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga184be1214f14a2b97deeef414c366d06">Udma_chGetStats</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, <a class="el" href="structUdma__ChStats.html">Udma_ChStats</a> *chStats)</td></tr>
<tr class="memdesc:ga184be1214f14a2b97deeef414c366d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get real-time channel statistics.  <a href="group__DRV__UDMA__CH__MODULE.html#ga184be1214f14a2b97deeef414c366d06">More...</a><br /></td></tr>
<tr class="separator:ga184be1214f14a2b97deeef414c366d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8ac48612ccfda75b6a16647fa661fd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8ac48612ccfda75b6a16647fa661fd77">UDMA_DMA_CH_INVALID</a>&#160;&#160;&#160;((uint32_t) 0xFFFF0000U)</td></tr>
<tr class="memdesc:ga8ac48612ccfda75b6a16647fa661fd77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro used to specify that DMA Channel ID is invalid. Used in the API <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga04189935a53a4667f0185c4b5b3a69db" title="UDMA open channel.">Udma_chOpen</a>.  <a href="group__DRV__UDMA__CH__MODULE.html#ga8ac48612ccfda75b6a16647fa661fd77">More...</a><br /></td></tr>
<tr class="separator:ga8ac48612ccfda75b6a16647fa661fd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ddfffa01a5d3a86663ed626eeba460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga45ddfffa01a5d3a86663ed626eeba460">UDMA_DMA_CH_ANY</a>&#160;&#160;&#160;((uint32_t) 0xFFFF0001U)</td></tr>
<tr class="memdesc:ga45ddfffa01a5d3a86663ed626eeba460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro used to specify any available DMA Channel while requesting one. Used in the API <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga04189935a53a4667f0185c4b5b3a69db" title="UDMA open channel.">Udma_chOpen</a>.  <a href="group__DRV__UDMA__CH__MODULE.html#ga45ddfffa01a5d3a86663ed626eeba460">More...</a><br /></td></tr>
<tr class="separator:ga45ddfffa01a5d3a86663ed626eeba460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29de85db15b5c01a816464b335a2d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gac29de85db15b5c01a816464b335a2d96">UDMA_DMA_CH_NA</a>&#160;&#160;&#160;((uint32_t) 0xFFFF0002U)</td></tr>
<tr class="memdesc:gac29de85db15b5c01a816464b335a2d96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro used to specify that the DMA Channel is not applicable for a particular mode.  <a href="group__DRV__UDMA__CH__MODULE.html#gac29de85db15b5c01a816464b335a2d96">More...</a><br /></td></tr>
<tr class="separator:gac29de85db15b5c01a816464b335a2d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b19670324d49c0746c4dd3bb4bb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gaaf1b19670324d49c0746c4dd3bb4bb15">UDMA_MAPPED_GROUP_INVALID</a>&#160;&#160;&#160;((uint32_t) 0xFFFF0004U)</td></tr>
<tr class="memdesc:gaaf1b19670324d49c0746c4dd3bb4bb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro used to specify that the Mapped Channel Group is invalid.  <a href="group__DRV__UDMA__CH__MODULE.html#gaaf1b19670324d49c0746c4dd3bb4bb15">More...</a><br /></td></tr>
<tr class="separator:gaaf1b19670324d49c0746c4dd3bb4bb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c6da6b624c9a8871c36c4bc7573007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gac5c6da6b624c9a8871c36c4bc7573007">UDMA_DMSC_EXTENDED_CH_TYPE_BCDMA_BLK_CPY</a>&#160;&#160;&#160;((uint8_t) 1U)</td></tr>
<tr class="memdesc:gac5c6da6b624c9a8871c36c4bc7573007"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMSC Extended Channel Type Flag for BCDMA Block Copy.  <a href="group__DRV__UDMA__CH__MODULE.html#gac5c6da6b624c9a8871c36c4bc7573007">More...</a><br /></td></tr>
<tr class="separator:gac5c6da6b624c9a8871c36c4bc7573007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc1fa19995533dda7b753dd74112c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gaadc1fa19995533dda7b753dd74112c24">UDMA_DMSC_EXTENDED_CH_TYPE_BCDMA_SPLIT_TR_TX</a>&#160;&#160;&#160;((uint8_t) 0U)</td></tr>
<tr class="memdesc:gaadc1fa19995533dda7b753dd74112c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMSC Extended Channel Type Flag for BCDMA split TR TX channels.  <a href="group__DRV__UDMA__CH__MODULE.html#gaadc1fa19995533dda7b753dd74112c24">More...</a><br /></td></tr>
<tr class="separator:gaadc1fa19995533dda7b753dd74112c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UDMA Channel Flag</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa93f955136b3fb8c501c3d6e638c7188"></a><a class="anchor" id="Udma_ChFlag"></a></p>
<p>UDMA channel flags bit field used to form the channel type. </p>
</td></tr>
<tr class="memitem:ga8aaa7e41d656644c2d74fde3d42fdb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a>&#160;&#160;&#160;((uint32_t) 0x0001U)</td></tr>
<tr class="memdesc:ga8aaa7e41d656644c2d74fde3d42fdb7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">More...</a><br /></td></tr>
<tr class="separator:ga8aaa7e41d656644c2d74fde3d42fdb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03db5f0197f77e84927daa9e11c00ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a>&#160;&#160;&#160;((uint32_t) 0x0002U)</td></tr>
<tr class="memdesc:ga03db5f0197f77e84927daa9e11c00ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">More...</a><br /></td></tr>
<tr class="separator:ga03db5f0197f77e84927daa9e11c00ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bae848493209f277ef272eaf35cc2f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga0bae848493209f277ef272eaf35cc2f6">UDMA_CH_FLAG_BLK_COPY</a>&#160;&#160;&#160;((uint32_t) 0x0004U)</td></tr>
<tr class="memdesc:ga0bae848493209f277ef272eaf35cc2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block copy mode channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga0bae848493209f277ef272eaf35cc2f6">More...</a><br /></td></tr>
<tr class="separator:ga0bae848493209f277ef272eaf35cc2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4b7d4e63bc99f4689df317b0d8a370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a>&#160;&#160;&#160;((uint32_t) 0x0008U)</td></tr>
<tr class="memdesc:ga4d4b7d4e63bc99f4689df317b0d8a370"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDMA channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">More...</a><br /></td></tr>
<tr class="separator:ga4d4b7d4e63bc99f4689df317b0d8a370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4005a7de8b42b5679ce006f8d43cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a>&#160;&#160;&#160;((uint32_t) 0x0010U)</td></tr>
<tr class="memdesc:gabd4005a7de8b42b5679ce006f8d43cda"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSIL channel flag meant for periperals like Ethernet, SA2UL.  <a href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">More...</a><br /></td></tr>
<tr class="separator:gabd4005a7de8b42b5679ce006f8d43cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3665b938ef1ae1acfdf026d54644c377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>&#160;&#160;&#160;((uint32_t) 0x0040U)</td></tr>
<tr class="memdesc:ga3665b938ef1ae1acfdf026d54644c377"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">More...</a><br /></td></tr>
<tr class="separator:ga3665b938ef1ae1acfdf026d54644c377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3441f29b3eb4ce7e8038dac44de2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>&#160;&#160;&#160;((uint32_t) 0x0080U)</td></tr>
<tr class="memdesc:gafd3441f29b3eb4ce7e8038dac44de2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">More...</a><br /></td></tr>
<tr class="separator:gafd3441f29b3eb4ce7e8038dac44de2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c98c6721044671642eeb1565c156e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga5c98c6721044671642eeb1565c156e49">UDMA_CH_FLAG_MAPPED</a>&#160;&#160;&#160;((uint32_t) 0x0100U)</td></tr>
<tr class="memdesc:ga5c98c6721044671642eeb1565c156e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapped TX/RX channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga5c98c6721044671642eeb1565c156e49">More...</a><br /></td></tr>
<tr class="separator:ga5c98c6721044671642eeb1565c156e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UDMA Channel Type</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1f852bb347221dcf95d07f91113b8e32"></a><a class="anchor" id="Udma_ChType"></a></p>
<p>UDMA channel type formed based on channel flags. </p>
</td></tr>
<tr class="memitem:ga41965ccef5a635921375ed220e76199e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga41965ccef5a635921375ed220e76199e">UDMA_CH_TYPE_TR_BLK_COPY</a></td></tr>
<tr class="memdesc:ga41965ccef5a635921375ed220e76199e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TR block copy type - TX/RX pair.  <a href="group__DRV__UDMA__CH__MODULE.html#ga41965ccef5a635921375ed220e76199e">More...</a><br /></td></tr>
<tr class="separator:ga41965ccef5a635921375ed220e76199e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3165913edadc064c7f2ea7064332d902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3165913edadc064c7f2ea7064332d902">UDMA_CH_TYPE_TR_BLK_COPY_HC</a></td></tr>
<tr class="memdesc:ga3165913edadc064c7f2ea7064332d902"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity TR block copy type - TX/RX pair.  <a href="group__DRV__UDMA__CH__MODULE.html#ga3165913edadc064c7f2ea7064332d902">More...</a><br /></td></tr>
<tr class="separator:ga3165913edadc064c7f2ea7064332d902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a47eed89e479ca4c8865d63651b696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga96a47eed89e479ca4c8865d63651b696">UDMA_CH_TYPE_TR_BLK_COPY_UHC</a></td></tr>
<tr class="memdesc:ga96a47eed89e479ca4c8865d63651b696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity TR block copy type - TX/RX pair.  <a href="group__DRV__UDMA__CH__MODULE.html#ga96a47eed89e479ca4c8865d63651b696">More...</a><br /></td></tr>
<tr class="separator:ga96a47eed89e479ca4c8865d63651b696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42694cf30b49c5929e273ad847e1cd7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga42694cf30b49c5929e273ad847e1cd7f">UDMA_CH_TYPE_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a>)</td></tr>
<tr class="memdesc:ga42694cf30b49c5929e273ad847e1cd7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga42694cf30b49c5929e273ad847e1cd7f">More...</a><br /></td></tr>
<tr class="separator:ga42694cf30b49c5929e273ad847e1cd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556f46627c20587ab6353def76a842f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga556f46627c20587ab6353def76a842f0">UDMA_CH_TYPE_TX_HC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td></tr>
<tr class="memdesc:ga556f46627c20587ab6353def76a842f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga556f46627c20587ab6353def76a842f0">More...</a><br /></td></tr>
<tr class="separator:ga556f46627c20587ab6353def76a842f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2011fdfead3c1729371d76352fb9e077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga2011fdfead3c1729371d76352fb9e077">UDMA_CH_TYPE_TX_UHC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td></tr>
<tr class="memdesc:ga2011fdfead3c1729371d76352fb9e077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga2011fdfead3c1729371d76352fb9e077">More...</a><br /></td></tr>
<tr class="separator:ga2011fdfead3c1729371d76352fb9e077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e42b82012814e2999b083e2d949dd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga9e42b82012814e2999b083e2d949dd27">UDMA_CH_TYPE_RX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a>)</td></tr>
<tr class="memdesc:ga9e42b82012814e2999b083e2d949dd27"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga9e42b82012814e2999b083e2d949dd27">More...</a><br /></td></tr>
<tr class="separator:ga9e42b82012814e2999b083e2d949dd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9740aa01729bc9b25e4263cae575e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gad9740aa01729bc9b25e4263cae575e9d">UDMA_CH_TYPE_RX_HC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td></tr>
<tr class="memdesc:gad9740aa01729bc9b25e4263cae575e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#gad9740aa01729bc9b25e4263cae575e9d">More...</a><br /></td></tr>
<tr class="separator:gad9740aa01729bc9b25e4263cae575e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83df1d58bd8ef7117e3ac02912f56ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gab83df1d58bd8ef7117e3ac02912f56ec">UDMA_CH_TYPE_RX_UHC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td></tr>
<tr class="memdesc:gab83df1d58bd8ef7117e3ac02912f56ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#gab83df1d58bd8ef7117e3ac02912f56ec">More...</a><br /></td></tr>
<tr class="separator:gab83df1d58bd8ef7117e3ac02912f56ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d242c03aeacb78757b021a66355b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gaa4d242c03aeacb78757b021a66355b31">UDMA_CH_TYPE_PDMA_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a>)</td></tr>
<tr class="memdesc:gaa4d242c03aeacb78757b021a66355b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDMA TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#gaa4d242c03aeacb78757b021a66355b31">More...</a><br /></td></tr>
<tr class="separator:gaa4d242c03aeacb78757b021a66355b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59d80cb02574e983e17f43f9bf7008e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gac59d80cb02574e983e17f43f9bf7008e">UDMA_CH_TYPE_PDMA_TX_HC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td></tr>
<tr class="memdesc:gac59d80cb02574e983e17f43f9bf7008e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity PDMA TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#gac59d80cb02574e983e17f43f9bf7008e">More...</a><br /></td></tr>
<tr class="separator:gac59d80cb02574e983e17f43f9bf7008e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ea9b6dc91049022fe0d00df61f7fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga63ea9b6dc91049022fe0d00df61f7fd6">UDMA_CH_TYPE_PDMA_TX_UHC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td></tr>
<tr class="memdesc:ga63ea9b6dc91049022fe0d00df61f7fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity PDMA TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga63ea9b6dc91049022fe0d00df61f7fd6">More...</a><br /></td></tr>
<tr class="separator:ga63ea9b6dc91049022fe0d00df61f7fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0e975d233002f644c24f077c1ebb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4f0e975d233002f644c24f077c1ebb02">UDMA_CH_TYPE_PDMA_RX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a>)</td></tr>
<tr class="memdesc:ga4f0e975d233002f644c24f077c1ebb02"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDMA RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga4f0e975d233002f644c24f077c1ebb02">More...</a><br /></td></tr>
<tr class="separator:ga4f0e975d233002f644c24f077c1ebb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7648bda0154b4f33692cd184c9f89abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga7648bda0154b4f33692cd184c9f89abd">UDMA_CH_TYPE_PDMA_RX_HC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td></tr>
<tr class="memdesc:ga7648bda0154b4f33692cd184c9f89abd"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity PDMA RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga7648bda0154b4f33692cd184c9f89abd">More...</a><br /></td></tr>
<tr class="separator:ga7648bda0154b4f33692cd184c9f89abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac1deed9dd3c7976ae4437cd99089f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8ac1deed9dd3c7976ae4437cd99089f3">UDMA_CH_TYPE_PDMA_RX_UHC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td></tr>
<tr class="memdesc:ga8ac1deed9dd3c7976ae4437cd99089f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity PDMA RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga8ac1deed9dd3c7976ae4437cd99089f3">More...</a><br /></td></tr>
<tr class="separator:ga8ac1deed9dd3c7976ae4437cd99089f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb30ccca9f2fe09aff8e7376ea32126b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gacb30ccca9f2fe09aff8e7376ea32126b">UDMA_CH_TYPE_TX_MAPPED</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga5c98c6721044671642eeb1565c156e49">UDMA_CH_FLAG_MAPPED</a>)</td></tr>
<tr class="memdesc:gacb30ccca9f2fe09aff8e7376ea32126b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapped TX channel. This could be different type of mapped TX channels. See <a class="el" href="udma__soc_8h.html#Udma_MappedTxGrpSoc">Udma_MappedTxGrpSoc</a> for differnt types of SOC specific mapped TX channels.  <a href="group__DRV__UDMA__CH__MODULE.html#gacb30ccca9f2fe09aff8e7376ea32126b">More...</a><br /></td></tr>
<tr class="separator:gacb30ccca9f2fe09aff8e7376ea32126b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cd553760c3c41c0c9a310c07fc7751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gad5cd553760c3c41c0c9a310c07fc7751">UDMA_CH_TYPE_RX_MAPPED</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga5c98c6721044671642eeb1565c156e49">UDMA_CH_FLAG_MAPPED</a>)</td></tr>
<tr class="memdesc:gad5cd553760c3c41c0c9a310c07fc7751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapped RX channel. This could be different type of mapped RX channels. See <a class="el" href="udma__soc_8h.html#Udma_MappedRxGrpSoc">Udma_MappedRxGrpSoc</a> for differnt types of SOC specific mapped RX channels.  <a href="group__DRV__UDMA__CH__MODULE.html#gad5cd553760c3c41c0c9a310c07fc7751">More...</a><br /></td></tr>
<tr class="separator:gad5cd553760c3c41c0c9a310c07fc7751"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UDMA PDMA element size</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc242a43c9a888963179da2865c1de746"></a><a class="anchor" id="Udma_PdmaElemSize"></a></p>
</td></tr>
<tr class="memitem:ga04bc4e410085f3c398c825b790ad3fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga04bc4e410085f3c398c825b790ad3fde">UDMA_PDMA_ES_8BITS</a>&#160;&#160;&#160;((uint32_t) 0x00U)</td></tr>
<tr class="separator:ga04bc4e410085f3c398c825b790ad3fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0299b594ee309990ffc419f035e8f651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga0299b594ee309990ffc419f035e8f651">UDMA_PDMA_ES_16BITS</a>&#160;&#160;&#160;((uint32_t) 0x01U)</td></tr>
<tr class="separator:ga0299b594ee309990ffc419f035e8f651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99dd7281585acb0a8b678473e844070a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga99dd7281585acb0a8b678473e844070a">UDMA_PDMA_ES_24BITS</a>&#160;&#160;&#160;((uint32_t) 0x02U)</td></tr>
<tr class="separator:ga99dd7281585acb0a8b678473e844070a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f422b57f0fda32ecf525c8f27a0f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga93f422b57f0fda32ecf525c8f27a0f75">UDMA_PDMA_ES_32BITS</a>&#160;&#160;&#160;((uint32_t) 0x03U)</td></tr>
<tr class="separator:ga93f422b57f0fda32ecf525c8f27a0f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4dfc65c28e555367b9cdf85cddf98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8f4dfc65c28e555367b9cdf85cddf98f">UDMA_PDMA_ES_64BITS</a>&#160;&#160;&#160;((uint32_t) 0x04U)</td></tr>
<tr class="separator:ga8f4dfc65c28e555367b9cdf85cddf98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8316c2ad175f63551752d0cebbe7ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gac8316c2ad175f63551752d0cebbe7ab3">UDMA_PDMA_ES_DONTCARE</a>&#160;&#160;&#160;((uint32_t) 0x00U)</td></tr>
<tr class="memdesc:gac8316c2ad175f63551752d0cebbe7ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set this for MCAN element size - not applicable.  <a href="group__DRV__UDMA__CH__MODULE.html#gac8316c2ad175f63551752d0cebbe7ab3">More...</a><br /></td></tr>
<tr class="separator:gac8316c2ad175f63551752d0cebbe7ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga8ac48612ccfda75b6a16647fa661fd77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ac48612ccfda75b6a16647fa661fd77">&#9670;&nbsp;</a></span>UDMA_DMA_CH_INVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DMA_CH_INVALID&#160;&#160;&#160;((uint32_t) 0xFFFF0000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro used to specify that DMA Channel ID is invalid. Used in the API <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga04189935a53a4667f0185c4b5b3a69db" title="UDMA open channel.">Udma_chOpen</a>. </p>

</div>
</div>
<a id="ga45ddfffa01a5d3a86663ed626eeba460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45ddfffa01a5d3a86663ed626eeba460">&#9670;&nbsp;</a></span>UDMA_DMA_CH_ANY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DMA_CH_ANY&#160;&#160;&#160;((uint32_t) 0xFFFF0001U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro used to specify any available DMA Channel while requesting one. Used in the API <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga04189935a53a4667f0185c4b5b3a69db" title="UDMA open channel.">Udma_chOpen</a>. </p>

</div>
</div>
<a id="gac29de85db15b5c01a816464b335a2d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac29de85db15b5c01a816464b335a2d96">&#9670;&nbsp;</a></span>UDMA_DMA_CH_NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DMA_CH_NA&#160;&#160;&#160;((uint32_t) 0xFFFF0002U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro used to specify that the DMA Channel is not applicable for a particular mode. </p>

</div>
</div>
<a id="gaaf1b19670324d49c0746c4dd3bb4bb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1b19670324d49c0746c4dd3bb4bb15">&#9670;&nbsp;</a></span>UDMA_MAPPED_GROUP_INVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_MAPPED_GROUP_INVALID&#160;&#160;&#160;((uint32_t) 0xFFFF0004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro used to specify that the Mapped Channel Group is invalid. </p>

</div>
</div>
<a id="gac5c6da6b624c9a8871c36c4bc7573007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5c6da6b624c9a8871c36c4bc7573007">&#9670;&nbsp;</a></span>UDMA_DMSC_EXTENDED_CH_TYPE_BCDMA_BLK_CPY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DMSC_EXTENDED_CH_TYPE_BCDMA_BLK_CPY&#160;&#160;&#160;((uint8_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMSC Extended Channel Type Flag for BCDMA Block Copy. </p>

</div>
</div>
<a id="gaadc1fa19995533dda7b753dd74112c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadc1fa19995533dda7b753dd74112c24">&#9670;&nbsp;</a></span>UDMA_DMSC_EXTENDED_CH_TYPE_BCDMA_SPLIT_TR_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DMSC_EXTENDED_CH_TYPE_BCDMA_SPLIT_TR_TX&#160;&#160;&#160;((uint8_t) 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMSC Extended Channel Type Flag for BCDMA split TR TX channels. </p>

</div>
</div>
<a id="ga8aaa7e41d656644c2d74fde3d42fdb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aaa7e41d656644c2d74fde3d42fdb7f">&#9670;&nbsp;</a></span>UDMA_CH_FLAG_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_FLAG_TX&#160;&#160;&#160;((uint32_t) 0x0001U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX channel flag. </p>

</div>
</div>
<a id="ga03db5f0197f77e84927daa9e11c00ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03db5f0197f77e84927daa9e11c00ea2">&#9670;&nbsp;</a></span>UDMA_CH_FLAG_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_FLAG_RX&#160;&#160;&#160;((uint32_t) 0x0002U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX channel flag. </p>

</div>
</div>
<a id="ga0bae848493209f277ef272eaf35cc2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bae848493209f277ef272eaf35cc2f6">&#9670;&nbsp;</a></span>UDMA_CH_FLAG_BLK_COPY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_FLAG_BLK_COPY&#160;&#160;&#160;((uint32_t) 0x0004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Block copy mode channel flag. </p>

</div>
</div>
<a id="ga4d4b7d4e63bc99f4689df317b0d8a370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d4b7d4e63bc99f4689df317b0d8a370">&#9670;&nbsp;</a></span>UDMA_CH_FLAG_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_FLAG_PDMA&#160;&#160;&#160;((uint32_t) 0x0008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDMA channel flag. </p>

</div>
</div>
<a id="gabd4005a7de8b42b5679ce006f8d43cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd4005a7de8b42b5679ce006f8d43cda">&#9670;&nbsp;</a></span>UDMA_CH_FLAG_PSIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_FLAG_PSIL&#160;&#160;&#160;((uint32_t) 0x0010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PSIL channel flag meant for periperals like Ethernet, SA2UL. </p>

</div>
</div>
<a id="ga3665b938ef1ae1acfdf026d54644c377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3665b938ef1ae1acfdf026d54644c377">&#9670;&nbsp;</a></span>UDMA_CH_FLAG_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_FLAG_HC&#160;&#160;&#160;((uint32_t) 0x0040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High capacity channel flag. </p>

</div>
</div>
<a id="gafd3441f29b3eb4ce7e8038dac44de2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd3441f29b3eb4ce7e8038dac44de2c8">&#9670;&nbsp;</a></span>UDMA_CH_FLAG_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_FLAG_UHC&#160;&#160;&#160;((uint32_t) 0x0080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra high capacity channel flag. </p>

</div>
</div>
<a id="ga5c98c6721044671642eeb1565c156e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c98c6721044671642eeb1565c156e49">&#9670;&nbsp;</a></span>UDMA_CH_FLAG_MAPPED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_FLAG_MAPPED&#160;&#160;&#160;((uint32_t) 0x0100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mapped TX/RX channel flag. </p>

</div>
</div>
<a id="ga41965ccef5a635921375ed220e76199e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41965ccef5a635921375ed220e76199e">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_TR_BLK_COPY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_TR_BLK_COPY</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                         (<a class="code" href="group__DRV__UDMA__CH__MODULE.html#ga0bae848493209f277ef272eaf35cc2f6">UDMA_CH_FLAG_BLK_COPY</a> |        \</div>
<div class="line">                                         UDMA_CH_FLAG_TX |              \</div>
<div class="line">                                         UDMA_CH_FLAG_RX)</div>
</div><!-- fragment -->
<p>TR block copy type - TX/RX pair. </p>

</div>
</div>
<a id="ga3165913edadc064c7f2ea7064332d902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3165913edadc064c7f2ea7064332d902">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_TR_BLK_COPY_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_TR_BLK_COPY_HC</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                         (<a class="code" href="group__DRV__UDMA__CH__MODULE.html#ga0bae848493209f277ef272eaf35cc2f6">UDMA_CH_FLAG_BLK_COPY</a> |        \</div>
<div class="line">                                         UDMA_CH_FLAG_TX |              \</div>
<div class="line">                                         UDMA_CH_FLAG_RX |              \</div>
<div class="line">                                         UDMA_CH_FLAG_HC)</div>
</div><!-- fragment -->
<p>High capacity TR block copy type - TX/RX pair. </p>

</div>
</div>
<a id="ga96a47eed89e479ca4c8865d63651b696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a47eed89e479ca4c8865d63651b696">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_TR_BLK_COPY_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_TR_BLK_COPY_UHC</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                         (<a class="code" href="group__DRV__UDMA__CH__MODULE.html#ga0bae848493209f277ef272eaf35cc2f6">UDMA_CH_FLAG_BLK_COPY</a> |        \</div>
<div class="line">                                         UDMA_CH_FLAG_TX |              \</div>
<div class="line">                                         UDMA_CH_FLAG_RX |              \</div>
<div class="line">                                         UDMA_CH_FLAG_UHC)</div>
</div><!-- fragment -->
<p>Ultra high capacity TR block copy type - TX/RX pair. </p>

</div>
</div>
<a id="ga42694cf30b49c5929e273ad847e1cd7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42694cf30b49c5929e273ad847e1cd7f">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX channel type. </p>

</div>
</div>
<a id="ga556f46627c20587ab6353def76a842f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga556f46627c20587ab6353def76a842f0">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_TX_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_TX_HC&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High capacity TX channel type. </p>

</div>
</div>
<a id="ga2011fdfead3c1729371d76352fb9e077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2011fdfead3c1729371d76352fb9e077">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_TX_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_TX_UHC&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra high capacity TX channel type. </p>

</div>
</div>
<a id="ga9e42b82012814e2999b083e2d949dd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e42b82012814e2999b083e2d949dd27">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_RX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX channel type. </p>

</div>
</div>
<a id="gad9740aa01729bc9b25e4263cae575e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9740aa01729bc9b25e4263cae575e9d">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_RX_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_RX_HC&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High capacity RX channel type. </p>

</div>
</div>
<a id="gab83df1d58bd8ef7117e3ac02912f56ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83df1d58bd8ef7117e3ac02912f56ec">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_RX_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_RX_UHC&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra high capacity RX channel type. </p>

</div>
</div>
<a id="gaa4d242c03aeacb78757b021a66355b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d242c03aeacb78757b021a66355b31">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_PDMA_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_PDMA_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDMA TX channel type. </p>

</div>
</div>
<a id="gac59d80cb02574e983e17f43f9bf7008e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac59d80cb02574e983e17f43f9bf7008e">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_PDMA_TX_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_PDMA_TX_HC&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High capacity PDMA TX channel type. </p>

</div>
</div>
<a id="ga63ea9b6dc91049022fe0d00df61f7fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63ea9b6dc91049022fe0d00df61f7fd6">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_PDMA_TX_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_PDMA_TX_UHC&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra high capacity PDMA TX channel type. </p>

</div>
</div>
<a id="ga4f0e975d233002f644c24f077c1ebb02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f0e975d233002f644c24f077c1ebb02">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_PDMA_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_PDMA_RX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDMA RX channel type. </p>

</div>
</div>
<a id="ga7648bda0154b4f33692cd184c9f89abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7648bda0154b4f33692cd184c9f89abd">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_PDMA_RX_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_PDMA_RX_HC&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High capacity PDMA RX channel type. </p>

</div>
</div>
<a id="ga8ac1deed9dd3c7976ae4437cd99089f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ac1deed9dd3c7976ae4437cd99089f3">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_PDMA_RX_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_PDMA_RX_UHC&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra high capacity PDMA RX channel type. </p>

</div>
</div>
<a id="gacb30ccca9f2fe09aff8e7376ea32126b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb30ccca9f2fe09aff8e7376ea32126b">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_TX_MAPPED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_TX_MAPPED&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga5c98c6721044671642eeb1565c156e49">UDMA_CH_FLAG_MAPPED</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mapped TX channel. This could be different type of mapped TX channels. See <a class="el" href="udma__soc_8h.html#Udma_MappedTxGrpSoc">Udma_MappedTxGrpSoc</a> for differnt types of SOC specific mapped TX channels. </p>

</div>
</div>
<a id="gad5cd553760c3c41c0c9a310c07fc7751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5cd553760c3c41c0c9a310c07fc7751">&#9670;&nbsp;</a></span>UDMA_CH_TYPE_RX_MAPPED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CH_TYPE_RX_MAPPED&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga5c98c6721044671642eeb1565c156e49">UDMA_CH_FLAG_MAPPED</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mapped RX channel. This could be different type of mapped RX channels. See <a class="el" href="udma__soc_8h.html#Udma_MappedRxGrpSoc">Udma_MappedRxGrpSoc</a> for differnt types of SOC specific mapped RX channels. </p>

</div>
</div>
<a id="ga04bc4e410085f3c398c825b790ad3fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04bc4e410085f3c398c825b790ad3fde">&#9670;&nbsp;</a></span>UDMA_PDMA_ES_8BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_ES_8BITS&#160;&#160;&#160;((uint32_t) 0x00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0299b594ee309990ffc419f035e8f651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0299b594ee309990ffc419f035e8f651">&#9670;&nbsp;</a></span>UDMA_PDMA_ES_16BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_ES_16BITS&#160;&#160;&#160;((uint32_t) 0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga99dd7281585acb0a8b678473e844070a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99dd7281585acb0a8b678473e844070a">&#9670;&nbsp;</a></span>UDMA_PDMA_ES_24BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_ES_24BITS&#160;&#160;&#160;((uint32_t) 0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga93f422b57f0fda32ecf525c8f27a0f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f422b57f0fda32ecf525c8f27a0f75">&#9670;&nbsp;</a></span>UDMA_PDMA_ES_32BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_ES_32BITS&#160;&#160;&#160;((uint32_t) 0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f4dfc65c28e555367b9cdf85cddf98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f4dfc65c28e555367b9cdf85cddf98f">&#9670;&nbsp;</a></span>UDMA_PDMA_ES_64BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_ES_64BITS&#160;&#160;&#160;((uint32_t) 0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac8316c2ad175f63551752d0cebbe7ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8316c2ad175f63551752d0cebbe7ab3">&#9670;&nbsp;</a></span>UDMA_PDMA_ES_DONTCARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_ES_DONTCARE&#160;&#160;&#160;((uint32_t) 0x00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set this for MCAN element size - not applicable. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga04189935a53a4667f0185c4b5b3a69db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04189935a53a4667f0185c4b5b3a69db">&#9670;&nbsp;</a></span>Udma_chOpen()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chOpen </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga3aa612b1bab08e5dd1bf8037f3c268fe">Udma_DrvHandle</a>&#160;</td>
          <td class="paramname"><em>drvHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structUdma__ChPrms.html">Udma_ChPrms</a> *&#160;</td>
          <td class="paramname"><em>chPrms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UDMA open channel. </p>
<p>Opens the UDMA channel based on the channel parameters. This also does the PSILCFG pairing based on the peer thread ID provided.</p>
<p>Requirement: DOX_REQ_TAG(PDK-2578)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">drvHandle</td><td>[IN] UDMA driver handle pointer passed during <a class="el" href="group__DRV__UDMA__API__MODULE.html#gaa74d43a41399e59097b83841f9d627c0" title="UDMA init function.">Udma_init</a> </td></tr>
    <tr><td class="paramname">chHandle</td><td>[IN/OUT] UDMA channel handle. The caller need to allocate memory for this object and pass this pointer to all further APIs. The caller should not change any parameters as this is owned and maintained by the driver. This parameter can't be NULL. </td></tr>
    <tr><td class="paramname">chType</td><td>[IN] UDMA channel type. Refer <a class="el" href="group__DRV__UDMA__CH__MODULE.html#Udma_ChType">Udma_ChType</a>. </td></tr>
    <tr><td class="paramname">chPrms</td><td>[IN] UDMA channel parameters. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga3079e8ee4f38fa3dcfe793621b12862f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3079e8ee4f38fa3dcfe793621b12862f">&#9670;&nbsp;</a></span>Udma_chClose()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chClose </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UDMA close channel. </p>
<p>Closes the UDMA channel and frees all associated resources.</p>
<p>Requirement: DOX_REQ_TAG(PDK-2579)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga68b4996acd14002e3102ff1f6abc7383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b4996acd14002e3102ff1f6abc7383">&#9670;&nbsp;</a></span>Udma_chConfigTx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chConfigTx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structUdma__ChTxPrms.html">Udma_ChTxPrms</a> *&#160;</td>
          <td class="paramname"><em>txPrms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UDMA configure TX channel. </p>
<p>Configures the TX channel parameters. Note: This is applicable only when the channel type is TX</p>
<p>Note: This API can't be called after channel enable.</p>
<p>Requirement: DOX_REQ_TAG(PDK-2580)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL. </td></tr>
    <tr><td class="paramname">txPrms</td><td>[IN] UDMA TX channel parameter. Refer <a class="el" href="structUdma__ChTxPrms.html" title="UDMA TX channel parameters.">Udma_ChTxPrms</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="gae5b6eee4f43c735c507bbb08a91d802f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5b6eee4f43c735c507bbb08a91d802f">&#9670;&nbsp;</a></span>Udma_chConfigRx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chConfigRx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structUdma__ChRxPrms.html">Udma_ChRxPrms</a> *&#160;</td>
          <td class="paramname"><em>rxPrms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UDMA configure RX channel. </p>
<p>Configures the RX channel parameters. Note: This is applicable only when the channel type is RX In case of BCDMA Block Copy, there is no need to configure RX Channel. Therfore the function returns gracefully, without doing anything.</p>
<p>Note: This API can't be called after channel enable.</p>
<p>Requirement: DOX_REQ_TAG(PDK-2581)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL. </td></tr>
    <tr><td class="paramname">rxPrms</td><td>[IN] UDMA RX channel parameter. Refer <a class="el" href="structUdma__ChRxPrms.html" title="UDMA RX channel parameters.">Udma_ChRxPrms</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga048f174dacfc605d85ddc07d4609f853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga048f174dacfc605d85ddc07d4609f853">&#9670;&nbsp;</a></span>Udma_chConfigPdma()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chConfigPdma </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structUdma__ChPdmaPrms.html">Udma_ChPdmaPrms</a> *&#160;</td>
          <td class="paramname"><em>pdmaPrms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UDMA configure PDMA channel (peerChNum as part of <a class="el" href="structUdma__ChPrms.html" title="UDMA channel open parameters.">Udma_ChPrms</a>) paired with the UDMAP channel. </p>
<p>This configures the PDMA channel static X,Y,Z parameters.</p>
<p>Requirement: DOX_REQ_TAG(PDK-2583)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL. </td></tr>
    <tr><td class="paramname">pdmaPrms</td><td>[IN] UDMA RX channel parameter. Refer <a class="el" href="structUdma__ChPdmaPrms.html" title="UDMA PDMA channel Static TR parameters.">Udma_ChPdmaPrms</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="gaa46457c6107e4ecb068725002f99cd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa46457c6107e4ecb068725002f99cd8e">&#9670;&nbsp;</a></span>Udma_chEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UDMA channel enable API. </p>
<p>This function will enable the UDMA channel.</p>
<p>Requirement: DOX_REQ_TAG(PDK-2584)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga63b3a999a4fb5ec1bfd963b1a5eae129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63b3a999a4fb5ec1bfd963b1a5eae129">&#9670;&nbsp;</a></span>Udma_chDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UDMA channel teardown and disable API. </p>
<p>This function will perform the channel teardown and eventually disables the UDMA channel. This initiates the force teardown sequence based on the channel type and wait for teardown to complete gracefully. If the teardown doesn't complete within the timeout provided, then this will initiate a force teardown sequence.</p>
<p>Caution: This API is blocking. Hence cannot be called from ISR context!!</p>
<p>Requirement: DOX_REQ_TAG(PDK-2585)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL. </td></tr>
    <tr><td class="paramname">timeout</td><td>[IN] Timeout in ms. Use <a class="el" href="group__KERNEL__DPL__SYSTEM.html#ga376db5d2fbbc54611736778be8e15431" title="Value to use when needing a timeout of infinity or wait forver until resource is available.">SystemP_WAIT_FOREVER</a> to wait forever.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga48f08b41a000ba359923c10864ef252a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48f08b41a000ba359923c10864ef252a">&#9670;&nbsp;</a></span>Udma_chPause()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chPause </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UDMA channel pause API. </p>
<p>This function will pause the UDMA channel by setting the pause bit of the UDMAP runtime register.</p>
<p>Requirement: DOX_REQ_TAG(PDK-2977)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga54f806931b156cb6c5dfb99e7ac28338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54f806931b156cb6c5dfb99e7ac28338">&#9670;&nbsp;</a></span>Udma_chResume()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chResume </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UDMA channel resume API. </p>
<p>This function will resume the UDMA channel by clearing the pause bit of the UDMAP runtime register.</p>
<p>Requirement: DOX_REQ_TAG(PDK-2977)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga382ee22644d6366731217bcbc669be2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga382ee22644d6366731217bcbc669be2f">&#9670;&nbsp;</a></span>Udma_chGetNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Udma_chGetNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the channel number offset with in a channel type - TX, RX and External (UTC) channel types. </p>
<p>In case of UTC type, this returns the relative offset from the start of UTC it belongs to (and not from the external channel start).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Channel number. Returns <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8ac48612ccfda75b6a16647fa661fd77" title="Macro used to specify that DMA Channel ID is invalid. Used in the API Udma_chOpen.">UDMA_DMA_CH_INVALID</a> for error. </dd></dl>

</div>
</div>
<a id="ga6ded3f9f5d28872dd5b5ee7878fce180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ded3f9f5d28872dd5b5ee7878fce180">&#9670;&nbsp;</a></span>Udma_chGetFqRingHandle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga131c6bfbec0ea6d75fd5639ac788d97e">Udma_RingHandle</a> Udma_chGetFqRingHandle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the default free ring handle of the channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Free ring handle. Returns NULL for error. </dd></dl>

</div>
</div>
<a id="ga2be0940700a082bcff7a463edd5caa55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2be0940700a082bcff7a463edd5caa55">&#9670;&nbsp;</a></span>Udma_chGetCqRingHandle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga131c6bfbec0ea6d75fd5639ac788d97e">Udma_RingHandle</a> Udma_chGetCqRingHandle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the default completion ring handle of the channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Completion ring handle. Returns NULL for error. </dd></dl>

</div>
</div>
<a id="ga0229bd056f9e5a5a71df322690bf848f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0229bd056f9e5a5a71df322690bf848f">&#9670;&nbsp;</a></span>Udma_chGetTdCqRingHandle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga131c6bfbec0ea6d75fd5639ac788d97e">Udma_RingHandle</a> Udma_chGetTdCqRingHandle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the teardown completion ring handle of the channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Teardown completion ring handle. Returns NULL for error. </dd></dl>

</div>
</div>
<a id="gad94fa3b2b2f02cc089fb3788273af1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad94fa3b2b2f02cc089fb3788273af1c9">&#9670;&nbsp;</a></span>Udma_chGetFqRingNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t Udma_chGetFqRingNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the default free ring number to be programmed in descriptor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Free ring number. Returns <a class="el" href="group__DRV__UDMA__RING__MODULE.html#ga754bc85adffb0775377c5f640e59771d" title="Macro used to specify that ring ID is invalid. Used in the API Udma_ringGetNum.">UDMA_RING_INVALID</a> for error. </dd></dl>

</div>
</div>
<a id="ga678ec2dfa44d352fb2e04be0a1f22e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga678ec2dfa44d352fb2e04be0a1f22e01">&#9670;&nbsp;</a></span>Udma_chGetCqRingNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t Udma_chGetCqRingNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the default completion ring number to be programmed in descriptor. </p>
<p>Requirement: DOX_REQ_TAG(PDK-2586)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Completion ring number. Returns <a class="el" href="group__DRV__UDMA__RING__MODULE.html#ga754bc85adffb0775377c5f640e59771d" title="Macro used to specify that ring ID is invalid. Used in the API Udma_ringGetNum.">UDMA_RING_INVALID</a> for error. </dd></dl>

</div>
</div>
<a id="gad21c8db4d345928c718e4b14a19a0607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad21c8db4d345928c718e4b14a19a0607">&#9670;&nbsp;</a></span>Udma_chGetDefaultFlowHandle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga099fdefbeebeb13ae4c0fc4e1e9f3121">Udma_FlowHandle</a> Udma_chGetDefaultFlowHandle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the default flow handle of the RX channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Default flow handle. Returns NULL for error. </dd></dl>

</div>
</div>
<a id="gaba1d9455f17d5ed0fcd2207b71c88892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba1d9455f17d5ed0fcd2207b71c88892">&#9670;&nbsp;</a></span>Udma_chGetTriggerEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Udma_chGetTriggerEvent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigger</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the global trigger event for the channel. </p>
<p>This function will return the appropriate global 0/1 trigger event for the channel.</p>
<p>Notes: Trigger is not supported for external channels and the function will return <a class="el" href="group__DRV__UDMA__EVENT__MODULE.html#ga7c5b7097170f69991a8916ccd6638727" title="Macro used to specify that event ID is invalid.">UDMA_EVENT_INVALID</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
    <tr><td class="paramname">trigger</td><td>[IN] Global0 or Global 1 Trigger - refer <a class="el" href="group__CSL__UDMAP__TR.html#CSL_UdmapTrFlagsTrigger">CSL_UdmapTrFlagsTrigger</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Global trigger event </dd></dl>

</div>
</div>
<a id="ga2bd815cba0d52ba69b95c07d35751034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bd815cba0d52ba69b95c07d35751034">&#9670;&nbsp;</a></span>Udma_chGetSwTriggerRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* Udma_chGetSwTriggerRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the software trigger register address for the channel. </p>
<p>This function will return the appropriate SW trigger register. Incase of UDMAP channels, it returns the 32-bit TX SWTRIG register address. Incase of DRU channels, it returns the 64-bit DRU CHRT_SWTRIG register address.</p>
<p>Notes: SW trigger is not supported for RX channels. Incase of TX channels, only global trigger 0 is supported. Incase of DRU channels, global trigger 0/1 and local events are supported.</p>
<p>Requirement: DOX_REQ_TAG(PDK-2594)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SW trigger register address </dd></dl>

</div>
</div>
<a id="ga59568ff4ed70589e691d349a38398960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59568ff4ed70589e691d349a38398960">&#9670;&nbsp;</a></span>Udma_chSetSwTrigger()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chSetSwTrigger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigger</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the software trigger register based on the trigger mode provided. </p>
<p>This function will set the appropriate SW trigger register. Incase of UDMAP channels, it will set in the TX SWTRIG register. Incase of DRU channels, it will set in the DRU CHRT_SWTRIG register.</p>
<p>Notes: SW trigger is not supported for RX channels. Incase of TX channels, only global trigger 0 is supported. Incase of DRU channels, global trigger 0/1 and local events are supported.</p>
<p>Requirement: DOX_REQ_TAG(PDK-2594)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL. </td></tr>
    <tr><td class="paramname">trigger</td><td>[IN] Global0 or Global 1 Trigger - refer <a class="el" href="group__CSL__UDMAP__TR.html#CSL_UdmapTrFlagsTrigger">CSL_UdmapTrFlagsTrigger</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga4dd55c588d3db8cf0512b0a76def8273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dd55c588d3db8cf0512b0a76def8273">&#9670;&nbsp;</a></span>Udma_chSetChaining()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chSetChaining </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>triggerChHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chainedChHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigger</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Chains the trigger channel with the chained channel. </p>
<p>This programs the trigger channel TR event register (OES) to the global trigger (0 or 1) event of the chained channel.</p>
<p>Once this is done, the application should set the TR trigger (0 or 1) of the trigger channel while submitting TR to the trigger channel. Based on the trigger type (full, ICNT0, INCT1, ICNT3), the trigger channel will trigger the "chained" channel through the channel OES.</p>
<p>Note: Only global0 and global1 triggers are supported.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">triggerChHandle</td><td>[IN] UDMA channel handle which triggers the chain. This parameter can't be NULL. </td></tr>
    <tr><td class="paramname">chainedChHandle</td><td>[IN] UDMA channel handle which gets triggered. This parameter can't be NULL. </td></tr>
    <tr><td class="paramname">trigger</td><td>[IN] Global0 or Global 1 Trigger - refer <a class="el" href="group__CSL__UDMAP__TR.html#CSL_UdmapTrFlagsTrigger">CSL_UdmapTrFlagsTrigger</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga4fb68da2d9ea39a9c3eb606006c5e8d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fb68da2d9ea39a9c3eb606006c5e8d2">&#9670;&nbsp;</a></span>Udma_chBreakChaining()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chBreakChaining </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>triggerChHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chainedChHandle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Breaks the chaining by resetting the trigger channel's OES. </p>
<p>Note: Only global0 and global1 triggers are supported.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">triggerChHandle</td><td>[IN] UDMA channel handle which triggers the chain. This parameter can't be NULL. </td></tr>
    <tr><td class="paramname">chainedChHandle</td><td>[IN] UDMA channel handle which gets triggered. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga33d5930becda0e3e44a553d4882d8464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33d5930becda0e3e44a553d4882d8464">&#9670;&nbsp;</a></span>UdmaChPrms_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UdmaChPrms_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structUdma__ChPrms.html">Udma_ChPrms</a> *&#160;</td>
          <td class="paramname"><em>chPrms</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structUdma__ChPrms.html" title="UDMA channel open parameters.">Udma_ChPrms</a> structure init function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chPrms</td><td>[IN] Pointer to <a class="el" href="structUdma__ChPrms.html" title="UDMA channel open parameters.">Udma_ChPrms</a> structure. </td></tr>
    <tr><td class="paramname">chType</td><td>[IN] UDMA channel type. Refer <a class="el" href="group__DRV__UDMA__CH__MODULE.html#Udma_ChType">Udma_ChType</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab9eea06412416f9ae2f06a34728e8af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9eea06412416f9ae2f06a34728e8af4">&#9670;&nbsp;</a></span>UdmaChTxPrms_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UdmaChTxPrms_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structUdma__ChTxPrms.html">Udma_ChTxPrms</a> *&#160;</td>
          <td class="paramname"><em>txPrms</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structUdma__ChTxPrms.html" title="UDMA TX channel parameters.">Udma_ChTxPrms</a> structure init function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txPrms</td><td>[IN] Pointer to <a class="el" href="structUdma__ChTxPrms.html" title="UDMA TX channel parameters.">Udma_ChTxPrms</a> structure. </td></tr>
    <tr><td class="paramname">chType</td><td>[IN] UDMA channel type. Refer <a class="el" href="group__DRV__UDMA__CH__MODULE.html#Udma_ChType">Udma_ChType</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae44801fd807a9ebec9a5d3f494e52401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae44801fd807a9ebec9a5d3f494e52401">&#9670;&nbsp;</a></span>UdmaChRxPrms_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UdmaChRxPrms_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structUdma__ChRxPrms.html">Udma_ChRxPrms</a> *&#160;</td>
          <td class="paramname"><em>rxPrms</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structUdma__ChRxPrms.html" title="UDMA RX channel parameters.">Udma_ChRxPrms</a> structure init function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rxPrms</td><td>[IN] Pointer to <a class="el" href="structUdma__ChRxPrms.html" title="UDMA RX channel parameters.">Udma_ChRxPrms</a> structure. </td></tr>
    <tr><td class="paramname">chType</td><td>[IN] UDMA channel type. Refer <a class="el" href="group__DRV__UDMA__CH__MODULE.html#Udma_ChType">Udma_ChType</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga009e552abe9d8ebb0d7f925d1b018fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga009e552abe9d8ebb0d7f925d1b018fce">&#9670;&nbsp;</a></span>UdmaChPdmaPrms_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UdmaChPdmaPrms_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structUdma__ChPdmaPrms.html">Udma_ChPdmaPrms</a> *&#160;</td>
          <td class="paramname"><em>pdmaPrms</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structUdma__ChPdmaPrms.html" title="UDMA PDMA channel Static TR parameters.">Udma_ChPdmaPrms</a> structure init function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pdmaPrms</td><td>[IN] Pointer to <a class="el" href="structUdma__ChPdmaPrms.html" title="UDMA PDMA channel Static TR parameters.">Udma_ChPdmaPrms</a> structure. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga184be1214f14a2b97deeef414c366d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga184be1214f14a2b97deeef414c366d06">&#9670;&nbsp;</a></span>Udma_chGetStats()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Udma_chGetStats </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a>&#160;</td>
          <td class="paramname"><em>chHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structUdma__ChStats.html">Udma_ChStats</a> *&#160;</td>
          <td class="paramname"><em>chStats</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get real-time channel statistics. </p>
<p>Requirement: PRSDK-5609</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chHandle</td><td>[IN] UDMA channel handle. This parameter can't be NULL. </td></tr>
    <tr><td class="paramname">chStats</td><td>[IN] Pointer to <a class="el" href="structUdma__ChStats.html" title="UDMA channel statistics.">Udma_ChStats</a>. This parameter can't be NULL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#Udma_ErrorCodes">Udma_ErrorCodes</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__DRV__UDMA__CH__MODULE_html_ga0bae848493209f277ef272eaf35cc2f6"><div class="ttname"><a href="group__DRV__UDMA__CH__MODULE.html#ga0bae848493209f277ef272eaf35cc2f6">UDMA_CH_FLAG_BLK_COPY</a></div><div class="ttdeci">#define UDMA_CH_FLAG_BLK_COPY</div><div class="ttdoc">Block copy mode channel flag.</div><div class="ttdef"><b>Definition:</b> udma_ch.h:103</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
