$date
	Sun May  2 14:29:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module blinker_test $end
$scope module blinker_1 $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 # led $end
$var reg 16 $ counter [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
x"
1!
$end
#5000
0!
#10000
1!
#15000
0!
#20000
1!
#25000
0!
#30000
1!
#35000
0!
#40000
1!
#45000
0!
#50000
1!
#55000
0!
#60000
1!
#65000
0!
#70000
1!
#75000
0!
#80000
1!
#85000
0!
#90000
1!
#95000
0!
#100000
1!
#105000
0!
#110000
1!
#115000
0!
#120000
1!
#125000
0!
#130000
1!
#135000
0!
#140000
1!
#145000
0!
#150000
1!
#155000
0!
#160000
1!
#165000
0!
#170000
1!
#175000
0!
#180000
1!
#185000
0!
#190000
1!
