<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TARGETC Prototype IP Component: arch_imp Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TARGETC Prototype IP Component
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype.html">TARGETC_IP_Prototype</a></li><li class="navelem"><a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html">arch_imp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">arch_imp Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>architecture definition of <a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype.html" title="Entity declaration for TARGETC_IP_Prototype .">TARGETC_IP_Prototype</a>  
 <a href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr><td colspan="2"><div class="groupHeader">Ports of Axi Slave Bus Interface TC_AXI</div></td></tr>
<tr class="memitem:a08ffb4cf26068e1c2834de7f08ecaabd"><td class="memItemLeft" align="right" valign="top"><a id="a08ffb4cf26068e1c2834de7f08ecaabd"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a08ffb4cf26068e1c2834de7f08ecaabd">TC_ClockManagement</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_t_c___clock_management.html">&lt;Entity TC_ClockManagement&gt; </a></em></td></tr>
<tr class="memdesc:a08ffb4cf26068e1c2834de7f08ecaabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Management for the different CLK needed inside the ASIC. <br /></td></tr>
<tr class="memitem:a9f92e5e047f8f933a02570af817d75a7"><td class="memItemLeft" align="right" valign="top"><a id="a9f92e5e047f8f933a02570af817d75a7"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a9f92e5e047f8f933a02570af817d75a7">TC_Control</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_t_c___control.html">&lt;Entity TC_Control&gt; </a></em></td></tr>
<tr class="memdesc:a9f92e5e047f8f933a02570af817d75a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication with PS side through AXI Lite and Control Signals. <br /></td></tr>
<tr class="memitem:a467ef3494fde393512e224f31849d2e2"><td class="memItemLeft" align="right" valign="top"><a id="a467ef3494fde393512e224f31849d2e2"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a467ef3494fde393512e224f31849d2e2">TARGETX_DAC_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_t_a_r_g_e_t_x___d_a_c___c_o_n_t_r_o_l.html">&lt;Entity TARGETX_DAC_CONTROL&gt; </a></em></td></tr>
<tr class="memdesc:a467ef3494fde393512e224f31849d2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register Communication between FPGA and ASIC. <br /></td></tr>
<tr class="memitem:aa14e4caf46790e77cb46f143bc53ef4b"><td class="memItemLeft" align="right" valign="top"><a id="aa14e4caf46790e77cb46f143bc53ef4b"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#aa14e4caf46790e77cb46f143bc53ef4b">TARGETC_SamplingStorage</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_t_a_r_g_e_t_c___sampling_storage.html">&lt;Entity TARGETC_SamplingStorage&gt; </a></em></td></tr>
<tr class="memdesc:aa14e4caf46790e77cb46f143bc53ef4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling and Storage Control Component. <br /></td></tr>
<tr class="memitem:ae61bc55ef1e39af6c4271f26a11bd29f"><td class="memItemLeft" align="right" valign="top"><a id="ae61bc55ef1e39af6c4271f26a11bd29f"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#ae61bc55ef1e39af6c4271f26a11bd29f">IBUFDS</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memdesc:ae61bc55ef1e39af6c4271f26a11bd29f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input LVDS_25 Buffer to single ended signal. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr><td colspan="2"><div class="groupHeader">Ports of Axi Slave Bus Interface TC_AXI</div></td></tr>
<tr class="memitem:a82c1ca4a37db81f7dae08ca85fda30fb"><td class="memItemLeft" align="right" valign="top"><a id="a82c1ca4a37db81f7dae08ca85fda30fb"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a82c1ca4a37db81f7dae08ca85fda30fb">SCLK_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a82c1ca4a37db81f7dae08ca85fda30fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal Clock signals (intl) <br /></td></tr>
<tr class="memitem:a01aeb7d85d20fea2f6ff15c769d6d3f5"><td class="memItemLeft" align="right" valign="top"><a id="a01aeb7d85d20fea2f6ff15c769d6d3f5"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a01aeb7d85d20fea2f6ff15c769d6d3f5">HSCLK_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7005411a0daa2630a78d3e1d38beea33"><td class="memItemLeft" align="right" valign="top"><a id="a7005411a0daa2630a78d3e1d38beea33"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a7005411a0daa2630a78d3e1d38beea33">HSCLK_dif</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab4a0a3262920a541d22652f5335f936c"><td class="memItemLeft" align="right" valign="top"><a id="ab4a0a3262920a541d22652f5335f936c"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#ab4a0a3262920a541d22652f5335f936c">WL_CLK_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a175927777bece86feaf80670e1a616ea"><td class="memItemLeft" align="right" valign="top"><a id="a175927777bece86feaf80670e1a616ea"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a175927777bece86feaf80670e1a616ea">RDAD_CLK_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a83ece99b069e2f0daf02519291323973"><td class="memItemLeft" align="right" valign="top"><a id="a83ece99b069e2f0daf02519291323973"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a83ece99b069e2f0daf02519291323973">SSTIN_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1517e5dcef4637f2a30e02fa9a2607e3"><td class="memItemLeft" align="right" valign="top"><a id="a1517e5dcef4637f2a30e02fa9a2607e3"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a1517e5dcef4637f2a30e02fa9a2607e3">ClockBus_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">T_ClockBus</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1517e5dcef4637f2a30e02fa9a2607e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">internal clock signal <br /></td></tr>
<tr class="memitem:a39b516ae8814da40b6f404961ce883da"><td class="memItemLeft" align="right" valign="top"><a id="a39b516ae8814da40b6f404961ce883da"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a39b516ae8814da40b6f404961ce883da">CtrlBusIn_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">T_CtrlBus_IxMS_Intl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a94ac0c286a25ea1e95c5fbcfec9ef831"><td class="memItemLeft" align="right" valign="top"><a id="a94ac0c286a25ea1e95c5fbcfec9ef831"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a94ac0c286a25ea1e95c5fbcfec9ef831">CtrlBusOut_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">T_CtrlBus_OxMS_Intl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a77716581a2314783136f7397b36cafb7"><td class="memItemLeft" align="right" valign="top"><a id="a77716581a2314783136f7397b36cafb7"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a77716581a2314783136f7397b36cafb7">WR_CS_S_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac014f31462aecef0869557c1dadc5a70"><td class="memItemLeft" align="right" valign="top"><a id="ac014f31462aecef0869557c1dadc5a70"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#ac014f31462aecef0869557c1dadc5a70">WR_RS_S_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3447351bc0fec1d3b88a96aec7aaf248"><td class="memItemLeft" align="right" valign="top"><a id="a3447351bc0fec1d3b88a96aec7aaf248"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a3447351bc0fec1d3b88a96aec7aaf248">tc_axi_intr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aba081a84b6a2716cba32e42ac8aeb1f4"><td class="memItemLeft" align="right" valign="top"><a id="aba081a84b6a2716cba32e42ac8aeb1f4"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#aba081a84b6a2716cba32e42ac8aeb1f4">test</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ac968eb73c802e7bc2044d395942c55d3"><td class="memItemLeft" align="right" valign="top"><a id="ac968eb73c802e7bc2044d395942c55d3"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#ac968eb73c802e7bc2044d395942c55d3">tc_clockmgmt_inst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TC_ClockManagement</b>  <em><a class="el" href="class_t_c___clock_management.html">&lt;Entity TC_ClockManagement&gt;</a></em></td></tr>
<tr class="memitem:a12cf164b05667f278031d089cf820535"><td class="memItemLeft" align="right" valign="top"><a id="a12cf164b05667f278031d089cf820535"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a12cf164b05667f278031d089cf820535">tc_control_inst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TC_Control</b>  <em><a class="el" href="class_t_c___control.html">&lt;Entity TC_Control&gt;</a></em></td></tr>
<tr class="memitem:ae3ce1b37429d1df44569298cb8319cc7"><td class="memItemLeft" align="right" valign="top"><a id="ae3ce1b37429d1df44569298cb8319cc7"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#ae3ce1b37429d1df44569298cb8319cc7">tc_serialregctrl_inst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TARGETX_DAC_CONTROL</b>  <em><a class="el" href="class_t_a_r_g_e_t_x___d_a_c___c_o_n_t_r_o_l.html">&lt;Entity TARGETX_DAC_CONTROL&gt;</a></em></td></tr>
<tr class="memitem:a59b33fc2f449d98092c33b5c0bfcae0e"><td class="memItemLeft" align="right" valign="top"><a id="a59b33fc2f449d98092c33b5c0bfcae0e"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a59b33fc2f449d98092c33b5c0bfcae0e">tc_samstodig_inst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TARGETC_SamplingStorage</b>  <em><a class="el" href="class_t_a_r_g_e_t_c___sampling_storage.html">&lt;Entity TARGETC_SamplingStorage&gt;</a></em></td></tr>
<tr class="memitem:a3d23e46af3afcc1fb73579ad3b88dbd8"><td class="memItemLeft" align="right" valign="top"><a id="a3d23e46af3afcc1fb73579ad3b88dbd8"></a>
<a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype_1_1arch__imp.html#a3d23e46af3afcc1fb73579ad3b88dbd8">ibufds_montiming</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>ibufds</b>  </td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p class="">architecture definition of <a class="el" href="class_t_a_r_g_e_t_c___i_p___prototype.html" title="Entity declaration for TARGETC_IP_Prototype .">TARGETC_IP_Prototype</a> </p>
</div><hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/jonathan/VivadoProjects/00_WATCHMANN/TARGETC_Prototype/hw/user_ip/TARGETC_1.0/hdl/<a class="el" href="_t_a_r_g_e_t_c___t_o_p_l_e_v_e_l_8vhd.html">TARGETC_TOPLEVEL.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
