#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Jan 30 19:28:33 2022
# Process ID: 6816
# Current directory: C:/Users/vicpt/Documents/GitHub/proyect/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23920 C:\Users\vicpt\Documents\GitHub\proyect\final_project\final_project.xpr
# Log file: C:/Users/vicpt/Documents/GitHub/proyect/final_project/vivado.log
# Journal file: C:/Users/vicpt/Documents/GitHub/proyect/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.xpr
INFO: [Project 1-313] Project file moved from 'D:/bibliotecas/desktop/DSED/proyectoDSED/final_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 791.355 ; gain = 85.453
set_property top dsed_audio [current_fileset]
reset_run blk_mem_gen_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 19:30:10 2022] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1/runme.log
[Sun Jan 30 19:30:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 19:34:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C6E7A
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4C6E7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C6E7A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A4C6E7A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw
close [ open C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/ram_mem.vhd w ]
add_files C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/ram_mem.vhd
set_property top ram_mem [current_fileset]
set_property top blk_mem_gen_0_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_mem_gen_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj blk_mem_gen_0_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj blk_mem_gen_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/en_4_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/controlador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/ram_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/imports/new/FSMD_microphone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/new/pwm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/new/en_4_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/new/audio_interface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/new/controlador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/new/blk_mem_gen_0_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/imports/new/fir_filter_tb2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/imports/new/fir_filter_tb3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/imports/new/fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto dc65d89264f549749ebd2bbe899d4bf5 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_tb_behav xil_defaultlib.blk_mem_gen_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_0_tb
Built simulation snapshot blk_mem_gen_0_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.sim/sim_1/behav/xsim.dir/blk_mem_gen_0_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 30 20:55:44 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "blk_mem_gen_0_tb_behav -key {Behavioral:sim_1:Functional:blk_mem_gen_0_tb} -tclbatch {blk_mem_gen_0_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source blk_mem_gen_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
Block Memory Generator module blk_mem_gen_0_tb.UUT_ram.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blk_mem_gen_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1023.078 ; gain = 0.000
remove_files  C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/ram_mem.vhd
file delete -force C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/ram_mem.vhd
set_property top dsed_audio [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 21:17:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1/runme.log
[Sun Jan 30 21:17:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 21:19:51 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C6E7A
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C6E7A
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Desktop/DSED_G04/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 23:13:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1/runme.log
[Sun Jan 30 23:13:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 23:16:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C6E7A
set_property PROGRAM.FILE {C:\Users\vicpt\Desktop\DSED_G04\dsed_audio.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 23:20:28 2022] Launched synth_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1/runme.log
[Sun Jan 30 23:20:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 23:23:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Desktop/DSED_G04/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 23:29:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1/runme.log
[Sun Jan 30 23:29:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 23:31:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 23:34:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/synth_1/runme.log
[Sun Jan 30 23:34:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sun Jan 30 23:38:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Desktop/DSED_G04/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Downloads/DSED16_1/controlador.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 30 23:54:17 2022...
