" idebus=%d"	,	L_15
orig_video_ega_bx	,	V_36
"IOCU OPERATION DISABLED BY SWITCH - DEFAULTING TO SW IO COHERENCY\n"	,	L_7
"Enabled Bonito debug mode\n"	,	L_18
SMSC_CONFIG_REG	,	V_2
ioport_resource	,	V_46
MIPS_REVISION_SCON_BONITO	,	V_11
pr_warn	,	F_15
orig_y	,	V_30
orig_x	,	V_29
CONFIG_VGA_CONSOLE	,	V_48
orig_video_page	,	V_32
orig_video_isVGA	,	V_39
"WARNING: IDE timing calculations will be incorrect\n"	,	L_16
defined	,	F_26
jmpr_p	,	V_21
ARRAY_SIZE	,	F_21
argptr	,	V_27
"debug"	,	L_17
panic	,	F_11
orig_video_mode	,	V_33
"MIPS Malta"	,	L_1
orig_video_points	,	V_41
SMSC_CONFIG_DEVNUM	,	V_3
BONITO_BONGENCFG	,	V_42
"Hardware DMA cache coherency disabled\n"	,	L_8
pci_clock_check	,	F_12
BONITO_PCIMEMBASECFG_MEMBASE1_CACHED	,	V_18
CONFIG_BLK_DEV_FD	,	F_25
gcmp_niocu	,	F_7
CONFIG_DMA_COHERENT	,	F_18
BONITO_PCIMEMBASECFG	,	V_16
"CMP IOCU detected\n"	,	L_6
malta_be_init	,	V_50
BONITO_PCICACHECTRL_CPUCOH_EN	,	V_14
"Enabled Bonito IOBC coherency\n"	,	L_5
mips_pcibios_init	,	F_20
pr_crit	,	F_8
malta_be_handler	,	V_52
__raw_readl	,	F_14
pr_info	,	F_5
coherentio	,	V_20
i	,	V_44
"Hardware DMA cache coherency not supported!"	,	L_12
BONITO_PCICACHECTRL_CPUCOH_PRES	,	V_13
get_system_type	,	F_1
orig_video_cols	,	V_34
SMSC_CONFIG_ENTER	,	V_1
"Hardware DMA cache coherency not supported"	,	L_19
__init	,	T_1
standard_io_resources	,	V_45
supported	,	V_9
CONFIG_BLK_DEV_IDE	,	F_24
orig_video_lines	,	V_38
"Hardware DMA cache coherency unsupported, but enabled from command line!\n"	,	L_10
__iomem	,	T_2
unused2	,	V_35
unused3	,	V_37
__initconst	,	V_25
board_be_init	,	V_49
BONITO_PCICACHECTRL	,	V_12
"Software DMA cache coherency enabled\n"	,	L_11
bonito_quirks_setup	,	F_17
plat_mem_setup	,	F_19
hw_coherentio	,	V_19
pciclock	,	V_26
"Disabled Bonito IOBC coherency\n"	,	L_4
ioremap	,	F_13
jmpr	,	V_23
SMSC_CONFIG_ACTIVATE_ENABLE	,	V_7
"Enabled Bonito CPU coherency\n"	,	L_2
fw_getcmdline	,	F_6
plat_enable_iocoherency	,	F_4
BONITO_PCICACHECTRL_IOBCCOH_EN	,	V_15
request_resource	,	F_22
screen_info	,	V_28
ext_mem_k	,	V_31
SMSC_CONFIG_DEVNUM_FLOPPY	,	V_4
board_be_handler	,	V_51
fd_activate	,	F_2
"Hardware DMA cache coherency enabled\n"	,	L_9
screen_info_setup	,	F_16
VIDEO_TYPE_VGAC	,	V_40
SMSC_WRITE	,	F_3
SMSC_DATA_REG	,	V_5
SMSC_CONFIG_ACTIVATE	,	V_6
"WARNING: PCI clock is %dMHz, setting idebus\n"	,	L_14
enable_dma	,	F_23
SMSC_CONFIG_EXIT	,	V_8
BONITO_PCIMEMBASECFG_MEMBASE0_CACHED	,	V_17
"idebus="	,	L_13
mips_revision_sconid	,	V_10
pciclocks	,	V_24
CONFIG_DMA_NONCOHERENT	,	F_10
"iobcuncached"	,	L_3
MALTA_JMPRS_REG	,	V_22
plat_setup_iocoherency	,	F_9
CONFIG_VT	,	V_47
BONITO_BONGENCFG_DEBUGMODE	,	V_43
