-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--cntr[24] is cntr[24]
--register power-up is low

cntr[24] = DFFEAS(A1L2, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L2 is Add0~1
A1L2_adder_eqn = ( cntr[24] ) + ( GND ) + ( A1L7 );
A1L2 = SUM(A1L2_adder_eqn);


--PC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

PC1_W_alu_result[5] = DFFEAS(PC1L316, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

PC1_W_alu_result[4] = DFFEAS(PC1L315, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

PC1_W_alu_result[6] = DFFEAS(PC1L317, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

PC1_W_alu_result[7] = DFFEAS(PC1L318, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

PC1_W_alu_result[8] = DFFEAS(PC1L319, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

PC1_W_alu_result[9] = DFFEAS(PC1L320, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

PC1_W_alu_result[10] = DFFEAS(PC1L321, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

PC1_W_alu_result[11] = DFFEAS(PC1L322, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

PC1_W_alu_result[12] = DFFEAS(PC1L323, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

PC1_W_alu_result[13] = DFFEAS(PC1L324, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

PC1_W_alu_result[14] = DFFEAS(PC1L325, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

PC1_W_alu_result[15] = DFFEAS(PC1L326, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

PC1_W_alu_result[16] = DFFEAS(PC1L327, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

PC1_W_alu_result[3] = DFFEAS(PC1L314, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

PC1_W_alu_result[2] = DFFEAS(PC1L313, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--AB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

AB1_td_shift[0] = AMPP_FUNCTION(A1L136, AB1L69, !A1L128, !A1L134, AB1L57);


--LD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

LD1_sr[1] = DFFEAS(LD1L57, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--A1L6 is Add0~5
A1L6_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add0~6
A1L7_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L7 = CARRY(A1L7_adder_eqn);


--VC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[0]_PORT_A_data_in = PC1L798;
VC2_q_b[0]_PORT_A_data_in_reg = DFFE(VC2_q_b[0]_PORT_A_data_in, VC2_q_b[0]_clock_0, , , );
VC2_q_b[0]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[0]_PORT_A_address_reg = DFFE(VC2_q_b[0]_PORT_A_address, VC2_q_b[0]_clock_0, , , );
VC2_q_b[0]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[0]_PORT_B_address_reg = DFFE(VC2_q_b[0]_PORT_B_address, VC2_q_b[0]_clock_1, , , );
VC2_q_b[0]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[0]_PORT_A_write_enable_reg = DFFE(VC2_q_b[0]_PORT_A_write_enable, VC2_q_b[0]_clock_0, , , );
VC2_q_b[0]_PORT_B_read_enable = VCC;
VC2_q_b[0]_PORT_B_read_enable_reg = DFFE(VC2_q_b[0]_PORT_B_read_enable, VC2_q_b[0]_clock_1, , , );
VC2_q_b[0]_clock_0 = CLOCK_50;
VC2_q_b[0]_clock_1 = CLOCK_50;
VC2_q_b[0]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[0]_PORT_B_data_out = MEMORY(VC2_q_b[0]_PORT_A_data_in_reg, , VC2_q_b[0]_PORT_A_address_reg, VC2_q_b[0]_PORT_B_address_reg, VC2_q_b[0]_PORT_A_write_enable_reg, , , VC2_q_b[0]_PORT_B_read_enable_reg, , , VC2_q_b[0]_clock_0, VC2_q_b[0]_clock_1, VC2_q_b[0]_clock_enable_0, , , , , );
VC2_q_b[0] = VC2_q_b[0]_PORT_B_data_out[0];


--PC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

PC1_E_shift_rot_result[5] = DFFEAS(PC1L437, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[5],  ,  , PC1_E_new_inst);


--PC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

PC1_E_src2[5] = DFFEAS(PC1_D_iw[11], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[5],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
PC1L62_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[5]) ) + ( PC1_E_src1[5] ) + ( PC1L67 );
PC1L62 = SUM(PC1L62_adder_eqn);

--PC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
PC1L63_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[5]) ) + ( PC1_E_src1[5] ) + ( PC1L67 );
PC1L63 = CARRY(PC1L63_adder_eqn);


--PC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

PC1_E_shift_rot_result[4] = DFFEAS(PC1L436, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[4],  ,  , PC1_E_new_inst);


--PC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
PC1L66_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[4]) ) + ( PC1_E_src1[4] ) + ( PC1L115 );
PC1L66 = SUM(PC1L66_adder_eqn);

--PC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
PC1L67_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[4]) ) + ( PC1_E_src1[4] ) + ( PC1L115 );
PC1L67 = CARRY(PC1L67_adder_eqn);


--PC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

PC1_E_shift_rot_result[6] = DFFEAS(PC1L438, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[6],  ,  , PC1_E_new_inst);


--PC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

PC1_E_src2[6] = DFFEAS(PC1_D_iw[12], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[6],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
PC1L70_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[6]) ) + ( PC1_E_src1[6] ) + ( PC1L63 );
PC1L70 = SUM(PC1L70_adder_eqn);

--PC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
PC1L71_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[6]) ) + ( PC1_E_src1[6] ) + ( PC1L63 );
PC1L71 = CARRY(PC1L71_adder_eqn);


--PC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

PC1_E_shift_rot_result[7] = DFFEAS(PC1L439, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[7],  ,  , PC1_E_new_inst);


--PC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

PC1_E_src2[7] = DFFEAS(PC1_D_iw[13], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[7],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
PC1L74_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[7]) ) + ( PC1_E_src1[7] ) + ( PC1L71 );
PC1L74 = SUM(PC1L74_adder_eqn);

--PC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
PC1L75_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[7]) ) + ( PC1_E_src1[7] ) + ( PC1L71 );
PC1L75 = CARRY(PC1L75_adder_eqn);


--PC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

PC1_E_shift_rot_result[8] = DFFEAS(PC1L440, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[8],  ,  , PC1_E_new_inst);


--PC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

PC1_E_src2[8] = DFFEAS(PC1_D_iw[14], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[8],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
PC1L78_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[8]) ) + ( PC1_E_src1[8] ) + ( PC1L75 );
PC1L78 = SUM(PC1L78_adder_eqn);

--PC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
PC1L79_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[8]) ) + ( PC1_E_src1[8] ) + ( PC1L75 );
PC1L79 = CARRY(PC1L79_adder_eqn);


--PC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

PC1_E_shift_rot_result[9] = DFFEAS(PC1L441, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[9],  ,  , PC1_E_new_inst);


--PC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

PC1_E_src2[9] = DFFEAS(PC1_D_iw[15], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[9],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
PC1L82_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[9]) ) + ( PC1_E_src1[9] ) + ( PC1L79 );
PC1L82 = SUM(PC1L82_adder_eqn);

--PC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
PC1L83_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[9]) ) + ( PC1_E_src1[9] ) + ( PC1L79 );
PC1L83 = CARRY(PC1L83_adder_eqn);


--PC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

PC1_E_shift_rot_result[10] = DFFEAS(PC1L442, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[10],  ,  , PC1_E_new_inst);


--PC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

PC1_E_src2[10] = DFFEAS(PC1_D_iw[16], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[10],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
PC1L86_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[10]) ) + ( PC1_E_src1[10] ) + ( PC1L83 );
PC1L86 = SUM(PC1L86_adder_eqn);

--PC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
PC1L87_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[10]) ) + ( PC1_E_src1[10] ) + ( PC1L83 );
PC1L87 = CARRY(PC1L87_adder_eqn);


--PC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

PC1_E_shift_rot_result[11] = DFFEAS(PC1L443, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[11],  ,  , PC1_E_new_inst);


--PC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

PC1_E_src2[11] = DFFEAS(PC1_D_iw[17], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[11],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
PC1L90_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[11]) ) + ( PC1_E_src1[11] ) + ( PC1L87 );
PC1L90 = SUM(PC1L90_adder_eqn);

--PC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
PC1L91_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[11]) ) + ( PC1_E_src1[11] ) + ( PC1L87 );
PC1L91 = CARRY(PC1L91_adder_eqn);


--PC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

PC1_E_shift_rot_result[12] = DFFEAS(PC1L444, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[12],  ,  , PC1_E_new_inst);


--PC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

PC1_E_src2[12] = DFFEAS(PC1_D_iw[18], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[12],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
PC1L94_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[12]) ) + ( PC1_E_src1[12] ) + ( PC1L91 );
PC1L94 = SUM(PC1L94_adder_eqn);

--PC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
PC1L95_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[12]) ) + ( PC1_E_src1[12] ) + ( PC1L91 );
PC1L95 = CARRY(PC1L95_adder_eqn);


--PC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

PC1_E_shift_rot_result[13] = DFFEAS(PC1L445, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[13],  ,  , PC1_E_new_inst);


--PC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

PC1_E_src2[13] = DFFEAS(PC1_D_iw[19], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[13],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
PC1L98_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[13]) ) + ( PC1_E_src1[13] ) + ( PC1L95 );
PC1L98 = SUM(PC1L98_adder_eqn);

--PC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
PC1L99_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[13]) ) + ( PC1_E_src1[13] ) + ( PC1L95 );
PC1L99 = CARRY(PC1L99_adder_eqn);


--PC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

PC1_E_shift_rot_result[14] = DFFEAS(PC1L446, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[14],  ,  , PC1_E_new_inst);


--PC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

PC1_E_src2[14] = DFFEAS(PC1_D_iw[20], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[14],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
PC1L102_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[14]) ) + ( PC1_E_src1[14] ) + ( PC1L99 );
PC1L102 = SUM(PC1L102_adder_eqn);

--PC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
PC1L103_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[14]) ) + ( PC1_E_src1[14] ) + ( PC1L99 );
PC1L103 = CARRY(PC1L103_adder_eqn);


--PC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

PC1_E_shift_rot_result[15] = DFFEAS(PC1L447, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[15],  ,  , PC1_E_new_inst);


--PC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

PC1_E_src2[15] = DFFEAS(PC1_D_iw[21], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[15],  , PC1L511, !PC1_R_src2_use_imm);


--PC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
PC1L106_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[15]) ) + ( PC1_E_src1[15] ) + ( PC1L103 );
PC1L106 = SUM(PC1L106_adder_eqn);

--PC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
PC1L107_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[15]) ) + ( PC1_E_src1[15] ) + ( PC1L103 );
PC1L107 = CARRY(PC1L107_adder_eqn);


--PC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

PC1_E_shift_rot_result[16] = DFFEAS(PC1L448, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[16],  ,  , PC1_E_new_inst);


--PC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

PC1_E_src2[16] = DFFEAS(PC1L720, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
PC1L110_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[16]) ) + ( PC1_E_src1[16] ) + ( PC1L107 );
PC1L110 = SUM(PC1L110_adder_eqn);

--PC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
PC1L111_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[16]) ) + ( PC1_E_src1[16] ) + ( PC1L107 );
PC1L111 = CARRY(PC1L111_adder_eqn);


--PC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

PC1_E_shift_rot_result[3] = DFFEAS(PC1L435, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[3],  ,  , PC1_E_new_inst);


--PC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
PC1L114_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[3]) ) + ( PC1_E_src1[3] ) + ( PC1L119 );
PC1L114 = SUM(PC1L114_adder_eqn);

--PC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
PC1L115_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[3]) ) + ( PC1_E_src1[3] ) + ( PC1L119 );
PC1L115 = CARRY(PC1L115_adder_eqn);


--PC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

PC1_E_shift_rot_result[2] = DFFEAS(PC1L434, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[2],  ,  , PC1_E_new_inst);


--PC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
PC1L118_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[2]) ) + ( PC1_E_src1[2] ) + ( PC1L123 );
PC1L118 = SUM(PC1L118_adder_eqn);

--PC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
PC1L119_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[2]) ) + ( PC1_E_src1[2] ) + ( PC1L123 );
PC1L119 = CARRY(PC1L119_adder_eqn);


--PC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

PC1_R_ctrl_st = DFFEAS(PC1L251, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , !PC1_D_iw[2],  );


--VC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[1]_PORT_A_data_in = PC1L802;
VC2_q_b[1]_PORT_A_data_in_reg = DFFE(VC2_q_b[1]_PORT_A_data_in, VC2_q_b[1]_clock_0, , , );
VC2_q_b[1]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[1]_PORT_A_address_reg = DFFE(VC2_q_b[1]_PORT_A_address, VC2_q_b[1]_clock_0, , , );
VC2_q_b[1]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[1]_PORT_B_address_reg = DFFE(VC2_q_b[1]_PORT_B_address, VC2_q_b[1]_clock_1, , , );
VC2_q_b[1]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[1]_PORT_A_write_enable_reg = DFFE(VC2_q_b[1]_PORT_A_write_enable, VC2_q_b[1]_clock_0, , , );
VC2_q_b[1]_PORT_B_read_enable = VCC;
VC2_q_b[1]_PORT_B_read_enable_reg = DFFE(VC2_q_b[1]_PORT_B_read_enable, VC2_q_b[1]_clock_1, , , );
VC2_q_b[1]_clock_0 = CLOCK_50;
VC2_q_b[1]_clock_1 = CLOCK_50;
VC2_q_b[1]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[1]_PORT_B_data_out = MEMORY(VC2_q_b[1]_PORT_A_data_in_reg, , VC2_q_b[1]_PORT_A_address_reg, VC2_q_b[1]_PORT_B_address_reg, VC2_q_b[1]_PORT_A_write_enable_reg, , , VC2_q_b[1]_PORT_B_read_enable_reg, , , VC2_q_b[1]_clock_0, VC2_q_b[1]_clock_1, VC2_q_b[1]_clock_enable_0, , , , , );
VC2_q_b[1] = VC2_q_b[1]_PORT_B_data_out[0];


--VC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[2]_PORT_A_data_in = PC1L803;
VC2_q_b[2]_PORT_A_data_in_reg = DFFE(VC2_q_b[2]_PORT_A_data_in, VC2_q_b[2]_clock_0, , , );
VC2_q_b[2]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[2]_PORT_A_address_reg = DFFE(VC2_q_b[2]_PORT_A_address, VC2_q_b[2]_clock_0, , , );
VC2_q_b[2]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[2]_PORT_B_address_reg = DFFE(VC2_q_b[2]_PORT_B_address, VC2_q_b[2]_clock_1, , , );
VC2_q_b[2]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[2]_PORT_A_write_enable_reg = DFFE(VC2_q_b[2]_PORT_A_write_enable, VC2_q_b[2]_clock_0, , , );
VC2_q_b[2]_PORT_B_read_enable = VCC;
VC2_q_b[2]_PORT_B_read_enable_reg = DFFE(VC2_q_b[2]_PORT_B_read_enable, VC2_q_b[2]_clock_1, , , );
VC2_q_b[2]_clock_0 = CLOCK_50;
VC2_q_b[2]_clock_1 = CLOCK_50;
VC2_q_b[2]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[2]_PORT_B_data_out = MEMORY(VC2_q_b[2]_PORT_A_data_in_reg, , VC2_q_b[2]_PORT_A_address_reg, VC2_q_b[2]_PORT_B_address_reg, VC2_q_b[2]_PORT_A_write_enable_reg, , , VC2_q_b[2]_PORT_B_read_enable_reg, , , VC2_q_b[2]_clock_0, VC2_q_b[2]_clock_1, VC2_q_b[2]_clock_enable_0, , , , , );
VC2_q_b[2] = VC2_q_b[2]_PORT_B_data_out[0];


--VC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[3]_PORT_A_data_in = PC1L804;
VC2_q_b[3]_PORT_A_data_in_reg = DFFE(VC2_q_b[3]_PORT_A_data_in, VC2_q_b[3]_clock_0, , , );
VC2_q_b[3]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[3]_PORT_A_address_reg = DFFE(VC2_q_b[3]_PORT_A_address, VC2_q_b[3]_clock_0, , , );
VC2_q_b[3]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[3]_PORT_B_address_reg = DFFE(VC2_q_b[3]_PORT_B_address, VC2_q_b[3]_clock_1, , , );
VC2_q_b[3]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[3]_PORT_A_write_enable_reg = DFFE(VC2_q_b[3]_PORT_A_write_enable, VC2_q_b[3]_clock_0, , , );
VC2_q_b[3]_PORT_B_read_enable = VCC;
VC2_q_b[3]_PORT_B_read_enable_reg = DFFE(VC2_q_b[3]_PORT_B_read_enable, VC2_q_b[3]_clock_1, , , );
VC2_q_b[3]_clock_0 = CLOCK_50;
VC2_q_b[3]_clock_1 = CLOCK_50;
VC2_q_b[3]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[3]_PORT_B_data_out = MEMORY(VC2_q_b[3]_PORT_A_data_in_reg, , VC2_q_b[3]_PORT_A_address_reg, VC2_q_b[3]_PORT_B_address_reg, VC2_q_b[3]_PORT_A_write_enable_reg, , , VC2_q_b[3]_PORT_B_read_enable_reg, , , VC2_q_b[3]_clock_0, VC2_q_b[3]_clock_1, VC2_q_b[3]_clock_enable_0, , , , , );
VC2_q_b[3] = VC2_q_b[3]_PORT_B_data_out[0];


--VC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[4]_PORT_A_data_in = PC1L805;
VC2_q_b[4]_PORT_A_data_in_reg = DFFE(VC2_q_b[4]_PORT_A_data_in, VC2_q_b[4]_clock_0, , , );
VC2_q_b[4]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[4]_PORT_A_address_reg = DFFE(VC2_q_b[4]_PORT_A_address, VC2_q_b[4]_clock_0, , , );
VC2_q_b[4]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[4]_PORT_B_address_reg = DFFE(VC2_q_b[4]_PORT_B_address, VC2_q_b[4]_clock_1, , , );
VC2_q_b[4]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[4]_PORT_A_write_enable_reg = DFFE(VC2_q_b[4]_PORT_A_write_enable, VC2_q_b[4]_clock_0, , , );
VC2_q_b[4]_PORT_B_read_enable = VCC;
VC2_q_b[4]_PORT_B_read_enable_reg = DFFE(VC2_q_b[4]_PORT_B_read_enable, VC2_q_b[4]_clock_1, , , );
VC2_q_b[4]_clock_0 = CLOCK_50;
VC2_q_b[4]_clock_1 = CLOCK_50;
VC2_q_b[4]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[4]_PORT_B_data_out = MEMORY(VC2_q_b[4]_PORT_A_data_in_reg, , VC2_q_b[4]_PORT_A_address_reg, VC2_q_b[4]_PORT_B_address_reg, VC2_q_b[4]_PORT_A_write_enable_reg, , , VC2_q_b[4]_PORT_B_read_enable_reg, , , VC2_q_b[4]_clock_0, VC2_q_b[4]_clock_1, VC2_q_b[4]_clock_enable_0, , , , , );
VC2_q_b[4] = VC2_q_b[4]_PORT_B_data_out[0];


--VC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[5]_PORT_A_data_in = PC1L806;
VC2_q_b[5]_PORT_A_data_in_reg = DFFE(VC2_q_b[5]_PORT_A_data_in, VC2_q_b[5]_clock_0, , , );
VC2_q_b[5]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[5]_PORT_A_address_reg = DFFE(VC2_q_b[5]_PORT_A_address, VC2_q_b[5]_clock_0, , , );
VC2_q_b[5]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[5]_PORT_B_address_reg = DFFE(VC2_q_b[5]_PORT_B_address, VC2_q_b[5]_clock_1, , , );
VC2_q_b[5]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[5]_PORT_A_write_enable_reg = DFFE(VC2_q_b[5]_PORT_A_write_enable, VC2_q_b[5]_clock_0, , , );
VC2_q_b[5]_PORT_B_read_enable = VCC;
VC2_q_b[5]_PORT_B_read_enable_reg = DFFE(VC2_q_b[5]_PORT_B_read_enable, VC2_q_b[5]_clock_1, , , );
VC2_q_b[5]_clock_0 = CLOCK_50;
VC2_q_b[5]_clock_1 = CLOCK_50;
VC2_q_b[5]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[5]_PORT_B_data_out = MEMORY(VC2_q_b[5]_PORT_A_data_in_reg, , VC2_q_b[5]_PORT_A_address_reg, VC2_q_b[5]_PORT_B_address_reg, VC2_q_b[5]_PORT_A_write_enable_reg, , , VC2_q_b[5]_PORT_B_read_enable_reg, , , VC2_q_b[5]_clock_0, VC2_q_b[5]_clock_1, VC2_q_b[5]_clock_enable_0, , , , , );
VC2_q_b[5] = VC2_q_b[5]_PORT_B_data_out[0];


--VC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[6]_PORT_A_data_in = PC1L807;
VC2_q_b[6]_PORT_A_data_in_reg = DFFE(VC2_q_b[6]_PORT_A_data_in, VC2_q_b[6]_clock_0, , , );
VC2_q_b[6]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[6]_PORT_A_address_reg = DFFE(VC2_q_b[6]_PORT_A_address, VC2_q_b[6]_clock_0, , , );
VC2_q_b[6]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[6]_PORT_B_address_reg = DFFE(VC2_q_b[6]_PORT_B_address, VC2_q_b[6]_clock_1, , , );
VC2_q_b[6]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[6]_PORT_A_write_enable_reg = DFFE(VC2_q_b[6]_PORT_A_write_enable, VC2_q_b[6]_clock_0, , , );
VC2_q_b[6]_PORT_B_read_enable = VCC;
VC2_q_b[6]_PORT_B_read_enable_reg = DFFE(VC2_q_b[6]_PORT_B_read_enable, VC2_q_b[6]_clock_1, , , );
VC2_q_b[6]_clock_0 = CLOCK_50;
VC2_q_b[6]_clock_1 = CLOCK_50;
VC2_q_b[6]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[6]_PORT_B_data_out = MEMORY(VC2_q_b[6]_PORT_A_data_in_reg, , VC2_q_b[6]_PORT_A_address_reg, VC2_q_b[6]_PORT_B_address_reg, VC2_q_b[6]_PORT_A_write_enable_reg, , , VC2_q_b[6]_PORT_B_read_enable_reg, , , VC2_q_b[6]_clock_0, VC2_q_b[6]_clock_1, VC2_q_b[6]_clock_enable_0, , , , , );
VC2_q_b[6] = VC2_q_b[6]_PORT_B_data_out[0];


--VC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[7]_PORT_A_data_in = PC1L808;
VC2_q_b[7]_PORT_A_data_in_reg = DFFE(VC2_q_b[7]_PORT_A_data_in, VC2_q_b[7]_clock_0, , , );
VC2_q_b[7]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[7]_PORT_A_address_reg = DFFE(VC2_q_b[7]_PORT_A_address, VC2_q_b[7]_clock_0, , , );
VC2_q_b[7]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[7]_PORT_B_address_reg = DFFE(VC2_q_b[7]_PORT_B_address, VC2_q_b[7]_clock_1, , , );
VC2_q_b[7]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[7]_PORT_A_write_enable_reg = DFFE(VC2_q_b[7]_PORT_A_write_enable, VC2_q_b[7]_clock_0, , , );
VC2_q_b[7]_PORT_B_read_enable = VCC;
VC2_q_b[7]_PORT_B_read_enable_reg = DFFE(VC2_q_b[7]_PORT_B_read_enable, VC2_q_b[7]_clock_1, , , );
VC2_q_b[7]_clock_0 = CLOCK_50;
VC2_q_b[7]_clock_1 = CLOCK_50;
VC2_q_b[7]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[7]_PORT_B_data_out = MEMORY(VC2_q_b[7]_PORT_A_data_in_reg, , VC2_q_b[7]_PORT_A_address_reg, VC2_q_b[7]_PORT_B_address_reg, VC2_q_b[7]_PORT_A_write_enable_reg, , , VC2_q_b[7]_PORT_B_read_enable_reg, , , VC2_q_b[7]_clock_0, VC2_q_b[7]_clock_1, VC2_q_b[7]_clock_enable_0, , , , , );
VC2_q_b[7] = VC2_q_b[7]_PORT_B_data_out[0];


--AB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

AB1_count[1] = AMPP_FUNCTION(A1L136, AB1_count[0], !A1L128, !A1L134, AB1L57);


--AB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

AB1_td_shift[9] = AMPP_FUNCTION(A1L136, AB1L70, !A1L128, !A1L134, AB1L57);


--LD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

LD1_sr[2] = DFFEAS(LD1L58, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--YC1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

YC1_break_readreg[0] = DFFEAS(KD1_jdo[0], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--cntr[23] is cntr[23]
--register power-up is low

cntr[23] = DFFEAS(A1L6, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L10 is Add0~9
A1L10_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add0~10
A1L11_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L11 = CARRY(A1L11_adder_eqn);


--PC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

PC1_av_ld_byte0_data[0] = DFFEAS(DC1_src_data[0], CLOCK_50, !X1_r_sync_rst,  , PC1L852, PC1_av_ld_byte1_data[0],  ,  , PC1L961);


--PC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

PC1_W_alu_result[0] = DFFEAS(PC1L311, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

PC1_D_iw[22] = DFFEAS(PC1L618, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

PC1_D_iw[23] = DFFEAS(PC1L619, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

PC1_D_iw[24] = DFFEAS(PC1L620, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

PC1_D_iw[25] = DFFEAS(PC1L621, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

PC1_D_iw[26] = DFFEAS(PC1L622, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

PC1_D_iw[12] = DFFEAS(PC1L608, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

PC1_D_iw[14] = DFFEAS(PC1L610, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

PC1_D_iw[0] = DFFEAS(PC1L596, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

PC1_D_iw[2] = DFFEAS(PC1L598, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

PC1_D_iw[9] = DFFEAS(PC1L605, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
PC1L2_adder_eqn = ( PC1_F_pc[3] ) + ( GND ) + ( PC1L7 );
PC1L2 = SUM(PC1L2_adder_eqn);

--PC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
PC1L3_adder_eqn = ( PC1_F_pc[3] ) + ( GND ) + ( PC1L7 );
PC1L3 = CARRY(PC1L3_adder_eqn);


--VC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[5]_PORT_A_data_in = PC1L806;
VC1_q_b[5]_PORT_A_data_in_reg = DFFE(VC1_q_b[5]_PORT_A_data_in, VC1_q_b[5]_clock_0, , , );
VC1_q_b[5]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[5]_PORT_A_address_reg = DFFE(VC1_q_b[5]_PORT_A_address, VC1_q_b[5]_clock_0, , , );
VC1_q_b[5]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[5]_PORT_B_address_reg = DFFE(VC1_q_b[5]_PORT_B_address, VC1_q_b[5]_clock_1, , , );
VC1_q_b[5]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[5]_PORT_A_write_enable_reg = DFFE(VC1_q_b[5]_PORT_A_write_enable, VC1_q_b[5]_clock_0, , , );
VC1_q_b[5]_PORT_B_read_enable = VCC;
VC1_q_b[5]_PORT_B_read_enable_reg = DFFE(VC1_q_b[5]_PORT_B_read_enable, VC1_q_b[5]_clock_1, , , );
VC1_q_b[5]_clock_0 = CLOCK_50;
VC1_q_b[5]_clock_1 = CLOCK_50;
VC1_q_b[5]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[5]_PORT_B_data_out = MEMORY(VC1_q_b[5]_PORT_A_data_in_reg, , VC1_q_b[5]_PORT_A_address_reg, VC1_q_b[5]_PORT_B_address_reg, VC1_q_b[5]_PORT_A_write_enable_reg, , , VC1_q_b[5]_PORT_B_read_enable_reg, , , VC1_q_b[5]_clock_0, VC1_q_b[5]_clock_1, VC1_q_b[5]_clock_enable_0, , , , , );
VC1_q_b[5] = VC1_q_b[5]_PORT_B_data_out[0];


--PC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

PC1_D_iw[10] = DFFEAS(PC1L606, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

PC1_D_iw[8] = DFFEAS(PC1L604, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
PC1L6_adder_eqn = ( PC1_F_pc[2] ) + ( GND ) + ( PC1L55 );
PC1L6 = SUM(PC1L6_adder_eqn);

--PC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
PC1L7_adder_eqn = ( PC1_F_pc[2] ) + ( GND ) + ( PC1L55 );
PC1L7 = CARRY(PC1L7_adder_eqn);


--VC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[4]_PORT_A_data_in = PC1L805;
VC1_q_b[4]_PORT_A_data_in_reg = DFFE(VC1_q_b[4]_PORT_A_data_in, VC1_q_b[4]_clock_0, , , );
VC1_q_b[4]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[4]_PORT_A_address_reg = DFFE(VC1_q_b[4]_PORT_A_address, VC1_q_b[4]_clock_0, , , );
VC1_q_b[4]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[4]_PORT_B_address_reg = DFFE(VC1_q_b[4]_PORT_B_address, VC1_q_b[4]_clock_1, , , );
VC1_q_b[4]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[4]_PORT_A_write_enable_reg = DFFE(VC1_q_b[4]_PORT_A_write_enable, VC1_q_b[4]_clock_0, , , );
VC1_q_b[4]_PORT_B_read_enable = VCC;
VC1_q_b[4]_PORT_B_read_enable_reg = DFFE(VC1_q_b[4]_PORT_B_read_enable, VC1_q_b[4]_clock_1, , , );
VC1_q_b[4]_clock_0 = CLOCK_50;
VC1_q_b[4]_clock_1 = CLOCK_50;
VC1_q_b[4]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[4]_PORT_B_data_out = MEMORY(VC1_q_b[4]_PORT_A_data_in_reg, , VC1_q_b[4]_PORT_A_address_reg, VC1_q_b[4]_PORT_B_address_reg, VC1_q_b[4]_PORT_A_write_enable_reg, , , VC1_q_b[4]_PORT_B_read_enable_reg, , , VC1_q_b[4]_clock_0, VC1_q_b[4]_clock_1, VC1_q_b[4]_clock_enable_0, , , , , );
VC1_q_b[4] = VC1_q_b[4]_PORT_B_data_out[0];


--PC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
PC1L10_adder_eqn = ( PC1_F_pc[4] ) + ( GND ) + ( PC1L3 );
PC1L10 = SUM(PC1L10_adder_eqn);

--PC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
PC1L11_adder_eqn = ( PC1_F_pc[4] ) + ( GND ) + ( PC1L3 );
PC1L11 = CARRY(PC1L11_adder_eqn);


--VC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[6]_PORT_A_data_in = PC1L807;
VC1_q_b[6]_PORT_A_data_in_reg = DFFE(VC1_q_b[6]_PORT_A_data_in, VC1_q_b[6]_clock_0, , , );
VC1_q_b[6]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[6]_PORT_A_address_reg = DFFE(VC1_q_b[6]_PORT_A_address, VC1_q_b[6]_clock_0, , , );
VC1_q_b[6]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[6]_PORT_B_address_reg = DFFE(VC1_q_b[6]_PORT_B_address, VC1_q_b[6]_clock_1, , , );
VC1_q_b[6]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[6]_PORT_A_write_enable_reg = DFFE(VC1_q_b[6]_PORT_A_write_enable, VC1_q_b[6]_clock_0, , , );
VC1_q_b[6]_PORT_B_read_enable = VCC;
VC1_q_b[6]_PORT_B_read_enable_reg = DFFE(VC1_q_b[6]_PORT_B_read_enable, VC1_q_b[6]_clock_1, , , );
VC1_q_b[6]_clock_0 = CLOCK_50;
VC1_q_b[6]_clock_1 = CLOCK_50;
VC1_q_b[6]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[6]_PORT_B_data_out = MEMORY(VC1_q_b[6]_PORT_A_data_in_reg, , VC1_q_b[6]_PORT_A_address_reg, VC1_q_b[6]_PORT_B_address_reg, VC1_q_b[6]_PORT_A_write_enable_reg, , , VC1_q_b[6]_PORT_B_read_enable_reg, , , VC1_q_b[6]_clock_0, VC1_q_b[6]_clock_1, VC1_q_b[6]_clock_enable_0, , , , , );
VC1_q_b[6] = VC1_q_b[6]_PORT_B_data_out[0];


--PC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
PC1L14_adder_eqn = ( PC1_F_pc[5] ) + ( GND ) + ( PC1L11 );
PC1L14 = SUM(PC1L14_adder_eqn);

--PC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
PC1L15_adder_eqn = ( PC1_F_pc[5] ) + ( GND ) + ( PC1L11 );
PC1L15 = CARRY(PC1L15_adder_eqn);


--VC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[7]_PORT_A_data_in = PC1L808;
VC1_q_b[7]_PORT_A_data_in_reg = DFFE(VC1_q_b[7]_PORT_A_data_in, VC1_q_b[7]_clock_0, , , );
VC1_q_b[7]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[7]_PORT_A_address_reg = DFFE(VC1_q_b[7]_PORT_A_address, VC1_q_b[7]_clock_0, , , );
VC1_q_b[7]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[7]_PORT_B_address_reg = DFFE(VC1_q_b[7]_PORT_B_address, VC1_q_b[7]_clock_1, , , );
VC1_q_b[7]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[7]_PORT_A_write_enable_reg = DFFE(VC1_q_b[7]_PORT_A_write_enable, VC1_q_b[7]_clock_0, , , );
VC1_q_b[7]_PORT_B_read_enable = VCC;
VC1_q_b[7]_PORT_B_read_enable_reg = DFFE(VC1_q_b[7]_PORT_B_read_enable, VC1_q_b[7]_clock_1, , , );
VC1_q_b[7]_clock_0 = CLOCK_50;
VC1_q_b[7]_clock_1 = CLOCK_50;
VC1_q_b[7]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[7]_PORT_B_data_out = MEMORY(VC1_q_b[7]_PORT_A_data_in_reg, , VC1_q_b[7]_PORT_A_address_reg, VC1_q_b[7]_PORT_B_address_reg, VC1_q_b[7]_PORT_A_write_enable_reg, , , VC1_q_b[7]_PORT_B_read_enable_reg, , , VC1_q_b[7]_clock_0, VC1_q_b[7]_clock_1, VC1_q_b[7]_clock_enable_0, , , , , );
VC1_q_b[7] = VC1_q_b[7]_PORT_B_data_out[0];


--PC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
PC1L18_adder_eqn = ( PC1_F_pc[6] ) + ( GND ) + ( PC1L15 );
PC1L18 = SUM(PC1L18_adder_eqn);

--PC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
PC1L19_adder_eqn = ( PC1_F_pc[6] ) + ( GND ) + ( PC1L15 );
PC1L19 = CARRY(PC1L19_adder_eqn);


--VC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[8]_PORT_A_data_in = PC1L809;
VC1_q_b[8]_PORT_A_data_in_reg = DFFE(VC1_q_b[8]_PORT_A_data_in, VC1_q_b[8]_clock_0, , , );
VC1_q_b[8]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[8]_PORT_A_address_reg = DFFE(VC1_q_b[8]_PORT_A_address, VC1_q_b[8]_clock_0, , , );
VC1_q_b[8]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[8]_PORT_B_address_reg = DFFE(VC1_q_b[8]_PORT_B_address, VC1_q_b[8]_clock_1, , , );
VC1_q_b[8]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[8]_PORT_A_write_enable_reg = DFFE(VC1_q_b[8]_PORT_A_write_enable, VC1_q_b[8]_clock_0, , , );
VC1_q_b[8]_PORT_B_read_enable = VCC;
VC1_q_b[8]_PORT_B_read_enable_reg = DFFE(VC1_q_b[8]_PORT_B_read_enable, VC1_q_b[8]_clock_1, , , );
VC1_q_b[8]_clock_0 = CLOCK_50;
VC1_q_b[8]_clock_1 = CLOCK_50;
VC1_q_b[8]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[8]_PORT_B_data_out = MEMORY(VC1_q_b[8]_PORT_A_data_in_reg, , VC1_q_b[8]_PORT_A_address_reg, VC1_q_b[8]_PORT_B_address_reg, VC1_q_b[8]_PORT_A_write_enable_reg, , , VC1_q_b[8]_PORT_B_read_enable_reg, , , VC1_q_b[8]_clock_0, VC1_q_b[8]_clock_1, VC1_q_b[8]_clock_enable_0, , , , , );
VC1_q_b[8] = VC1_q_b[8]_PORT_B_data_out[0];


--VC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[8]_PORT_A_data_in = PC1L809;
VC2_q_b[8]_PORT_A_data_in_reg = DFFE(VC2_q_b[8]_PORT_A_data_in, VC2_q_b[8]_clock_0, , , );
VC2_q_b[8]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[8]_PORT_A_address_reg = DFFE(VC2_q_b[8]_PORT_A_address, VC2_q_b[8]_clock_0, , , );
VC2_q_b[8]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[8]_PORT_B_address_reg = DFFE(VC2_q_b[8]_PORT_B_address, VC2_q_b[8]_clock_1, , , );
VC2_q_b[8]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[8]_PORT_A_write_enable_reg = DFFE(VC2_q_b[8]_PORT_A_write_enable, VC2_q_b[8]_clock_0, , , );
VC2_q_b[8]_PORT_B_read_enable = VCC;
VC2_q_b[8]_PORT_B_read_enable_reg = DFFE(VC2_q_b[8]_PORT_B_read_enable, VC2_q_b[8]_clock_1, , , );
VC2_q_b[8]_clock_0 = CLOCK_50;
VC2_q_b[8]_clock_1 = CLOCK_50;
VC2_q_b[8]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[8]_PORT_B_data_out = MEMORY(VC2_q_b[8]_PORT_A_data_in_reg, , VC2_q_b[8]_PORT_A_address_reg, VC2_q_b[8]_PORT_B_address_reg, VC2_q_b[8]_PORT_A_write_enable_reg, , , VC2_q_b[8]_PORT_B_read_enable_reg, , , VC2_q_b[8]_clock_0, VC2_q_b[8]_clock_1, VC2_q_b[8]_clock_enable_0, , , , , );
VC2_q_b[8] = VC2_q_b[8]_PORT_B_data_out[0];


--PC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
PC1L22_adder_eqn = ( PC1_F_pc[7] ) + ( GND ) + ( PC1L19 );
PC1L22 = SUM(PC1L22_adder_eqn);

--PC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
PC1L23_adder_eqn = ( PC1_F_pc[7] ) + ( GND ) + ( PC1L19 );
PC1L23 = CARRY(PC1L23_adder_eqn);


--VC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[9]_PORT_A_data_in = PC1L810;
VC1_q_b[9]_PORT_A_data_in_reg = DFFE(VC1_q_b[9]_PORT_A_data_in, VC1_q_b[9]_clock_0, , , );
VC1_q_b[9]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[9]_PORT_A_address_reg = DFFE(VC1_q_b[9]_PORT_A_address, VC1_q_b[9]_clock_0, , , );
VC1_q_b[9]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[9]_PORT_B_address_reg = DFFE(VC1_q_b[9]_PORT_B_address, VC1_q_b[9]_clock_1, , , );
VC1_q_b[9]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[9]_PORT_A_write_enable_reg = DFFE(VC1_q_b[9]_PORT_A_write_enable, VC1_q_b[9]_clock_0, , , );
VC1_q_b[9]_PORT_B_read_enable = VCC;
VC1_q_b[9]_PORT_B_read_enable_reg = DFFE(VC1_q_b[9]_PORT_B_read_enable, VC1_q_b[9]_clock_1, , , );
VC1_q_b[9]_clock_0 = CLOCK_50;
VC1_q_b[9]_clock_1 = CLOCK_50;
VC1_q_b[9]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[9]_PORT_B_data_out = MEMORY(VC1_q_b[9]_PORT_A_data_in_reg, , VC1_q_b[9]_PORT_A_address_reg, VC1_q_b[9]_PORT_B_address_reg, VC1_q_b[9]_PORT_A_write_enable_reg, , , VC1_q_b[9]_PORT_B_read_enable_reg, , , VC1_q_b[9]_clock_0, VC1_q_b[9]_clock_1, VC1_q_b[9]_clock_enable_0, , , , , );
VC1_q_b[9] = VC1_q_b[9]_PORT_B_data_out[0];


--VC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[9]_PORT_A_data_in = PC1L810;
VC2_q_b[9]_PORT_A_data_in_reg = DFFE(VC2_q_b[9]_PORT_A_data_in, VC2_q_b[9]_clock_0, , , );
VC2_q_b[9]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[9]_PORT_A_address_reg = DFFE(VC2_q_b[9]_PORT_A_address, VC2_q_b[9]_clock_0, , , );
VC2_q_b[9]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[9]_PORT_B_address_reg = DFFE(VC2_q_b[9]_PORT_B_address, VC2_q_b[9]_clock_1, , , );
VC2_q_b[9]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[9]_PORT_A_write_enable_reg = DFFE(VC2_q_b[9]_PORT_A_write_enable, VC2_q_b[9]_clock_0, , , );
VC2_q_b[9]_PORT_B_read_enable = VCC;
VC2_q_b[9]_PORT_B_read_enable_reg = DFFE(VC2_q_b[9]_PORT_B_read_enable, VC2_q_b[9]_clock_1, , , );
VC2_q_b[9]_clock_0 = CLOCK_50;
VC2_q_b[9]_clock_1 = CLOCK_50;
VC2_q_b[9]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[9]_PORT_B_data_out = MEMORY(VC2_q_b[9]_PORT_A_data_in_reg, , VC2_q_b[9]_PORT_A_address_reg, VC2_q_b[9]_PORT_B_address_reg, VC2_q_b[9]_PORT_A_write_enable_reg, , , VC2_q_b[9]_PORT_B_read_enable_reg, , , VC2_q_b[9]_clock_0, VC2_q_b[9]_clock_1, VC2_q_b[9]_clock_enable_0, , , , , );
VC2_q_b[9] = VC2_q_b[9]_PORT_B_data_out[0];


--PC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
PC1L26_adder_eqn = ( PC1_F_pc[8] ) + ( GND ) + ( PC1L23 );
PC1L26 = SUM(PC1L26_adder_eqn);

--PC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
PC1L27_adder_eqn = ( PC1_F_pc[8] ) + ( GND ) + ( PC1L23 );
PC1L27 = CARRY(PC1L27_adder_eqn);


--VC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[10]_PORT_A_data_in = PC1L811;
VC1_q_b[10]_PORT_A_data_in_reg = DFFE(VC1_q_b[10]_PORT_A_data_in, VC1_q_b[10]_clock_0, , , );
VC1_q_b[10]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[10]_PORT_A_address_reg = DFFE(VC1_q_b[10]_PORT_A_address, VC1_q_b[10]_clock_0, , , );
VC1_q_b[10]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[10]_PORT_B_address_reg = DFFE(VC1_q_b[10]_PORT_B_address, VC1_q_b[10]_clock_1, , , );
VC1_q_b[10]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[10]_PORT_A_write_enable_reg = DFFE(VC1_q_b[10]_PORT_A_write_enable, VC1_q_b[10]_clock_0, , , );
VC1_q_b[10]_PORT_B_read_enable = VCC;
VC1_q_b[10]_PORT_B_read_enable_reg = DFFE(VC1_q_b[10]_PORT_B_read_enable, VC1_q_b[10]_clock_1, , , );
VC1_q_b[10]_clock_0 = CLOCK_50;
VC1_q_b[10]_clock_1 = CLOCK_50;
VC1_q_b[10]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[10]_PORT_B_data_out = MEMORY(VC1_q_b[10]_PORT_A_data_in_reg, , VC1_q_b[10]_PORT_A_address_reg, VC1_q_b[10]_PORT_B_address_reg, VC1_q_b[10]_PORT_A_write_enable_reg, , , VC1_q_b[10]_PORT_B_read_enable_reg, , , VC1_q_b[10]_clock_0, VC1_q_b[10]_clock_1, VC1_q_b[10]_clock_enable_0, , , , , );
VC1_q_b[10] = VC1_q_b[10]_PORT_B_data_out[0];


--VC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[10]_PORT_A_data_in = PC1L811;
VC2_q_b[10]_PORT_A_data_in_reg = DFFE(VC2_q_b[10]_PORT_A_data_in, VC2_q_b[10]_clock_0, , , );
VC2_q_b[10]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[10]_PORT_A_address_reg = DFFE(VC2_q_b[10]_PORT_A_address, VC2_q_b[10]_clock_0, , , );
VC2_q_b[10]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[10]_PORT_B_address_reg = DFFE(VC2_q_b[10]_PORT_B_address, VC2_q_b[10]_clock_1, , , );
VC2_q_b[10]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[10]_PORT_A_write_enable_reg = DFFE(VC2_q_b[10]_PORT_A_write_enable, VC2_q_b[10]_clock_0, , , );
VC2_q_b[10]_PORT_B_read_enable = VCC;
VC2_q_b[10]_PORT_B_read_enable_reg = DFFE(VC2_q_b[10]_PORT_B_read_enable, VC2_q_b[10]_clock_1, , , );
VC2_q_b[10]_clock_0 = CLOCK_50;
VC2_q_b[10]_clock_1 = CLOCK_50;
VC2_q_b[10]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[10]_PORT_B_data_out = MEMORY(VC2_q_b[10]_PORT_A_data_in_reg, , VC2_q_b[10]_PORT_A_address_reg, VC2_q_b[10]_PORT_B_address_reg, VC2_q_b[10]_PORT_A_write_enable_reg, , , VC2_q_b[10]_PORT_B_read_enable_reg, , , VC2_q_b[10]_clock_0, VC2_q_b[10]_clock_1, VC2_q_b[10]_clock_enable_0, , , , , );
VC2_q_b[10] = VC2_q_b[10]_PORT_B_data_out[0];


--PC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
PC1L30_adder_eqn = ( PC1_F_pc[9] ) + ( GND ) + ( PC1L27 );
PC1L30 = SUM(PC1L30_adder_eqn);

--PC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
PC1L31_adder_eqn = ( PC1_F_pc[9] ) + ( GND ) + ( PC1L27 );
PC1L31 = CARRY(PC1L31_adder_eqn);


--VC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[11]_PORT_A_data_in = PC1L812;
VC1_q_b[11]_PORT_A_data_in_reg = DFFE(VC1_q_b[11]_PORT_A_data_in, VC1_q_b[11]_clock_0, , , );
VC1_q_b[11]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[11]_PORT_A_address_reg = DFFE(VC1_q_b[11]_PORT_A_address, VC1_q_b[11]_clock_0, , , );
VC1_q_b[11]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[11]_PORT_B_address_reg = DFFE(VC1_q_b[11]_PORT_B_address, VC1_q_b[11]_clock_1, , , );
VC1_q_b[11]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[11]_PORT_A_write_enable_reg = DFFE(VC1_q_b[11]_PORT_A_write_enable, VC1_q_b[11]_clock_0, , , );
VC1_q_b[11]_PORT_B_read_enable = VCC;
VC1_q_b[11]_PORT_B_read_enable_reg = DFFE(VC1_q_b[11]_PORT_B_read_enable, VC1_q_b[11]_clock_1, , , );
VC1_q_b[11]_clock_0 = CLOCK_50;
VC1_q_b[11]_clock_1 = CLOCK_50;
VC1_q_b[11]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[11]_PORT_B_data_out = MEMORY(VC1_q_b[11]_PORT_A_data_in_reg, , VC1_q_b[11]_PORT_A_address_reg, VC1_q_b[11]_PORT_B_address_reg, VC1_q_b[11]_PORT_A_write_enable_reg, , , VC1_q_b[11]_PORT_B_read_enable_reg, , , VC1_q_b[11]_clock_0, VC1_q_b[11]_clock_1, VC1_q_b[11]_clock_enable_0, , , , , );
VC1_q_b[11] = VC1_q_b[11]_PORT_B_data_out[0];


--PC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

PC1_D_iw[17] = DFFEAS(PC1L613, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--VC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[11]_PORT_A_data_in = PC1L812;
VC2_q_b[11]_PORT_A_data_in_reg = DFFE(VC2_q_b[11]_PORT_A_data_in, VC2_q_b[11]_clock_0, , , );
VC2_q_b[11]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[11]_PORT_A_address_reg = DFFE(VC2_q_b[11]_PORT_A_address, VC2_q_b[11]_clock_0, , , );
VC2_q_b[11]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[11]_PORT_B_address_reg = DFFE(VC2_q_b[11]_PORT_B_address, VC2_q_b[11]_clock_1, , , );
VC2_q_b[11]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[11]_PORT_A_write_enable_reg = DFFE(VC2_q_b[11]_PORT_A_write_enable, VC2_q_b[11]_clock_0, , , );
VC2_q_b[11]_PORT_B_read_enable = VCC;
VC2_q_b[11]_PORT_B_read_enable_reg = DFFE(VC2_q_b[11]_PORT_B_read_enable, VC2_q_b[11]_clock_1, , , );
VC2_q_b[11]_clock_0 = CLOCK_50;
VC2_q_b[11]_clock_1 = CLOCK_50;
VC2_q_b[11]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[11]_PORT_B_data_out = MEMORY(VC2_q_b[11]_PORT_A_data_in_reg, , VC2_q_b[11]_PORT_A_address_reg, VC2_q_b[11]_PORT_B_address_reg, VC2_q_b[11]_PORT_A_write_enable_reg, , , VC2_q_b[11]_PORT_B_read_enable_reg, , , VC2_q_b[11]_clock_0, VC2_q_b[11]_clock_1, VC2_q_b[11]_clock_enable_0, , , , , );
VC2_q_b[11] = VC2_q_b[11]_PORT_B_data_out[0];


--PC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
PC1L34_adder_eqn = ( PC1_F_pc[10] ) + ( GND ) + ( PC1L31 );
PC1L34 = SUM(PC1L34_adder_eqn);

--PC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
PC1L35_adder_eqn = ( PC1_F_pc[10] ) + ( GND ) + ( PC1L31 );
PC1L35 = CARRY(PC1L35_adder_eqn);


--VC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[12]_PORT_A_data_in = PC1L813;
VC1_q_b[12]_PORT_A_data_in_reg = DFFE(VC1_q_b[12]_PORT_A_data_in, VC1_q_b[12]_clock_0, , , );
VC1_q_b[12]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[12]_PORT_A_address_reg = DFFE(VC1_q_b[12]_PORT_A_address, VC1_q_b[12]_clock_0, , , );
VC1_q_b[12]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[12]_PORT_B_address_reg = DFFE(VC1_q_b[12]_PORT_B_address, VC1_q_b[12]_clock_1, , , );
VC1_q_b[12]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[12]_PORT_A_write_enable_reg = DFFE(VC1_q_b[12]_PORT_A_write_enable, VC1_q_b[12]_clock_0, , , );
VC1_q_b[12]_PORT_B_read_enable = VCC;
VC1_q_b[12]_PORT_B_read_enable_reg = DFFE(VC1_q_b[12]_PORT_B_read_enable, VC1_q_b[12]_clock_1, , , );
VC1_q_b[12]_clock_0 = CLOCK_50;
VC1_q_b[12]_clock_1 = CLOCK_50;
VC1_q_b[12]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[12]_PORT_B_data_out = MEMORY(VC1_q_b[12]_PORT_A_data_in_reg, , VC1_q_b[12]_PORT_A_address_reg, VC1_q_b[12]_PORT_B_address_reg, VC1_q_b[12]_PORT_A_write_enable_reg, , , VC1_q_b[12]_PORT_B_read_enable_reg, , , VC1_q_b[12]_clock_0, VC1_q_b[12]_clock_1, VC1_q_b[12]_clock_enable_0, , , , , );
VC1_q_b[12] = VC1_q_b[12]_PORT_B_data_out[0];


--VC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[12]_PORT_A_data_in = PC1L813;
VC2_q_b[12]_PORT_A_data_in_reg = DFFE(VC2_q_b[12]_PORT_A_data_in, VC2_q_b[12]_clock_0, , , );
VC2_q_b[12]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[12]_PORT_A_address_reg = DFFE(VC2_q_b[12]_PORT_A_address, VC2_q_b[12]_clock_0, , , );
VC2_q_b[12]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[12]_PORT_B_address_reg = DFFE(VC2_q_b[12]_PORT_B_address, VC2_q_b[12]_clock_1, , , );
VC2_q_b[12]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[12]_PORT_A_write_enable_reg = DFFE(VC2_q_b[12]_PORT_A_write_enable, VC2_q_b[12]_clock_0, , , );
VC2_q_b[12]_PORT_B_read_enable = VCC;
VC2_q_b[12]_PORT_B_read_enable_reg = DFFE(VC2_q_b[12]_PORT_B_read_enable, VC2_q_b[12]_clock_1, , , );
VC2_q_b[12]_clock_0 = CLOCK_50;
VC2_q_b[12]_clock_1 = CLOCK_50;
VC2_q_b[12]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[12]_PORT_B_data_out = MEMORY(VC2_q_b[12]_PORT_A_data_in_reg, , VC2_q_b[12]_PORT_A_address_reg, VC2_q_b[12]_PORT_B_address_reg, VC2_q_b[12]_PORT_A_write_enable_reg, , , VC2_q_b[12]_PORT_B_read_enable_reg, , , VC2_q_b[12]_clock_0, VC2_q_b[12]_clock_1, VC2_q_b[12]_clock_enable_0, , , , , );
VC2_q_b[12] = VC2_q_b[12]_PORT_B_data_out[0];


--PC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
PC1L38_adder_eqn = ( PC1_F_pc[11] ) + ( GND ) + ( PC1L35 );
PC1L38 = SUM(PC1L38_adder_eqn);

--PC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
PC1L39_adder_eqn = ( PC1_F_pc[11] ) + ( GND ) + ( PC1L35 );
PC1L39 = CARRY(PC1L39_adder_eqn);


--VC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[13]_PORT_A_data_in = PC1L814;
VC1_q_b[13]_PORT_A_data_in_reg = DFFE(VC1_q_b[13]_PORT_A_data_in, VC1_q_b[13]_clock_0, , , );
VC1_q_b[13]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[13]_PORT_A_address_reg = DFFE(VC1_q_b[13]_PORT_A_address, VC1_q_b[13]_clock_0, , , );
VC1_q_b[13]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[13]_PORT_B_address_reg = DFFE(VC1_q_b[13]_PORT_B_address, VC1_q_b[13]_clock_1, , , );
VC1_q_b[13]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[13]_PORT_A_write_enable_reg = DFFE(VC1_q_b[13]_PORT_A_write_enable, VC1_q_b[13]_clock_0, , , );
VC1_q_b[13]_PORT_B_read_enable = VCC;
VC1_q_b[13]_PORT_B_read_enable_reg = DFFE(VC1_q_b[13]_PORT_B_read_enable, VC1_q_b[13]_clock_1, , , );
VC1_q_b[13]_clock_0 = CLOCK_50;
VC1_q_b[13]_clock_1 = CLOCK_50;
VC1_q_b[13]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[13]_PORT_B_data_out = MEMORY(VC1_q_b[13]_PORT_A_data_in_reg, , VC1_q_b[13]_PORT_A_address_reg, VC1_q_b[13]_PORT_B_address_reg, VC1_q_b[13]_PORT_A_write_enable_reg, , , VC1_q_b[13]_PORT_B_read_enable_reg, , , VC1_q_b[13]_clock_0, VC1_q_b[13]_clock_1, VC1_q_b[13]_clock_enable_0, , , , , );
VC1_q_b[13] = VC1_q_b[13]_PORT_B_data_out[0];


--VC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[13]_PORT_A_data_in = PC1L814;
VC2_q_b[13]_PORT_A_data_in_reg = DFFE(VC2_q_b[13]_PORT_A_data_in, VC2_q_b[13]_clock_0, , , );
VC2_q_b[13]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[13]_PORT_A_address_reg = DFFE(VC2_q_b[13]_PORT_A_address, VC2_q_b[13]_clock_0, , , );
VC2_q_b[13]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[13]_PORT_B_address_reg = DFFE(VC2_q_b[13]_PORT_B_address, VC2_q_b[13]_clock_1, , , );
VC2_q_b[13]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[13]_PORT_A_write_enable_reg = DFFE(VC2_q_b[13]_PORT_A_write_enable, VC2_q_b[13]_clock_0, , , );
VC2_q_b[13]_PORT_B_read_enable = VCC;
VC2_q_b[13]_PORT_B_read_enable_reg = DFFE(VC2_q_b[13]_PORT_B_read_enable, VC2_q_b[13]_clock_1, , , );
VC2_q_b[13]_clock_0 = CLOCK_50;
VC2_q_b[13]_clock_1 = CLOCK_50;
VC2_q_b[13]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[13]_PORT_B_data_out = MEMORY(VC2_q_b[13]_PORT_A_data_in_reg, , VC2_q_b[13]_PORT_A_address_reg, VC2_q_b[13]_PORT_B_address_reg, VC2_q_b[13]_PORT_A_write_enable_reg, , , VC2_q_b[13]_PORT_B_read_enable_reg, , , VC2_q_b[13]_clock_0, VC2_q_b[13]_clock_1, VC2_q_b[13]_clock_enable_0, , , , , );
VC2_q_b[13] = VC2_q_b[13]_PORT_B_data_out[0];


--PC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
PC1L42_adder_eqn = ( PC1_F_pc[12] ) + ( GND ) + ( PC1L39 );
PC1L42 = SUM(PC1L42_adder_eqn);

--PC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
PC1L43_adder_eqn = ( PC1_F_pc[12] ) + ( GND ) + ( PC1L39 );
PC1L43 = CARRY(PC1L43_adder_eqn);


--VC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[14]_PORT_A_data_in = PC1L815;
VC1_q_b[14]_PORT_A_data_in_reg = DFFE(VC1_q_b[14]_PORT_A_data_in, VC1_q_b[14]_clock_0, , , );
VC1_q_b[14]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[14]_PORT_A_address_reg = DFFE(VC1_q_b[14]_PORT_A_address, VC1_q_b[14]_clock_0, , , );
VC1_q_b[14]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[14]_PORT_B_address_reg = DFFE(VC1_q_b[14]_PORT_B_address, VC1_q_b[14]_clock_1, , , );
VC1_q_b[14]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[14]_PORT_A_write_enable_reg = DFFE(VC1_q_b[14]_PORT_A_write_enable, VC1_q_b[14]_clock_0, , , );
VC1_q_b[14]_PORT_B_read_enable = VCC;
VC1_q_b[14]_PORT_B_read_enable_reg = DFFE(VC1_q_b[14]_PORT_B_read_enable, VC1_q_b[14]_clock_1, , , );
VC1_q_b[14]_clock_0 = CLOCK_50;
VC1_q_b[14]_clock_1 = CLOCK_50;
VC1_q_b[14]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[14]_PORT_B_data_out = MEMORY(VC1_q_b[14]_PORT_A_data_in_reg, , VC1_q_b[14]_PORT_A_address_reg, VC1_q_b[14]_PORT_B_address_reg, VC1_q_b[14]_PORT_A_write_enable_reg, , , VC1_q_b[14]_PORT_B_read_enable_reg, , , VC1_q_b[14]_clock_0, VC1_q_b[14]_clock_1, VC1_q_b[14]_clock_enable_0, , , , , );
VC1_q_b[14] = VC1_q_b[14]_PORT_B_data_out[0];


--VC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[14]_PORT_A_data_in = PC1L815;
VC2_q_b[14]_PORT_A_data_in_reg = DFFE(VC2_q_b[14]_PORT_A_data_in, VC2_q_b[14]_clock_0, , , );
VC2_q_b[14]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[14]_PORT_A_address_reg = DFFE(VC2_q_b[14]_PORT_A_address, VC2_q_b[14]_clock_0, , , );
VC2_q_b[14]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[14]_PORT_B_address_reg = DFFE(VC2_q_b[14]_PORT_B_address, VC2_q_b[14]_clock_1, , , );
VC2_q_b[14]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[14]_PORT_A_write_enable_reg = DFFE(VC2_q_b[14]_PORT_A_write_enable, VC2_q_b[14]_clock_0, , , );
VC2_q_b[14]_PORT_B_read_enable = VCC;
VC2_q_b[14]_PORT_B_read_enable_reg = DFFE(VC2_q_b[14]_PORT_B_read_enable, VC2_q_b[14]_clock_1, , , );
VC2_q_b[14]_clock_0 = CLOCK_50;
VC2_q_b[14]_clock_1 = CLOCK_50;
VC2_q_b[14]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[14]_PORT_B_data_out = MEMORY(VC2_q_b[14]_PORT_A_data_in_reg, , VC2_q_b[14]_PORT_A_address_reg, VC2_q_b[14]_PORT_B_address_reg, VC2_q_b[14]_PORT_A_write_enable_reg, , , VC2_q_b[14]_PORT_B_read_enable_reg, , , VC2_q_b[14]_clock_0, VC2_q_b[14]_clock_1, VC2_q_b[14]_clock_enable_0, , , , , );
VC2_q_b[14] = VC2_q_b[14]_PORT_B_data_out[0];


--PC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
PC1L46_adder_eqn = ( !PC1_F_pc[13] ) + ( GND ) + ( PC1L43 );
PC1L46 = SUM(PC1L46_adder_eqn);

--PC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
PC1L47_adder_eqn = ( !PC1_F_pc[13] ) + ( GND ) + ( PC1L43 );
PC1L47 = CARRY(PC1L47_adder_eqn);


--VC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[15]_PORT_A_data_in = PC1L816;
VC1_q_b[15]_PORT_A_data_in_reg = DFFE(VC1_q_b[15]_PORT_A_data_in, VC1_q_b[15]_clock_0, , , );
VC1_q_b[15]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[15]_PORT_A_address_reg = DFFE(VC1_q_b[15]_PORT_A_address, VC1_q_b[15]_clock_0, , , );
VC1_q_b[15]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[15]_PORT_B_address_reg = DFFE(VC1_q_b[15]_PORT_B_address, VC1_q_b[15]_clock_1, , , );
VC1_q_b[15]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[15]_PORT_A_write_enable_reg = DFFE(VC1_q_b[15]_PORT_A_write_enable, VC1_q_b[15]_clock_0, , , );
VC1_q_b[15]_PORT_B_read_enable = VCC;
VC1_q_b[15]_PORT_B_read_enable_reg = DFFE(VC1_q_b[15]_PORT_B_read_enable, VC1_q_b[15]_clock_1, , , );
VC1_q_b[15]_clock_0 = CLOCK_50;
VC1_q_b[15]_clock_1 = CLOCK_50;
VC1_q_b[15]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[15]_PORT_B_data_out = MEMORY(VC1_q_b[15]_PORT_A_data_in_reg, , VC1_q_b[15]_PORT_A_address_reg, VC1_q_b[15]_PORT_B_address_reg, VC1_q_b[15]_PORT_A_write_enable_reg, , , VC1_q_b[15]_PORT_B_read_enable_reg, , , VC1_q_b[15]_clock_0, VC1_q_b[15]_clock_1, VC1_q_b[15]_clock_enable_0, , , , , );
VC1_q_b[15] = VC1_q_b[15]_PORT_B_data_out[0];


--VC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[15]_PORT_A_data_in = PC1L816;
VC2_q_b[15]_PORT_A_data_in_reg = DFFE(VC2_q_b[15]_PORT_A_data_in, VC2_q_b[15]_clock_0, , , );
VC2_q_b[15]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[15]_PORT_A_address_reg = DFFE(VC2_q_b[15]_PORT_A_address, VC2_q_b[15]_clock_0, , , );
VC2_q_b[15]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[15]_PORT_B_address_reg = DFFE(VC2_q_b[15]_PORT_B_address, VC2_q_b[15]_clock_1, , , );
VC2_q_b[15]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[15]_PORT_A_write_enable_reg = DFFE(VC2_q_b[15]_PORT_A_write_enable, VC2_q_b[15]_clock_0, , , );
VC2_q_b[15]_PORT_B_read_enable = VCC;
VC2_q_b[15]_PORT_B_read_enable_reg = DFFE(VC2_q_b[15]_PORT_B_read_enable, VC2_q_b[15]_clock_1, , , );
VC2_q_b[15]_clock_0 = CLOCK_50;
VC2_q_b[15]_clock_1 = CLOCK_50;
VC2_q_b[15]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[15]_PORT_B_data_out = MEMORY(VC2_q_b[15]_PORT_A_data_in_reg, , VC2_q_b[15]_PORT_A_address_reg, VC2_q_b[15]_PORT_B_address_reg, VC2_q_b[15]_PORT_A_write_enable_reg, , , VC2_q_b[15]_PORT_B_read_enable_reg, , , VC2_q_b[15]_clock_0, VC2_q_b[15]_clock_1, VC2_q_b[15]_clock_enable_0, , , , , );
VC2_q_b[15] = VC2_q_b[15]_PORT_B_data_out[0];


--PC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

PC1_E_shift_rot_result[17] = DFFEAS(PC1L449, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[17],  ,  , PC1_E_new_inst);


--PC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
PC1L50_adder_eqn = ( PC1_F_pc[14] ) + ( GND ) + ( PC1L47 );
PC1L50 = SUM(PC1L50_adder_eqn);


--VC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[16]_PORT_A_data_in = PC1L817;
VC1_q_b[16]_PORT_A_data_in_reg = DFFE(VC1_q_b[16]_PORT_A_data_in, VC1_q_b[16]_clock_0, , , );
VC1_q_b[16]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[16]_PORT_A_address_reg = DFFE(VC1_q_b[16]_PORT_A_address, VC1_q_b[16]_clock_0, , , );
VC1_q_b[16]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[16]_PORT_B_address_reg = DFFE(VC1_q_b[16]_PORT_B_address, VC1_q_b[16]_clock_1, , , );
VC1_q_b[16]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[16]_PORT_A_write_enable_reg = DFFE(VC1_q_b[16]_PORT_A_write_enable, VC1_q_b[16]_clock_0, , , );
VC1_q_b[16]_PORT_B_read_enable = VCC;
VC1_q_b[16]_PORT_B_read_enable_reg = DFFE(VC1_q_b[16]_PORT_B_read_enable, VC1_q_b[16]_clock_1, , , );
VC1_q_b[16]_clock_0 = CLOCK_50;
VC1_q_b[16]_clock_1 = CLOCK_50;
VC1_q_b[16]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[16]_PORT_B_data_out = MEMORY(VC1_q_b[16]_PORT_A_data_in_reg, , VC1_q_b[16]_PORT_A_address_reg, VC1_q_b[16]_PORT_B_address_reg, VC1_q_b[16]_PORT_A_write_enable_reg, , , VC1_q_b[16]_PORT_B_read_enable_reg, , , VC1_q_b[16]_clock_0, VC1_q_b[16]_clock_1, VC1_q_b[16]_clock_enable_0, , , , , );
VC1_q_b[16] = VC1_q_b[16]_PORT_B_data_out[0];


--PC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

PC1_D_iw[6] = DFFEAS(PC1L602, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--VC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[16]_PORT_A_data_in = PC1L817;
VC2_q_b[16]_PORT_A_data_in_reg = DFFE(VC2_q_b[16]_PORT_A_data_in, VC2_q_b[16]_clock_0, , , );
VC2_q_b[16]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[16]_PORT_A_address_reg = DFFE(VC2_q_b[16]_PORT_A_address, VC2_q_b[16]_clock_0, , , );
VC2_q_b[16]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[16]_PORT_B_address_reg = DFFE(VC2_q_b[16]_PORT_B_address, VC2_q_b[16]_clock_1, , , );
VC2_q_b[16]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[16]_PORT_A_write_enable_reg = DFFE(VC2_q_b[16]_PORT_A_write_enable, VC2_q_b[16]_clock_0, , , );
VC2_q_b[16]_PORT_B_read_enable = VCC;
VC2_q_b[16]_PORT_B_read_enable_reg = DFFE(VC2_q_b[16]_PORT_B_read_enable, VC2_q_b[16]_clock_1, , , );
VC2_q_b[16]_clock_0 = CLOCK_50;
VC2_q_b[16]_clock_1 = CLOCK_50;
VC2_q_b[16]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[16]_PORT_B_data_out = MEMORY(VC2_q_b[16]_PORT_A_data_in_reg, , VC2_q_b[16]_PORT_A_address_reg, VC2_q_b[16]_PORT_B_address_reg, VC2_q_b[16]_PORT_A_write_enable_reg, , , VC2_q_b[16]_PORT_B_read_enable_reg, , , VC2_q_b[16]_clock_0, VC2_q_b[16]_clock_1, VC2_q_b[16]_clock_enable_0, , , , , );
VC2_q_b[16] = VC2_q_b[16]_PORT_B_data_out[0];


--PC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
PC1L54_adder_eqn = ( PC1_F_pc[1] ) + ( GND ) + ( PC1L59 );
PC1L54 = SUM(PC1L54_adder_eqn);

--PC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
PC1L55_adder_eqn = ( PC1_F_pc[1] ) + ( GND ) + ( PC1L59 );
PC1L55 = CARRY(PC1L55_adder_eqn);


--PC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

PC1_D_iw[7] = DFFEAS(PC1L603, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--VC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[3]_PORT_A_data_in = PC1L804;
VC1_q_b[3]_PORT_A_data_in_reg = DFFE(VC1_q_b[3]_PORT_A_data_in, VC1_q_b[3]_clock_0, , , );
VC1_q_b[3]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[3]_PORT_A_address_reg = DFFE(VC1_q_b[3]_PORT_A_address, VC1_q_b[3]_clock_0, , , );
VC1_q_b[3]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[3]_PORT_B_address_reg = DFFE(VC1_q_b[3]_PORT_B_address, VC1_q_b[3]_clock_1, , , );
VC1_q_b[3]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[3]_PORT_A_write_enable_reg = DFFE(VC1_q_b[3]_PORT_A_write_enable, VC1_q_b[3]_clock_0, , , );
VC1_q_b[3]_PORT_B_read_enable = VCC;
VC1_q_b[3]_PORT_B_read_enable_reg = DFFE(VC1_q_b[3]_PORT_B_read_enable, VC1_q_b[3]_clock_1, , , );
VC1_q_b[3]_clock_0 = CLOCK_50;
VC1_q_b[3]_clock_1 = CLOCK_50;
VC1_q_b[3]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[3]_PORT_B_data_out = MEMORY(VC1_q_b[3]_PORT_A_data_in_reg, , VC1_q_b[3]_PORT_A_address_reg, VC1_q_b[3]_PORT_B_address_reg, VC1_q_b[3]_PORT_A_write_enable_reg, , , VC1_q_b[3]_PORT_B_read_enable_reg, , , VC1_q_b[3]_clock_0, VC1_q_b[3]_clock_1, VC1_q_b[3]_clock_enable_0, , , , , );
VC1_q_b[3] = VC1_q_b[3]_PORT_B_data_out[0];


--PC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

PC1_E_shift_rot_result[1] = DFFEAS(PC1L433, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[1],  ,  , PC1_E_new_inst);


--PC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57
PC1L58_adder_eqn = ( PC1_F_pc[0] ) + ( VCC ) + ( !VCC );
PC1L58 = SUM(PC1L58_adder_eqn);

--PC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58
PC1L59_adder_eqn = ( PC1_F_pc[0] ) + ( VCC ) + ( !VCC );
PC1L59 = CARRY(PC1L59_adder_eqn);


--VC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[2]_PORT_A_data_in = PC1L803;
VC1_q_b[2]_PORT_A_data_in_reg = DFFE(VC1_q_b[2]_PORT_A_data_in, VC1_q_b[2]_clock_0, , , );
VC1_q_b[2]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[2]_PORT_A_address_reg = DFFE(VC1_q_b[2]_PORT_A_address, VC1_q_b[2]_clock_0, , , );
VC1_q_b[2]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[2]_PORT_B_address_reg = DFFE(VC1_q_b[2]_PORT_B_address, VC1_q_b[2]_clock_1, , , );
VC1_q_b[2]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[2]_PORT_A_write_enable_reg = DFFE(VC1_q_b[2]_PORT_A_write_enable, VC1_q_b[2]_clock_0, , , );
VC1_q_b[2]_PORT_B_read_enable = VCC;
VC1_q_b[2]_PORT_B_read_enable_reg = DFFE(VC1_q_b[2]_PORT_B_read_enable, VC1_q_b[2]_clock_1, , , );
VC1_q_b[2]_clock_0 = CLOCK_50;
VC1_q_b[2]_clock_1 = CLOCK_50;
VC1_q_b[2]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[2]_PORT_B_data_out = MEMORY(VC1_q_b[2]_PORT_A_data_in_reg, , VC1_q_b[2]_PORT_A_address_reg, VC1_q_b[2]_PORT_B_address_reg, VC1_q_b[2]_PORT_A_write_enable_reg, , , VC1_q_b[2]_PORT_B_read_enable_reg, , , VC1_q_b[2]_clock_0, VC1_q_b[2]_clock_1, VC1_q_b[2]_clock_enable_0, , , , , );
VC1_q_b[2] = VC1_q_b[2]_PORT_B_data_out[0];


--PC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
PC1L122_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[1]) ) + ( PC1_E_src1[1] ) + ( PC1L131 );
PC1L122 = SUM(PC1L122_adder_eqn);

--PC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
PC1L123_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[1]) ) + ( PC1_E_src1[1] ) + ( PC1L131 );
PC1L123 = CARRY(PC1L123_adder_eqn);


--PC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

PC1_F_pc[9] = DFFEAS(PC1L652, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--PC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

PC1_F_pc[11] = DFFEAS(PC1L654, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--PC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]
--register power-up is low

PC1_F_pc[14] = DFFEAS(PC1L657, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--PC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

PC1_F_pc[12] = DFFEAS(PC1L655, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--PC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

PC1_F_pc[10] = DFFEAS(PC1L653, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--PC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

PC1_av_ld_byte0_data[1] = DFFEAS(DC1_src_data[1], CLOCK_50, !X1_r_sync_rst,  , PC1L852, PC1_av_ld_byte1_data[1],  ,  , PC1L961);


--PC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

PC1_W_alu_result[1] = DFFEAS(PC1L312, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

PC1_av_ld_byte0_data[2] = DFFEAS(DC1_src_data[2], CLOCK_50, !X1_r_sync_rst,  , PC1L852, PC1_av_ld_byte1_data[2],  ,  , PC1L961);


--PC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

PC1_av_ld_byte0_data[3] = DFFEAS(DC1_src_data[3], CLOCK_50, !X1_r_sync_rst,  , PC1L852, PC1_av_ld_byte1_data[3],  ,  , PC1L961);


--PC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

PC1_av_ld_byte0_data[4] = DFFEAS(DC1_src_data[4], CLOCK_50, !X1_r_sync_rst,  , PC1L852, PC1_av_ld_byte1_data[4],  ,  , PC1L961);


--PC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

PC1_av_ld_byte0_data[5] = DFFEAS(DC1_src_data[5], CLOCK_50, !X1_r_sync_rst,  , PC1L852, PC1_av_ld_byte1_data[5],  ,  , PC1L961);


--PC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

PC1_av_ld_byte0_data[6] = DFFEAS(DC1_src_data[6], CLOCK_50, !X1_r_sync_rst,  , PC1L852, PC1_av_ld_byte1_data[6],  ,  , PC1L961);


--PC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

PC1_av_ld_byte0_data[7] = DFFEAS(DC1_src_data[7], CLOCK_50, !X1_r_sync_rst,  , PC1L852, PC1_av_ld_byte1_data[7],  ,  , PC1L961);


--AB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

AB1_count[0] = AMPP_FUNCTION(A1L136, AB1L16, !A1L128, !A1L134, AB1L57);


--AB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

AB1_td_shift[10] = AMPP_FUNCTION(A1L136, A1L137, !A1L128, !A1L134, AB1L57);


--AB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

AB1_count[8] = AMPP_FUNCTION(A1L136, AB1_count[7], !A1L128, !A1L134, AB1L57);


--LD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

LD1_sr[3] = DFFEAS(LD1L59, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--YC1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

YC1_break_readreg[1] = DFFEAS(KD1_jdo[1], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

HD1_MonDReg[1] = DFFEAS(KD1_jdo[4], CLOCK_50,  ,  , HD1L50, UD1_q_a[1],  , HD1L58, !KD1_take_action_ocimem_b);


--UD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[0]_PORT_A_data_in = HD1L129;
UD1_q_a[0]_PORT_A_data_in_reg = DFFE(UD1_q_a[0]_PORT_A_data_in, UD1_q_a[0]_clock_0, , , UD1_q_a[0]_clock_enable_0);
UD1_q_a[0]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[0]_PORT_A_address_reg = DFFE(UD1_q_a[0]_PORT_A_address, UD1_q_a[0]_clock_0, , , UD1_q_a[0]_clock_enable_0);
UD1_q_a[0]_PORT_A_write_enable = HD1L161;
UD1_q_a[0]_PORT_A_write_enable_reg = DFFE(UD1_q_a[0]_PORT_A_write_enable, UD1_q_a[0]_clock_0, , , UD1_q_a[0]_clock_enable_0);
UD1_q_a[0]_PORT_A_read_enable = !HD1L161;
UD1_q_a[0]_PORT_A_read_enable_reg = DFFE(UD1_q_a[0]_PORT_A_read_enable, UD1_q_a[0]_clock_0, , , UD1_q_a[0]_clock_enable_0);
UD1_q_a[0]_PORT_A_byte_mask = HD1L124;
UD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[0]_PORT_A_byte_mask, UD1_q_a[0]_clock_0, , , UD1_q_a[0]_clock_enable_0);
UD1_q_a[0]_clock_0 = CLOCK_50;
UD1_q_a[0]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[0]_PORT_A_data_out = MEMORY(UD1_q_a[0]_PORT_A_data_in_reg, , UD1_q_a[0]_PORT_A_address_reg, , UD1_q_a[0]_PORT_A_write_enable_reg, UD1_q_a[0]_PORT_A_read_enable_reg, , , UD1_q_a[0]_PORT_A_byte_mask_reg, , UD1_q_a[0]_clock_0, , UD1_q_a[0]_clock_enable_0, , , , , );
UD1_q_a[0] = UD1_q_a[0]_PORT_A_data_out[0];


--HD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

HD1_MonAReg[2] = DFFEAS(HD1L7, CLOCK_50,  ,  , KD1L49, KD1_jdo[26],  ,  , KD1_take_action_ocimem_a);


--HD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

HD1_MonAReg[4] = DFFEAS(HD1L11, CLOCK_50,  ,  , KD1L49, KD1_jdo[28],  ,  , KD1_take_action_ocimem_a);


--HD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

HD1_MonAReg[3] = DFFEAS(HD1L15, CLOCK_50,  ,  , KD1L49, KD1_jdo[27],  ,  , KD1_take_action_ocimem_a);


--cntr[22] is cntr[22]
--register power-up is low

cntr[22] = DFFEAS(A1L10, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L14 is Add0~13
A1L14_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add0~14
A1L15_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L15 = CARRY(A1L15_adder_eqn);


--PC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

PC1_E_shift_rot_cnt[4] = DFFEAS(PC1L197, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src2[4],  ,  , PC1_E_new_inst);


--PC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

PC1_E_shift_rot_cnt[3] = DFFEAS(PC1L198, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src2[3],  ,  , PC1_E_new_inst);


--PC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

PC1_E_shift_rot_cnt[2] = DFFEAS(PC1L199, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src2[2],  ,  , PC1_E_new_inst);


--PC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

PC1_E_shift_rot_cnt[1] = DFFEAS(PC1L200, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src2[1],  ,  , PC1_E_new_inst);


--PC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

PC1_E_shift_rot_cnt[0] = DFFEAS(PC1_E_src2[0], CLOCK_50, !X1_r_sync_rst,  ,  , PC1L393,  ,  , !PC1_E_new_inst);


--VD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[0]_PORT_A_data_in = SB2L24;
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = !W1L2;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = W1L2;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = SB2_src_data[32];
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = CLOCK_50;
VD1_q_a[0]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[0] = VD1_q_a[0]_PORT_A_data_out[0];


--VB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

VB1_av_readdata_pre[0] = DFFEAS(S1_ien_AF, CLOCK_50, !X1_r_sync_rst,  ,  , KB2_q_b[0],  ,  , S1_read_0);


--PC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
PC1L126_adder_eqn = ( PC1_E_alu_sub ) + ( GND ) + ( PC1L135 );
PC1L126 = SUM(PC1L126_adder_eqn);


--PC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

PC1_E_src2[17] = DFFEAS(PC1L721, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

PC1_E_src1[17] = DFFEAS(VC1_q_b[17], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

PC1_E_src1[1] = DFFEAS(VC1_q_b[1], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

PC1_E_src2[23] = DFFEAS(PC1L727, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

PC1_E_src1[23] = DFFEAS(VC1_q_b[23], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

PC1_E_src2[22] = DFFEAS(PC1L726, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

PC1_E_src1[22] = DFFEAS(VC1_q_b[22], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

PC1_E_src2[21] = DFFEAS(PC1L725, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

PC1_E_src1[21] = DFFEAS(VC1_q_b[21], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

PC1_E_src2[20] = DFFEAS(PC1L724, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

PC1_E_src1[20] = DFFEAS(VC1_q_b[20], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

PC1_E_src2[19] = DFFEAS(PC1L723, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

PC1_E_src1[19] = DFFEAS(VC1_q_b[19], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

PC1_E_src2[18] = DFFEAS(PC1L722, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

PC1_E_src1[18] = DFFEAS(VC1_q_b[18], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

PC1_E_src2[25] = DFFEAS(PC1L729, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

PC1_E_src1[25] = DFFEAS(VC1_q_b[25], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

PC1_E_src2[24] = DFFEAS(PC1L728, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

PC1_E_src1[24] = DFFEAS(VC1_q_b[24], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

PC1_E_src2[27] = DFFEAS(PC1L731, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

PC1_E_src1[27] = DFFEAS(VC1_q_b[27], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

PC1_E_src2[26] = DFFEAS(PC1L730, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

PC1_E_src1[26] = DFFEAS(VC1_q_b[26], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

PC1_E_src2[29] = DFFEAS(PC1L733, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

PC1_E_src1[29] = DFFEAS(VC1_q_b[29], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

PC1_E_src2[28] = DFFEAS(PC1L732, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

PC1_E_src1[28] = DFFEAS(VC1_q_b[28], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

PC1_E_src1[0] = DFFEAS(VC1_q_b[0], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

PC1_E_src1[31] = DFFEAS(VC1_q_b[31], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

PC1_E_src2[30] = DFFEAS(PC1L734, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L736,  );


--PC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

PC1_E_src1[30] = DFFEAS(VC1_q_b[30], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L488,  );


--PC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

PC1_W_estatus_reg = DFFEAS(PC1L791, CLOCK_50, !X1_r_sync_rst,  , PC1_E_valid_from_R, PC1_W_status_reg_pie,  ,  , PC1_R_ctrl_exception);


--PC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

PC1_E_shift_rot_result[0] = DFFEAS(PC1L432, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[0],  ,  , PC1_E_new_inst);


--PC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
PC1L130_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[0]) ) + ( PC1_E_src1[0] ) + ( PC1L139 );
PC1L130 = SUM(PC1L130_adder_eqn);

--PC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
PC1L131_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[0]) ) + ( PC1_E_src1[0] ) + ( PC1L139 );
PC1L131 = CARRY(PC1L131_adder_eqn);


--VD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[22]_PORT_A_data_in = SB2L25;
VD1_q_a[22]_PORT_A_data_in_reg = DFFE(VD1_q_a[22]_PORT_A_data_in, VD1_q_a[22]_clock_0, , , VD1_q_a[22]_clock_enable_0);
VD1_q_a[22]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[22]_PORT_A_address_reg = DFFE(VD1_q_a[22]_PORT_A_address, VD1_q_a[22]_clock_0, , , VD1_q_a[22]_clock_enable_0);
VD1_q_a[22]_PORT_A_write_enable = !W1L2;
VD1_q_a[22]_PORT_A_write_enable_reg = DFFE(VD1_q_a[22]_PORT_A_write_enable, VD1_q_a[22]_clock_0, , , VD1_q_a[22]_clock_enable_0);
VD1_q_a[22]_PORT_A_read_enable = W1L2;
VD1_q_a[22]_PORT_A_read_enable_reg = DFFE(VD1_q_a[22]_PORT_A_read_enable, VD1_q_a[22]_clock_0, , , VD1_q_a[22]_clock_enable_0);
VD1_q_a[22]_PORT_A_byte_mask = SB2_src_data[34];
VD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[22]_PORT_A_byte_mask, VD1_q_a[22]_clock_0, , , VD1_q_a[22]_clock_enable_0);
VD1_q_a[22]_clock_0 = CLOCK_50;
VD1_q_a[22]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[22]_PORT_A_data_out = MEMORY(VD1_q_a[22]_PORT_A_data_in_reg, , VD1_q_a[22]_PORT_A_address_reg, , VD1_q_a[22]_PORT_A_write_enable_reg, VD1_q_a[22]_PORT_A_read_enable_reg, , , VD1_q_a[22]_PORT_A_byte_mask_reg, , VD1_q_a[22]_clock_0, , VD1_q_a[22]_clock_enable_0, , , , , );
VD1_q_a[22] = VD1_q_a[22]_PORT_A_data_out[0];


--VD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[23]_PORT_A_data_in = SB2L26;
VD1_q_a[23]_PORT_A_data_in_reg = DFFE(VD1_q_a[23]_PORT_A_data_in, VD1_q_a[23]_clock_0, , , VD1_q_a[23]_clock_enable_0);
VD1_q_a[23]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[23]_PORT_A_address_reg = DFFE(VD1_q_a[23]_PORT_A_address, VD1_q_a[23]_clock_0, , , VD1_q_a[23]_clock_enable_0);
VD1_q_a[23]_PORT_A_write_enable = !W1L2;
VD1_q_a[23]_PORT_A_write_enable_reg = DFFE(VD1_q_a[23]_PORT_A_write_enable, VD1_q_a[23]_clock_0, , , VD1_q_a[23]_clock_enable_0);
VD1_q_a[23]_PORT_A_read_enable = W1L2;
VD1_q_a[23]_PORT_A_read_enable_reg = DFFE(VD1_q_a[23]_PORT_A_read_enable, VD1_q_a[23]_clock_0, , , VD1_q_a[23]_clock_enable_0);
VD1_q_a[23]_PORT_A_byte_mask = SB2_src_data[34];
VD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[23]_PORT_A_byte_mask, VD1_q_a[23]_clock_0, , , VD1_q_a[23]_clock_enable_0);
VD1_q_a[23]_clock_0 = CLOCK_50;
VD1_q_a[23]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[23]_PORT_A_data_out = MEMORY(VD1_q_a[23]_PORT_A_data_in_reg, , VD1_q_a[23]_PORT_A_address_reg, , VD1_q_a[23]_PORT_A_write_enable_reg, VD1_q_a[23]_PORT_A_read_enable_reg, , , VD1_q_a[23]_PORT_A_byte_mask_reg, , VD1_q_a[23]_clock_0, , VD1_q_a[23]_clock_enable_0, , , , , );
VD1_q_a[23] = VD1_q_a[23]_PORT_A_data_out[0];


--VD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[24]_PORT_A_data_in = SB2L27;
VD1_q_a[24]_PORT_A_data_in_reg = DFFE(VD1_q_a[24]_PORT_A_data_in, VD1_q_a[24]_clock_0, , , VD1_q_a[24]_clock_enable_0);
VD1_q_a[24]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[24]_PORT_A_address_reg = DFFE(VD1_q_a[24]_PORT_A_address, VD1_q_a[24]_clock_0, , , VD1_q_a[24]_clock_enable_0);
VD1_q_a[24]_PORT_A_write_enable = !W1L2;
VD1_q_a[24]_PORT_A_write_enable_reg = DFFE(VD1_q_a[24]_PORT_A_write_enable, VD1_q_a[24]_clock_0, , , VD1_q_a[24]_clock_enable_0);
VD1_q_a[24]_PORT_A_read_enable = W1L2;
VD1_q_a[24]_PORT_A_read_enable_reg = DFFE(VD1_q_a[24]_PORT_A_read_enable, VD1_q_a[24]_clock_0, , , VD1_q_a[24]_clock_enable_0);
VD1_q_a[24]_PORT_A_byte_mask = SB2_src_data[35];
VD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[24]_PORT_A_byte_mask, VD1_q_a[24]_clock_0, , , VD1_q_a[24]_clock_enable_0);
VD1_q_a[24]_clock_0 = CLOCK_50;
VD1_q_a[24]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[24]_PORT_A_data_out = MEMORY(VD1_q_a[24]_PORT_A_data_in_reg, , VD1_q_a[24]_PORT_A_address_reg, , VD1_q_a[24]_PORT_A_write_enable_reg, VD1_q_a[24]_PORT_A_read_enable_reg, , , VD1_q_a[24]_PORT_A_byte_mask_reg, , VD1_q_a[24]_clock_0, , VD1_q_a[24]_clock_enable_0, , , , , );
VD1_q_a[24] = VD1_q_a[24]_PORT_A_data_out[0];


--VD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[25]_PORT_A_data_in = SB2L28;
VD1_q_a[25]_PORT_A_data_in_reg = DFFE(VD1_q_a[25]_PORT_A_data_in, VD1_q_a[25]_clock_0, , , VD1_q_a[25]_clock_enable_0);
VD1_q_a[25]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[25]_PORT_A_address_reg = DFFE(VD1_q_a[25]_PORT_A_address, VD1_q_a[25]_clock_0, , , VD1_q_a[25]_clock_enable_0);
VD1_q_a[25]_PORT_A_write_enable = !W1L2;
VD1_q_a[25]_PORT_A_write_enable_reg = DFFE(VD1_q_a[25]_PORT_A_write_enable, VD1_q_a[25]_clock_0, , , VD1_q_a[25]_clock_enable_0);
VD1_q_a[25]_PORT_A_read_enable = W1L2;
VD1_q_a[25]_PORT_A_read_enable_reg = DFFE(VD1_q_a[25]_PORT_A_read_enable, VD1_q_a[25]_clock_0, , , VD1_q_a[25]_clock_enable_0);
VD1_q_a[25]_PORT_A_byte_mask = SB2_src_data[35];
VD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[25]_PORT_A_byte_mask, VD1_q_a[25]_clock_0, , , VD1_q_a[25]_clock_enable_0);
VD1_q_a[25]_clock_0 = CLOCK_50;
VD1_q_a[25]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[25]_PORT_A_data_out = MEMORY(VD1_q_a[25]_PORT_A_data_in_reg, , VD1_q_a[25]_PORT_A_address_reg, , VD1_q_a[25]_PORT_A_write_enable_reg, VD1_q_a[25]_PORT_A_read_enable_reg, , , VD1_q_a[25]_PORT_A_byte_mask_reg, , VD1_q_a[25]_clock_0, , VD1_q_a[25]_clock_enable_0, , , , , );
VD1_q_a[25] = VD1_q_a[25]_PORT_A_data_out[0];


--VD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[26]_PORT_A_data_in = SB2L29;
VD1_q_a[26]_PORT_A_data_in_reg = DFFE(VD1_q_a[26]_PORT_A_data_in, VD1_q_a[26]_clock_0, , , VD1_q_a[26]_clock_enable_0);
VD1_q_a[26]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[26]_PORT_A_address_reg = DFFE(VD1_q_a[26]_PORT_A_address, VD1_q_a[26]_clock_0, , , VD1_q_a[26]_clock_enable_0);
VD1_q_a[26]_PORT_A_write_enable = !W1L2;
VD1_q_a[26]_PORT_A_write_enable_reg = DFFE(VD1_q_a[26]_PORT_A_write_enable, VD1_q_a[26]_clock_0, , , VD1_q_a[26]_clock_enable_0);
VD1_q_a[26]_PORT_A_read_enable = W1L2;
VD1_q_a[26]_PORT_A_read_enable_reg = DFFE(VD1_q_a[26]_PORT_A_read_enable, VD1_q_a[26]_clock_0, , , VD1_q_a[26]_clock_enable_0);
VD1_q_a[26]_PORT_A_byte_mask = SB2_src_data[35];
VD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[26]_PORT_A_byte_mask, VD1_q_a[26]_clock_0, , , VD1_q_a[26]_clock_enable_0);
VD1_q_a[26]_clock_0 = CLOCK_50;
VD1_q_a[26]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[26]_PORT_A_data_out = MEMORY(VD1_q_a[26]_PORT_A_data_in_reg, , VD1_q_a[26]_PORT_A_address_reg, , VD1_q_a[26]_PORT_A_write_enable_reg, VD1_q_a[26]_PORT_A_read_enable_reg, , , VD1_q_a[26]_PORT_A_byte_mask_reg, , VD1_q_a[26]_clock_0, , VD1_q_a[26]_clock_enable_0, , , , , );
VD1_q_a[26] = VD1_q_a[26]_PORT_A_data_out[0];


--VD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[11]_PORT_A_data_in = SB2L30;
VD1_q_a[11]_PORT_A_data_in_reg = DFFE(VD1_q_a[11]_PORT_A_data_in, VD1_q_a[11]_clock_0, , , VD1_q_a[11]_clock_enable_0);
VD1_q_a[11]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[11]_PORT_A_address_reg = DFFE(VD1_q_a[11]_PORT_A_address, VD1_q_a[11]_clock_0, , , VD1_q_a[11]_clock_enable_0);
VD1_q_a[11]_PORT_A_write_enable = !W1L2;
VD1_q_a[11]_PORT_A_write_enable_reg = DFFE(VD1_q_a[11]_PORT_A_write_enable, VD1_q_a[11]_clock_0, , , VD1_q_a[11]_clock_enable_0);
VD1_q_a[11]_PORT_A_read_enable = W1L2;
VD1_q_a[11]_PORT_A_read_enable_reg = DFFE(VD1_q_a[11]_PORT_A_read_enable, VD1_q_a[11]_clock_0, , , VD1_q_a[11]_clock_enable_0);
VD1_q_a[11]_PORT_A_byte_mask = SB2_src_data[33];
VD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[11]_PORT_A_byte_mask, VD1_q_a[11]_clock_0, , , VD1_q_a[11]_clock_enable_0);
VD1_q_a[11]_clock_0 = CLOCK_50;
VD1_q_a[11]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[11]_PORT_A_data_out = MEMORY(VD1_q_a[11]_PORT_A_data_in_reg, , VD1_q_a[11]_PORT_A_address_reg, , VD1_q_a[11]_PORT_A_write_enable_reg, VD1_q_a[11]_PORT_A_read_enable_reg, , , VD1_q_a[11]_PORT_A_byte_mask_reg, , VD1_q_a[11]_clock_0, , VD1_q_a[11]_clock_enable_0, , , , , );
VD1_q_a[11] = VD1_q_a[11]_PORT_A_data_out[0];


--VD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[12]_PORT_A_data_in = SB2L31;
VD1_q_a[12]_PORT_A_data_in_reg = DFFE(VD1_q_a[12]_PORT_A_data_in, VD1_q_a[12]_clock_0, , , VD1_q_a[12]_clock_enable_0);
VD1_q_a[12]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[12]_PORT_A_address_reg = DFFE(VD1_q_a[12]_PORT_A_address, VD1_q_a[12]_clock_0, , , VD1_q_a[12]_clock_enable_0);
VD1_q_a[12]_PORT_A_write_enable = !W1L2;
VD1_q_a[12]_PORT_A_write_enable_reg = DFFE(VD1_q_a[12]_PORT_A_write_enable, VD1_q_a[12]_clock_0, , , VD1_q_a[12]_clock_enable_0);
VD1_q_a[12]_PORT_A_read_enable = W1L2;
VD1_q_a[12]_PORT_A_read_enable_reg = DFFE(VD1_q_a[12]_PORT_A_read_enable, VD1_q_a[12]_clock_0, , , VD1_q_a[12]_clock_enable_0);
VD1_q_a[12]_PORT_A_byte_mask = SB2_src_data[33];
VD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[12]_PORT_A_byte_mask, VD1_q_a[12]_clock_0, , , VD1_q_a[12]_clock_enable_0);
VD1_q_a[12]_clock_0 = CLOCK_50;
VD1_q_a[12]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[12]_PORT_A_data_out = MEMORY(VD1_q_a[12]_PORT_A_data_in_reg, , VD1_q_a[12]_PORT_A_address_reg, , VD1_q_a[12]_PORT_A_write_enable_reg, VD1_q_a[12]_PORT_A_read_enable_reg, , , VD1_q_a[12]_PORT_A_byte_mask_reg, , VD1_q_a[12]_clock_0, , VD1_q_a[12]_clock_enable_0, , , , , );
VD1_q_a[12] = VD1_q_a[12]_PORT_A_data_out[0];


--VD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[13]_PORT_A_data_in = SB2L32;
VD1_q_a[13]_PORT_A_data_in_reg = DFFE(VD1_q_a[13]_PORT_A_data_in, VD1_q_a[13]_clock_0, , , VD1_q_a[13]_clock_enable_0);
VD1_q_a[13]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[13]_PORT_A_address_reg = DFFE(VD1_q_a[13]_PORT_A_address, VD1_q_a[13]_clock_0, , , VD1_q_a[13]_clock_enable_0);
VD1_q_a[13]_PORT_A_write_enable = !W1L2;
VD1_q_a[13]_PORT_A_write_enable_reg = DFFE(VD1_q_a[13]_PORT_A_write_enable, VD1_q_a[13]_clock_0, , , VD1_q_a[13]_clock_enable_0);
VD1_q_a[13]_PORT_A_read_enable = W1L2;
VD1_q_a[13]_PORT_A_read_enable_reg = DFFE(VD1_q_a[13]_PORT_A_read_enable, VD1_q_a[13]_clock_0, , , VD1_q_a[13]_clock_enable_0);
VD1_q_a[13]_PORT_A_byte_mask = SB2_src_data[33];
VD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[13]_PORT_A_byte_mask, VD1_q_a[13]_clock_0, , , VD1_q_a[13]_clock_enable_0);
VD1_q_a[13]_clock_0 = CLOCK_50;
VD1_q_a[13]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[13]_PORT_A_data_out = MEMORY(VD1_q_a[13]_PORT_A_data_in_reg, , VD1_q_a[13]_PORT_A_address_reg, , VD1_q_a[13]_PORT_A_write_enable_reg, VD1_q_a[13]_PORT_A_read_enable_reg, , , VD1_q_a[13]_PORT_A_byte_mask_reg, , VD1_q_a[13]_clock_0, , VD1_q_a[13]_clock_enable_0, , , , , );
VD1_q_a[13] = VD1_q_a[13]_PORT_A_data_out[0];


--VD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[14]_PORT_A_data_in = SB2L33;
VD1_q_a[14]_PORT_A_data_in_reg = DFFE(VD1_q_a[14]_PORT_A_data_in, VD1_q_a[14]_clock_0, , , VD1_q_a[14]_clock_enable_0);
VD1_q_a[14]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[14]_PORT_A_address_reg = DFFE(VD1_q_a[14]_PORT_A_address, VD1_q_a[14]_clock_0, , , VD1_q_a[14]_clock_enable_0);
VD1_q_a[14]_PORT_A_write_enable = !W1L2;
VD1_q_a[14]_PORT_A_write_enable_reg = DFFE(VD1_q_a[14]_PORT_A_write_enable, VD1_q_a[14]_clock_0, , , VD1_q_a[14]_clock_enable_0);
VD1_q_a[14]_PORT_A_read_enable = W1L2;
VD1_q_a[14]_PORT_A_read_enable_reg = DFFE(VD1_q_a[14]_PORT_A_read_enable, VD1_q_a[14]_clock_0, , , VD1_q_a[14]_clock_enable_0);
VD1_q_a[14]_PORT_A_byte_mask = SB2_src_data[33];
VD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[14]_PORT_A_byte_mask, VD1_q_a[14]_clock_0, , , VD1_q_a[14]_clock_enable_0);
VD1_q_a[14]_clock_0 = CLOCK_50;
VD1_q_a[14]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[14]_PORT_A_data_out = MEMORY(VD1_q_a[14]_PORT_A_data_in_reg, , VD1_q_a[14]_PORT_A_address_reg, , VD1_q_a[14]_PORT_A_write_enable_reg, VD1_q_a[14]_PORT_A_read_enable_reg, , , VD1_q_a[14]_PORT_A_byte_mask_reg, , VD1_q_a[14]_clock_0, , VD1_q_a[14]_clock_enable_0, , , , , );
VD1_q_a[14] = VD1_q_a[14]_PORT_A_data_out[0];


--VD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[15]_PORT_A_data_in = SB2L34;
VD1_q_a[15]_PORT_A_data_in_reg = DFFE(VD1_q_a[15]_PORT_A_data_in, VD1_q_a[15]_clock_0, , , VD1_q_a[15]_clock_enable_0);
VD1_q_a[15]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[15]_PORT_A_address_reg = DFFE(VD1_q_a[15]_PORT_A_address, VD1_q_a[15]_clock_0, , , VD1_q_a[15]_clock_enable_0);
VD1_q_a[15]_PORT_A_write_enable = !W1L2;
VD1_q_a[15]_PORT_A_write_enable_reg = DFFE(VD1_q_a[15]_PORT_A_write_enable, VD1_q_a[15]_clock_0, , , VD1_q_a[15]_clock_enable_0);
VD1_q_a[15]_PORT_A_read_enable = W1L2;
VD1_q_a[15]_PORT_A_read_enable_reg = DFFE(VD1_q_a[15]_PORT_A_read_enable, VD1_q_a[15]_clock_0, , , VD1_q_a[15]_clock_enable_0);
VD1_q_a[15]_PORT_A_byte_mask = SB2_src_data[33];
VD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[15]_PORT_A_byte_mask, VD1_q_a[15]_clock_0, , , VD1_q_a[15]_clock_enable_0);
VD1_q_a[15]_clock_0 = CLOCK_50;
VD1_q_a[15]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[15]_PORT_A_data_out = MEMORY(VD1_q_a[15]_PORT_A_data_in_reg, , VD1_q_a[15]_PORT_A_address_reg, , VD1_q_a[15]_PORT_A_write_enable_reg, VD1_q_a[15]_PORT_A_read_enable_reg, , , VD1_q_a[15]_PORT_A_byte_mask_reg, , VD1_q_a[15]_clock_0, , VD1_q_a[15]_clock_enable_0, , , , , );
VD1_q_a[15] = VD1_q_a[15]_PORT_A_data_out[0];


--VD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[16]_PORT_A_data_in = SB2L35;
VD1_q_a[16]_PORT_A_data_in_reg = DFFE(VD1_q_a[16]_PORT_A_data_in, VD1_q_a[16]_clock_0, , , VD1_q_a[16]_clock_enable_0);
VD1_q_a[16]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[16]_PORT_A_address_reg = DFFE(VD1_q_a[16]_PORT_A_address, VD1_q_a[16]_clock_0, , , VD1_q_a[16]_clock_enable_0);
VD1_q_a[16]_PORT_A_write_enable = !W1L2;
VD1_q_a[16]_PORT_A_write_enable_reg = DFFE(VD1_q_a[16]_PORT_A_write_enable, VD1_q_a[16]_clock_0, , , VD1_q_a[16]_clock_enable_0);
VD1_q_a[16]_PORT_A_read_enable = W1L2;
VD1_q_a[16]_PORT_A_read_enable_reg = DFFE(VD1_q_a[16]_PORT_A_read_enable, VD1_q_a[16]_clock_0, , , VD1_q_a[16]_clock_enable_0);
VD1_q_a[16]_PORT_A_byte_mask = SB2_src_data[34];
VD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[16]_PORT_A_byte_mask, VD1_q_a[16]_clock_0, , , VD1_q_a[16]_clock_enable_0);
VD1_q_a[16]_clock_0 = CLOCK_50;
VD1_q_a[16]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[16]_PORT_A_data_out = MEMORY(VD1_q_a[16]_PORT_A_data_in_reg, , VD1_q_a[16]_PORT_A_address_reg, , VD1_q_a[16]_PORT_A_write_enable_reg, VD1_q_a[16]_PORT_A_read_enable_reg, , , VD1_q_a[16]_PORT_A_byte_mask_reg, , VD1_q_a[16]_clock_0, , VD1_q_a[16]_clock_enable_0, , , , , );
VD1_q_a[16] = VD1_q_a[16]_PORT_A_data_out[0];


--VD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[1]_PORT_A_data_in = SB2L36;
VD1_q_a[1]_PORT_A_data_in_reg = DFFE(VD1_q_a[1]_PORT_A_data_in, VD1_q_a[1]_clock_0, , , VD1_q_a[1]_clock_enable_0);
VD1_q_a[1]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[1]_PORT_A_address_reg = DFFE(VD1_q_a[1]_PORT_A_address, VD1_q_a[1]_clock_0, , , VD1_q_a[1]_clock_enable_0);
VD1_q_a[1]_PORT_A_write_enable = !W1L2;
VD1_q_a[1]_PORT_A_write_enable_reg = DFFE(VD1_q_a[1]_PORT_A_write_enable, VD1_q_a[1]_clock_0, , , VD1_q_a[1]_clock_enable_0);
VD1_q_a[1]_PORT_A_read_enable = W1L2;
VD1_q_a[1]_PORT_A_read_enable_reg = DFFE(VD1_q_a[1]_PORT_A_read_enable, VD1_q_a[1]_clock_0, , , VD1_q_a[1]_clock_enable_0);
VD1_q_a[1]_PORT_A_byte_mask = SB2_src_data[32];
VD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[1]_PORT_A_byte_mask, VD1_q_a[1]_clock_0, , , VD1_q_a[1]_clock_enable_0);
VD1_q_a[1]_clock_0 = CLOCK_50;
VD1_q_a[1]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[1]_PORT_A_data_out = MEMORY(VD1_q_a[1]_PORT_A_data_in_reg, , VD1_q_a[1]_PORT_A_address_reg, , VD1_q_a[1]_PORT_A_write_enable_reg, VD1_q_a[1]_PORT_A_read_enable_reg, , , VD1_q_a[1]_PORT_A_byte_mask_reg, , VD1_q_a[1]_clock_0, , VD1_q_a[1]_clock_enable_0, , , , , );
VD1_q_a[1] = VD1_q_a[1]_PORT_A_data_out[0];


--VD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[2]_PORT_A_data_in = SB2L37;
VD1_q_a[2]_PORT_A_data_in_reg = DFFE(VD1_q_a[2]_PORT_A_data_in, VD1_q_a[2]_clock_0, , , VD1_q_a[2]_clock_enable_0);
VD1_q_a[2]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[2]_PORT_A_address_reg = DFFE(VD1_q_a[2]_PORT_A_address, VD1_q_a[2]_clock_0, , , VD1_q_a[2]_clock_enable_0);
VD1_q_a[2]_PORT_A_write_enable = !W1L2;
VD1_q_a[2]_PORT_A_write_enable_reg = DFFE(VD1_q_a[2]_PORT_A_write_enable, VD1_q_a[2]_clock_0, , , VD1_q_a[2]_clock_enable_0);
VD1_q_a[2]_PORT_A_read_enable = W1L2;
VD1_q_a[2]_PORT_A_read_enable_reg = DFFE(VD1_q_a[2]_PORT_A_read_enable, VD1_q_a[2]_clock_0, , , VD1_q_a[2]_clock_enable_0);
VD1_q_a[2]_PORT_A_byte_mask = SB2_src_data[32];
VD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[2]_PORT_A_byte_mask, VD1_q_a[2]_clock_0, , , VD1_q_a[2]_clock_enable_0);
VD1_q_a[2]_clock_0 = CLOCK_50;
VD1_q_a[2]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[2]_PORT_A_data_out = MEMORY(VD1_q_a[2]_PORT_A_data_in_reg, , VD1_q_a[2]_PORT_A_address_reg, , VD1_q_a[2]_PORT_A_write_enable_reg, VD1_q_a[2]_PORT_A_read_enable_reg, , , VD1_q_a[2]_PORT_A_byte_mask_reg, , VD1_q_a[2]_clock_0, , VD1_q_a[2]_clock_enable_0, , , , , );
VD1_q_a[2] = VD1_q_a[2]_PORT_A_data_out[0];


--VD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[3]_PORT_A_data_in = SB2L38;
VD1_q_a[3]_PORT_A_data_in_reg = DFFE(VD1_q_a[3]_PORT_A_data_in, VD1_q_a[3]_clock_0, , , VD1_q_a[3]_clock_enable_0);
VD1_q_a[3]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[3]_PORT_A_address_reg = DFFE(VD1_q_a[3]_PORT_A_address, VD1_q_a[3]_clock_0, , , VD1_q_a[3]_clock_enable_0);
VD1_q_a[3]_PORT_A_write_enable = !W1L2;
VD1_q_a[3]_PORT_A_write_enable_reg = DFFE(VD1_q_a[3]_PORT_A_write_enable, VD1_q_a[3]_clock_0, , , VD1_q_a[3]_clock_enable_0);
VD1_q_a[3]_PORT_A_read_enable = W1L2;
VD1_q_a[3]_PORT_A_read_enable_reg = DFFE(VD1_q_a[3]_PORT_A_read_enable, VD1_q_a[3]_clock_0, , , VD1_q_a[3]_clock_enable_0);
VD1_q_a[3]_PORT_A_byte_mask = SB2_src_data[32];
VD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[3]_PORT_A_byte_mask, VD1_q_a[3]_clock_0, , , VD1_q_a[3]_clock_enable_0);
VD1_q_a[3]_clock_0 = CLOCK_50;
VD1_q_a[3]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[3]_PORT_A_data_out = MEMORY(VD1_q_a[3]_PORT_A_data_in_reg, , VD1_q_a[3]_PORT_A_address_reg, , VD1_q_a[3]_PORT_A_write_enable_reg, VD1_q_a[3]_PORT_A_read_enable_reg, , , VD1_q_a[3]_PORT_A_byte_mask_reg, , VD1_q_a[3]_clock_0, , VD1_q_a[3]_clock_enable_0, , , , , );
VD1_q_a[3] = VD1_q_a[3]_PORT_A_data_out[0];


--VD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[4]_PORT_A_data_in = SB2L39;
VD1_q_a[4]_PORT_A_data_in_reg = DFFE(VD1_q_a[4]_PORT_A_data_in, VD1_q_a[4]_clock_0, , , VD1_q_a[4]_clock_enable_0);
VD1_q_a[4]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[4]_PORT_A_address_reg = DFFE(VD1_q_a[4]_PORT_A_address, VD1_q_a[4]_clock_0, , , VD1_q_a[4]_clock_enable_0);
VD1_q_a[4]_PORT_A_write_enable = !W1L2;
VD1_q_a[4]_PORT_A_write_enable_reg = DFFE(VD1_q_a[4]_PORT_A_write_enable, VD1_q_a[4]_clock_0, , , VD1_q_a[4]_clock_enable_0);
VD1_q_a[4]_PORT_A_read_enable = W1L2;
VD1_q_a[4]_PORT_A_read_enable_reg = DFFE(VD1_q_a[4]_PORT_A_read_enable, VD1_q_a[4]_clock_0, , , VD1_q_a[4]_clock_enable_0);
VD1_q_a[4]_PORT_A_byte_mask = SB2_src_data[32];
VD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[4]_PORT_A_byte_mask, VD1_q_a[4]_clock_0, , , VD1_q_a[4]_clock_enable_0);
VD1_q_a[4]_clock_0 = CLOCK_50;
VD1_q_a[4]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[4]_PORT_A_data_out = MEMORY(VD1_q_a[4]_PORT_A_data_in_reg, , VD1_q_a[4]_PORT_A_address_reg, , VD1_q_a[4]_PORT_A_write_enable_reg, VD1_q_a[4]_PORT_A_read_enable_reg, , , VD1_q_a[4]_PORT_A_byte_mask_reg, , VD1_q_a[4]_clock_0, , VD1_q_a[4]_clock_enable_0, , , , , );
VD1_q_a[4] = VD1_q_a[4]_PORT_A_data_out[0];


--VD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[5]_PORT_A_data_in = SB2L40;
VD1_q_a[5]_PORT_A_data_in_reg = DFFE(VD1_q_a[5]_PORT_A_data_in, VD1_q_a[5]_clock_0, , , VD1_q_a[5]_clock_enable_0);
VD1_q_a[5]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[5]_PORT_A_address_reg = DFFE(VD1_q_a[5]_PORT_A_address, VD1_q_a[5]_clock_0, , , VD1_q_a[5]_clock_enable_0);
VD1_q_a[5]_PORT_A_write_enable = !W1L2;
VD1_q_a[5]_PORT_A_write_enable_reg = DFFE(VD1_q_a[5]_PORT_A_write_enable, VD1_q_a[5]_clock_0, , , VD1_q_a[5]_clock_enable_0);
VD1_q_a[5]_PORT_A_read_enable = W1L2;
VD1_q_a[5]_PORT_A_read_enable_reg = DFFE(VD1_q_a[5]_PORT_A_read_enable, VD1_q_a[5]_clock_0, , , VD1_q_a[5]_clock_enable_0);
VD1_q_a[5]_PORT_A_byte_mask = SB2_src_data[32];
VD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[5]_PORT_A_byte_mask, VD1_q_a[5]_clock_0, , , VD1_q_a[5]_clock_enable_0);
VD1_q_a[5]_clock_0 = CLOCK_50;
VD1_q_a[5]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[5]_PORT_A_data_out = MEMORY(VD1_q_a[5]_PORT_A_data_in_reg, , VD1_q_a[5]_PORT_A_address_reg, , VD1_q_a[5]_PORT_A_write_enable_reg, VD1_q_a[5]_PORT_A_read_enable_reg, , , VD1_q_a[5]_PORT_A_byte_mask_reg, , VD1_q_a[5]_clock_0, , VD1_q_a[5]_clock_enable_0, , , , , );
VD1_q_a[5] = VD1_q_a[5]_PORT_A_data_out[0];


--VD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[9]_PORT_A_data_in = SB2L41;
VD1_q_a[9]_PORT_A_data_in_reg = DFFE(VD1_q_a[9]_PORT_A_data_in, VD1_q_a[9]_clock_0, , , VD1_q_a[9]_clock_enable_0);
VD1_q_a[9]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[9]_PORT_A_address_reg = DFFE(VD1_q_a[9]_PORT_A_address, VD1_q_a[9]_clock_0, , , VD1_q_a[9]_clock_enable_0);
VD1_q_a[9]_PORT_A_write_enable = !W1L2;
VD1_q_a[9]_PORT_A_write_enable_reg = DFFE(VD1_q_a[9]_PORT_A_write_enable, VD1_q_a[9]_clock_0, , , VD1_q_a[9]_clock_enable_0);
VD1_q_a[9]_PORT_A_read_enable = W1L2;
VD1_q_a[9]_PORT_A_read_enable_reg = DFFE(VD1_q_a[9]_PORT_A_read_enable, VD1_q_a[9]_clock_0, , , VD1_q_a[9]_clock_enable_0);
VD1_q_a[9]_PORT_A_byte_mask = SB2_src_data[33];
VD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[9]_PORT_A_byte_mask, VD1_q_a[9]_clock_0, , , VD1_q_a[9]_clock_enable_0);
VD1_q_a[9]_clock_0 = CLOCK_50;
VD1_q_a[9]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[9]_PORT_A_data_out = MEMORY(VD1_q_a[9]_PORT_A_data_in_reg, , VD1_q_a[9]_PORT_A_address_reg, , VD1_q_a[9]_PORT_A_write_enable_reg, VD1_q_a[9]_PORT_A_read_enable_reg, , , VD1_q_a[9]_PORT_A_byte_mask_reg, , VD1_q_a[9]_clock_0, , VD1_q_a[9]_clock_enable_0, , , , , );
VD1_q_a[9] = VD1_q_a[9]_PORT_A_data_out[0];


--PC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

PC1_F_pc[3] = DFFEAS(PC1L658, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid, VCC,  ,  , PC1_R_ctrl_exception);


--PC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

PC1_D_iw[27] = DFFEAS(PC1L623, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

PC1_D_iw[28] = DFFEAS(PC1L624, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

PC1_D_iw[29] = DFFEAS(PC1L625, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

PC1_D_iw[30] = DFFEAS(PC1L626, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--PC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

PC1_D_iw[31] = DFFEAS(PC1L627, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  , PC1L1010,  );


--VD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[10]_PORT_A_data_in = SB2L42;
VD1_q_a[10]_PORT_A_data_in_reg = DFFE(VD1_q_a[10]_PORT_A_data_in, VD1_q_a[10]_clock_0, , , VD1_q_a[10]_clock_enable_0);
VD1_q_a[10]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[10]_PORT_A_address_reg = DFFE(VD1_q_a[10]_PORT_A_address, VD1_q_a[10]_clock_0, , , VD1_q_a[10]_clock_enable_0);
VD1_q_a[10]_PORT_A_write_enable = !W1L2;
VD1_q_a[10]_PORT_A_write_enable_reg = DFFE(VD1_q_a[10]_PORT_A_write_enable, VD1_q_a[10]_clock_0, , , VD1_q_a[10]_clock_enable_0);
VD1_q_a[10]_PORT_A_read_enable = W1L2;
VD1_q_a[10]_PORT_A_read_enable_reg = DFFE(VD1_q_a[10]_PORT_A_read_enable, VD1_q_a[10]_clock_0, , , VD1_q_a[10]_clock_enable_0);
VD1_q_a[10]_PORT_A_byte_mask = SB2_src_data[33];
VD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[10]_PORT_A_byte_mask, VD1_q_a[10]_clock_0, , , VD1_q_a[10]_clock_enable_0);
VD1_q_a[10]_clock_0 = CLOCK_50;
VD1_q_a[10]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[10]_PORT_A_data_out = MEMORY(VD1_q_a[10]_PORT_A_data_in_reg, , VD1_q_a[10]_PORT_A_address_reg, , VD1_q_a[10]_PORT_A_write_enable_reg, VD1_q_a[10]_PORT_A_read_enable_reg, , , VD1_q_a[10]_PORT_A_byte_mask_reg, , VD1_q_a[10]_clock_0, , VD1_q_a[10]_clock_enable_0, , , , , );
VD1_q_a[10] = VD1_q_a[10]_PORT_A_data_out[0];


--VD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[8]_PORT_A_data_in = SB2L43;
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = !W1L2;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = W1L2;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = SB2_src_data[33];
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = CLOCK_50;
VD1_q_a[8]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[8] = VD1_q_a[8]_PORT_A_data_out[0];


--PC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

PC1_F_pc[2] = DFFEAS(PC1L646, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--PC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

PC1_F_pc[4] = DFFEAS(PC1L647, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--PC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

PC1_F_pc[5] = DFFEAS(PC1L648, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--PC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

PC1_F_pc[6] = DFFEAS(PC1L649, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--PC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

PC1_F_pc[7] = DFFEAS(PC1L650, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--PC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

PC1_F_pc[8] = DFFEAS(PC1L651, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--VD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[17]_PORT_A_data_in = SB2L44;
VD1_q_a[17]_PORT_A_data_in_reg = DFFE(VD1_q_a[17]_PORT_A_data_in, VD1_q_a[17]_clock_0, , , VD1_q_a[17]_clock_enable_0);
VD1_q_a[17]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[17]_PORT_A_address_reg = DFFE(VD1_q_a[17]_PORT_A_address, VD1_q_a[17]_clock_0, , , VD1_q_a[17]_clock_enable_0);
VD1_q_a[17]_PORT_A_write_enable = !W1L2;
VD1_q_a[17]_PORT_A_write_enable_reg = DFFE(VD1_q_a[17]_PORT_A_write_enable, VD1_q_a[17]_clock_0, , , VD1_q_a[17]_clock_enable_0);
VD1_q_a[17]_PORT_A_read_enable = W1L2;
VD1_q_a[17]_PORT_A_read_enable_reg = DFFE(VD1_q_a[17]_PORT_A_read_enable, VD1_q_a[17]_clock_0, , , VD1_q_a[17]_clock_enable_0);
VD1_q_a[17]_PORT_A_byte_mask = SB2_src_data[34];
VD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[17]_PORT_A_byte_mask, VD1_q_a[17]_clock_0, , , VD1_q_a[17]_clock_enable_0);
VD1_q_a[17]_clock_0 = CLOCK_50;
VD1_q_a[17]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[17]_PORT_A_data_out = MEMORY(VD1_q_a[17]_PORT_A_data_in_reg, , VD1_q_a[17]_PORT_A_address_reg, , VD1_q_a[17]_PORT_A_write_enable_reg, VD1_q_a[17]_PORT_A_read_enable_reg, , , VD1_q_a[17]_PORT_A_byte_mask_reg, , VD1_q_a[17]_clock_0, , VD1_q_a[17]_clock_enable_0, , , , , );
VD1_q_a[17] = VD1_q_a[17]_PORT_A_data_out[0];


--VD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[18]_PORT_A_data_in = SB2L45;
VD1_q_a[18]_PORT_A_data_in_reg = DFFE(VD1_q_a[18]_PORT_A_data_in, VD1_q_a[18]_clock_0, , , VD1_q_a[18]_clock_enable_0);
VD1_q_a[18]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[18]_PORT_A_address_reg = DFFE(VD1_q_a[18]_PORT_A_address, VD1_q_a[18]_clock_0, , , VD1_q_a[18]_clock_enable_0);
VD1_q_a[18]_PORT_A_write_enable = !W1L2;
VD1_q_a[18]_PORT_A_write_enable_reg = DFFE(VD1_q_a[18]_PORT_A_write_enable, VD1_q_a[18]_clock_0, , , VD1_q_a[18]_clock_enable_0);
VD1_q_a[18]_PORT_A_read_enable = W1L2;
VD1_q_a[18]_PORT_A_read_enable_reg = DFFE(VD1_q_a[18]_PORT_A_read_enable, VD1_q_a[18]_clock_0, , , VD1_q_a[18]_clock_enable_0);
VD1_q_a[18]_PORT_A_byte_mask = SB2_src_data[34];
VD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[18]_PORT_A_byte_mask, VD1_q_a[18]_clock_0, , , VD1_q_a[18]_clock_enable_0);
VD1_q_a[18]_clock_0 = CLOCK_50;
VD1_q_a[18]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[18]_PORT_A_data_out = MEMORY(VD1_q_a[18]_PORT_A_data_in_reg, , VD1_q_a[18]_PORT_A_address_reg, , VD1_q_a[18]_PORT_A_write_enable_reg, VD1_q_a[18]_PORT_A_read_enable_reg, , , VD1_q_a[18]_PORT_A_byte_mask_reg, , VD1_q_a[18]_clock_0, , VD1_q_a[18]_clock_enable_0, , , , , );
VD1_q_a[18] = VD1_q_a[18]_PORT_A_data_out[0];


--VD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[19]_PORT_A_data_in = SB2L46;
VD1_q_a[19]_PORT_A_data_in_reg = DFFE(VD1_q_a[19]_PORT_A_data_in, VD1_q_a[19]_clock_0, , , VD1_q_a[19]_clock_enable_0);
VD1_q_a[19]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[19]_PORT_A_address_reg = DFFE(VD1_q_a[19]_PORT_A_address, VD1_q_a[19]_clock_0, , , VD1_q_a[19]_clock_enable_0);
VD1_q_a[19]_PORT_A_write_enable = !W1L2;
VD1_q_a[19]_PORT_A_write_enable_reg = DFFE(VD1_q_a[19]_PORT_A_write_enable, VD1_q_a[19]_clock_0, , , VD1_q_a[19]_clock_enable_0);
VD1_q_a[19]_PORT_A_read_enable = W1L2;
VD1_q_a[19]_PORT_A_read_enable_reg = DFFE(VD1_q_a[19]_PORT_A_read_enable, VD1_q_a[19]_clock_0, , , VD1_q_a[19]_clock_enable_0);
VD1_q_a[19]_PORT_A_byte_mask = SB2_src_data[34];
VD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[19]_PORT_A_byte_mask, VD1_q_a[19]_clock_0, , , VD1_q_a[19]_clock_enable_0);
VD1_q_a[19]_clock_0 = CLOCK_50;
VD1_q_a[19]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[19]_PORT_A_data_out = MEMORY(VD1_q_a[19]_PORT_A_data_in_reg, , VD1_q_a[19]_PORT_A_address_reg, , VD1_q_a[19]_PORT_A_write_enable_reg, VD1_q_a[19]_PORT_A_read_enable_reg, , , VD1_q_a[19]_PORT_A_byte_mask_reg, , VD1_q_a[19]_clock_0, , VD1_q_a[19]_clock_enable_0, , , , , );
VD1_q_a[19] = VD1_q_a[19]_PORT_A_data_out[0];


--VD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[20]_PORT_A_data_in = SB2L47;
VD1_q_a[20]_PORT_A_data_in_reg = DFFE(VD1_q_a[20]_PORT_A_data_in, VD1_q_a[20]_clock_0, , , VD1_q_a[20]_clock_enable_0);
VD1_q_a[20]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[20]_PORT_A_address_reg = DFFE(VD1_q_a[20]_PORT_A_address, VD1_q_a[20]_clock_0, , , VD1_q_a[20]_clock_enable_0);
VD1_q_a[20]_PORT_A_write_enable = !W1L2;
VD1_q_a[20]_PORT_A_write_enable_reg = DFFE(VD1_q_a[20]_PORT_A_write_enable, VD1_q_a[20]_clock_0, , , VD1_q_a[20]_clock_enable_0);
VD1_q_a[20]_PORT_A_read_enable = W1L2;
VD1_q_a[20]_PORT_A_read_enable_reg = DFFE(VD1_q_a[20]_PORT_A_read_enable, VD1_q_a[20]_clock_0, , , VD1_q_a[20]_clock_enable_0);
VD1_q_a[20]_PORT_A_byte_mask = SB2_src_data[34];
VD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[20]_PORT_A_byte_mask, VD1_q_a[20]_clock_0, , , VD1_q_a[20]_clock_enable_0);
VD1_q_a[20]_clock_0 = CLOCK_50;
VD1_q_a[20]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[20]_PORT_A_data_out = MEMORY(VD1_q_a[20]_PORT_A_data_in_reg, , VD1_q_a[20]_PORT_A_address_reg, , VD1_q_a[20]_PORT_A_write_enable_reg, VD1_q_a[20]_PORT_A_read_enable_reg, , , VD1_q_a[20]_PORT_A_byte_mask_reg, , VD1_q_a[20]_clock_0, , VD1_q_a[20]_clock_enable_0, , , , , );
VD1_q_a[20] = VD1_q_a[20]_PORT_A_data_out[0];


--VD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[21]_PORT_A_data_in = SB2L48;
VD1_q_a[21]_PORT_A_data_in_reg = DFFE(VD1_q_a[21]_PORT_A_data_in, VD1_q_a[21]_clock_0, , , VD1_q_a[21]_clock_enable_0);
VD1_q_a[21]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[21]_PORT_A_address_reg = DFFE(VD1_q_a[21]_PORT_A_address, VD1_q_a[21]_clock_0, , , VD1_q_a[21]_clock_enable_0);
VD1_q_a[21]_PORT_A_write_enable = !W1L2;
VD1_q_a[21]_PORT_A_write_enable_reg = DFFE(VD1_q_a[21]_PORT_A_write_enable, VD1_q_a[21]_clock_0, , , VD1_q_a[21]_clock_enable_0);
VD1_q_a[21]_PORT_A_read_enable = W1L2;
VD1_q_a[21]_PORT_A_read_enable_reg = DFFE(VD1_q_a[21]_PORT_A_read_enable, VD1_q_a[21]_clock_0, , , VD1_q_a[21]_clock_enable_0);
VD1_q_a[21]_PORT_A_byte_mask = SB2_src_data[34];
VD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[21]_PORT_A_byte_mask, VD1_q_a[21]_clock_0, , , VD1_q_a[21]_clock_enable_0);
VD1_q_a[21]_clock_0 = CLOCK_50;
VD1_q_a[21]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[21]_PORT_A_data_out = MEMORY(VD1_q_a[21]_PORT_A_data_in_reg, , VD1_q_a[21]_PORT_A_address_reg, , VD1_q_a[21]_PORT_A_write_enable_reg, VD1_q_a[21]_PORT_A_read_enable_reg, , , VD1_q_a[21]_PORT_A_byte_mask_reg, , VD1_q_a[21]_clock_0, , VD1_q_a[21]_clock_enable_0, , , , , );
VD1_q_a[21] = VD1_q_a[21]_PORT_A_data_out[0];


--PC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

PC1_E_shift_rot_result[18] = DFFEAS(PC1L450, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[18],  ,  , PC1_E_new_inst);


--VD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[6]_PORT_A_data_in = SB2L49;
VD1_q_a[6]_PORT_A_data_in_reg = DFFE(VD1_q_a[6]_PORT_A_data_in, VD1_q_a[6]_clock_0, , , VD1_q_a[6]_clock_enable_0);
VD1_q_a[6]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[6]_PORT_A_address_reg = DFFE(VD1_q_a[6]_PORT_A_address, VD1_q_a[6]_clock_0, , , VD1_q_a[6]_clock_enable_0);
VD1_q_a[6]_PORT_A_write_enable = !W1L2;
VD1_q_a[6]_PORT_A_write_enable_reg = DFFE(VD1_q_a[6]_PORT_A_write_enable, VD1_q_a[6]_clock_0, , , VD1_q_a[6]_clock_enable_0);
VD1_q_a[6]_PORT_A_read_enable = W1L2;
VD1_q_a[6]_PORT_A_read_enable_reg = DFFE(VD1_q_a[6]_PORT_A_read_enable, VD1_q_a[6]_clock_0, , , VD1_q_a[6]_clock_enable_0);
VD1_q_a[6]_PORT_A_byte_mask = SB2_src_data[32];
VD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[6]_PORT_A_byte_mask, VD1_q_a[6]_clock_0, , , VD1_q_a[6]_clock_enable_0);
VD1_q_a[6]_clock_0 = CLOCK_50;
VD1_q_a[6]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[6]_PORT_A_data_out = MEMORY(VD1_q_a[6]_PORT_A_data_in_reg, , VD1_q_a[6]_PORT_A_address_reg, , VD1_q_a[6]_PORT_A_write_enable_reg, VD1_q_a[6]_PORT_A_read_enable_reg, , , VD1_q_a[6]_PORT_A_byte_mask_reg, , VD1_q_a[6]_clock_0, , VD1_q_a[6]_clock_enable_0, , , , , );
VD1_q_a[6] = VD1_q_a[6]_PORT_A_data_out[0];


--PC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

PC1_F_pc[1] = DFFEAS(PC1L645, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--VD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[7]_PORT_A_data_in = SB2L50;
VD1_q_a[7]_PORT_A_data_in_reg = DFFE(VD1_q_a[7]_PORT_A_data_in, VD1_q_a[7]_clock_0, , , VD1_q_a[7]_clock_enable_0);
VD1_q_a[7]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[7]_PORT_A_address_reg = DFFE(VD1_q_a[7]_PORT_A_address, VD1_q_a[7]_clock_0, , , VD1_q_a[7]_clock_enable_0);
VD1_q_a[7]_PORT_A_write_enable = !W1L2;
VD1_q_a[7]_PORT_A_write_enable_reg = DFFE(VD1_q_a[7]_PORT_A_write_enable, VD1_q_a[7]_clock_0, , , VD1_q_a[7]_clock_enable_0);
VD1_q_a[7]_PORT_A_read_enable = W1L2;
VD1_q_a[7]_PORT_A_read_enable_reg = DFFE(VD1_q_a[7]_PORT_A_read_enable, VD1_q_a[7]_clock_0, , , VD1_q_a[7]_clock_enable_0);
VD1_q_a[7]_PORT_A_byte_mask = SB2_src_data[32];
VD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[7]_PORT_A_byte_mask, VD1_q_a[7]_clock_0, , , VD1_q_a[7]_clock_enable_0);
VD1_q_a[7]_clock_0 = CLOCK_50;
VD1_q_a[7]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[7]_PORT_A_data_out = MEMORY(VD1_q_a[7]_PORT_A_data_in_reg, , VD1_q_a[7]_PORT_A_address_reg, , VD1_q_a[7]_PORT_A_write_enable_reg, VD1_q_a[7]_PORT_A_read_enable_reg, , , VD1_q_a[7]_PORT_A_byte_mask_reg, , VD1_q_a[7]_clock_0, , VD1_q_a[7]_clock_enable_0, , , , , );
VD1_q_a[7] = VD1_q_a[7]_PORT_A_data_out[0];


--PC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

PC1_F_pc[0] = DFFEAS(PC1L644, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  , PC1_R_ctrl_exception,  );


--HD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
HD1L2_adder_eqn = ( HD1_MonAReg[10] ) + ( VCC ) + ( HD1L20 );
HD1L2 = SUM(HD1L2_adder_eqn);


--VB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

VB1_av_readdata_pre[1] = DFFEAS(S1_ien_AE, CLOCK_50, !X1_r_sync_rst,  ,  , KB2_q_b[1],  ,  , S1_read_0);


--VB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

VB1_av_readdata_pre[2] = DFFEAS(A1L215, CLOCK_50, !X1_r_sync_rst,  ,  , KB2_q_b[2],  ,  , S1_read_0);


--VB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

VB1_av_readdata_pre[3] = DFFEAS(A1L215, CLOCK_50, !X1_r_sync_rst,  ,  , KB2_q_b[3],  ,  , S1_read_0);


--VB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

VB1_av_readdata_pre[4] = DFFEAS(A1L215, CLOCK_50, !X1_r_sync_rst,  ,  , KB2_q_b[4],  ,  , S1_read_0);


--VB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

VB1_av_readdata_pre[5] = DFFEAS(A1L215, CLOCK_50, !X1_r_sync_rst,  ,  , KB2_q_b[5],  ,  , S1_read_0);


--VB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

VB1_av_readdata_pre[6] = DFFEAS(A1L215, CLOCK_50, !X1_r_sync_rst,  ,  , KB2_q_b[6],  ,  , S1_read_0);


--VB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

VB1_av_readdata_pre[7] = DFFEAS(A1L215, CLOCK_50, !X1_r_sync_rst,  ,  , KB2_q_b[7],  ,  , S1_read_0);


--KB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[7]_PORT_A_data_in = PC1_d_writedata[7];
KB1_q_b[7]_PORT_A_data_in_reg = DFFE(KB1_q_b[7]_PORT_A_data_in, KB1_q_b[7]_clock_0, , , );
KB1_q_b[7]_PORT_A_address = BUS(LB2_counter_reg_bit[0], LB2_counter_reg_bit[1], LB2_counter_reg_bit[2], LB2_counter_reg_bit[3], LB2_counter_reg_bit[4], LB2_counter_reg_bit[5]);
KB1_q_b[7]_PORT_A_address_reg = DFFE(KB1_q_b[7]_PORT_A_address, KB1_q_b[7]_clock_0, , , );
KB1_q_b[7]_PORT_B_address = BUS(LB1_counter_reg_bit[0], LB1_counter_reg_bit[1], LB1_counter_reg_bit[2], LB1_counter_reg_bit[3], LB1_counter_reg_bit[4], LB1_counter_reg_bit[5]);
KB1_q_b[7]_PORT_B_address_reg = DFFE(KB1_q_b[7]_PORT_B_address, KB1_q_b[7]_clock_1, , , KB1_q_b[7]_clock_enable_1);
KB1_q_b[7]_PORT_A_write_enable = S1_fifo_wr;
KB1_q_b[7]_PORT_A_write_enable_reg = DFFE(KB1_q_b[7]_PORT_A_write_enable, KB1_q_b[7]_clock_0, , , );
KB1_q_b[7]_PORT_B_read_enable = VCC;
KB1_q_b[7]_PORT_B_read_enable_reg = DFFE(KB1_q_b[7]_PORT_B_read_enable, KB1_q_b[7]_clock_1, , , KB1_q_b[7]_clock_enable_1);
KB1_q_b[7]_clock_0 = CLOCK_50;
KB1_q_b[7]_clock_1 = CLOCK_50;
KB1_q_b[7]_clock_enable_0 = S1_fifo_wr;
KB1_q_b[7]_clock_enable_1 = S1L85;
KB1_q_b[7]_PORT_B_data_out = MEMORY(KB1_q_b[7]_PORT_A_data_in_reg, , KB1_q_b[7]_PORT_A_address_reg, KB1_q_b[7]_PORT_B_address_reg, KB1_q_b[7]_PORT_A_write_enable_reg, , , KB1_q_b[7]_PORT_B_read_enable_reg, , , KB1_q_b[7]_clock_0, KB1_q_b[7]_clock_1, KB1_q_b[7]_clock_enable_0, KB1_q_b[7]_clock_enable_1, , , , );
KB1_q_b[7] = KB1_q_b[7]_PORT_B_data_out[0];


--AB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

AB1_count[7] = AMPP_FUNCTION(A1L136, AB1_count[6], !A1L128, !A1L134, AB1L57);


--LD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

LD1_sr[4] = DFFEAS(LD1L60, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--YC1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

YC1_break_readreg[2] = DFFEAS(KD1_jdo[2], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

HD1_MonDReg[2] = DFFEAS(KD1_jdo[5], CLOCK_50,  ,  , HD1L50, UD1_q_a[2],  , HD1L58, !KD1_take_action_ocimem_b);


--UD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[1]_PORT_A_data_in = HD1L130;
UD1_q_a[1]_PORT_A_data_in_reg = DFFE(UD1_q_a[1]_PORT_A_data_in, UD1_q_a[1]_clock_0, , , UD1_q_a[1]_clock_enable_0);
UD1_q_a[1]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[1]_PORT_A_address_reg = DFFE(UD1_q_a[1]_PORT_A_address, UD1_q_a[1]_clock_0, , , UD1_q_a[1]_clock_enable_0);
UD1_q_a[1]_PORT_A_write_enable = HD1L161;
UD1_q_a[1]_PORT_A_write_enable_reg = DFFE(UD1_q_a[1]_PORT_A_write_enable, UD1_q_a[1]_clock_0, , , UD1_q_a[1]_clock_enable_0);
UD1_q_a[1]_PORT_A_read_enable = !HD1L161;
UD1_q_a[1]_PORT_A_read_enable_reg = DFFE(UD1_q_a[1]_PORT_A_read_enable, UD1_q_a[1]_clock_0, , , UD1_q_a[1]_clock_enable_0);
UD1_q_a[1]_PORT_A_byte_mask = HD1L124;
UD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[1]_PORT_A_byte_mask, UD1_q_a[1]_clock_0, , , UD1_q_a[1]_clock_enable_0);
UD1_q_a[1]_clock_0 = CLOCK_50;
UD1_q_a[1]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[1]_PORT_A_data_out = MEMORY(UD1_q_a[1]_PORT_A_data_in_reg, , UD1_q_a[1]_PORT_A_address_reg, , UD1_q_a[1]_PORT_A_write_enable_reg, UD1_q_a[1]_PORT_A_read_enable_reg, , , UD1_q_a[1]_PORT_A_byte_mask_reg, , UD1_q_a[1]_clock_0, , UD1_q_a[1]_clock_enable_0, , , , , );
UD1_q_a[1] = UD1_q_a[1]_PORT_A_data_out[0];


--HD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

HD1_MonAReg[5] = DFFEAS(HD1L23, CLOCK_50,  ,  , KD1L49, KD1_jdo[29],  ,  , KD1_take_action_ocimem_a);


--HD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

HD1_MonAReg[6] = DFFEAS(HD1L27, CLOCK_50,  ,  , KD1L49, KD1_jdo[30],  ,  , KD1_take_action_ocimem_a);


--HD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

HD1_MonAReg[7] = DFFEAS(HD1L31, CLOCK_50,  ,  , KD1L49, KD1_jdo[31],  ,  , KD1_take_action_ocimem_a);


--HD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

HD1_MonAReg[8] = DFFEAS(HD1L35, CLOCK_50,  ,  , KD1L49, KD1_jdo[32],  ,  , KD1_take_action_ocimem_a);


--HD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

HD1_MonAReg[9] = DFFEAS(HD1L19, CLOCK_50,  ,  , KD1L49, KD1_jdo[33],  ,  , KD1_take_action_ocimem_a);


--HD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
HD1L7_adder_eqn = ( HD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
HD1L7 = SUM(HD1L7_adder_eqn);

--HD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
HD1L8_adder_eqn = ( HD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
HD1L8 = CARRY(HD1L8_adder_eqn);


--HD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
HD1L11_adder_eqn = ( HD1_MonAReg[4] ) + ( GND ) + ( HD1L16 );
HD1L11 = SUM(HD1L11_adder_eqn);

--HD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
HD1L12_adder_eqn = ( HD1_MonAReg[4] ) + ( GND ) + ( HD1L16 );
HD1L12 = CARRY(HD1L12_adder_eqn);


--HD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
HD1L15_adder_eqn = ( HD1_MonAReg[3] ) + ( GND ) + ( HD1L8 );
HD1L15 = SUM(HD1L15_adder_eqn);

--HD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
HD1L16_adder_eqn = ( HD1_MonAReg[3] ) + ( GND ) + ( HD1L8 );
HD1L16 = CARRY(HD1L16_adder_eqn);


--cntr[21] is cntr[21]
--register power-up is low

cntr[21] = DFFEAS(A1L14, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L18 is Add0~17
A1L18_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add0~18
A1L19_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L19 = CARRY(A1L19_adder_eqn);


--SC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

SC1_readdata[0] = DFFEAS(XC1L7, CLOCK_50,  ,  ,  , UD1_q_a[0],  ,  , !SC1_address[8]);


--KB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[0]_PORT_A_data_in = AB1_wdata[0];
KB2_q_b[0]_PORT_A_data_in_reg = DFFE(KB2_q_b[0]_PORT_A_data_in, KB2_q_b[0]_clock_0, , , );
KB2_q_b[0]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5]);
KB2_q_b[0]_PORT_A_address_reg = DFFE(KB2_q_b[0]_PORT_A_address, KB2_q_b[0]_clock_0, , , );
KB2_q_b[0]_PORT_B_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5]);
KB2_q_b[0]_PORT_B_address_reg = DFFE(KB2_q_b[0]_PORT_B_address, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_PORT_A_write_enable = S1_wr_rfifo;
KB2_q_b[0]_PORT_A_write_enable_reg = DFFE(KB2_q_b[0]_PORT_A_write_enable, KB2_q_b[0]_clock_0, , , );
KB2_q_b[0]_PORT_B_read_enable = VCC;
KB2_q_b[0]_PORT_B_read_enable_reg = DFFE(KB2_q_b[0]_PORT_B_read_enable, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_clock_0 = CLOCK_50;
KB2_q_b[0]_clock_1 = CLOCK_50;
KB2_q_b[0]_clock_enable_0 = S1_wr_rfifo;
KB2_q_b[0]_clock_enable_1 = S1L75;
KB2_q_b[0]_PORT_B_data_out = MEMORY(KB2_q_b[0]_PORT_A_data_in_reg, , KB2_q_b[0]_PORT_A_address_reg, KB2_q_b[0]_PORT_B_address_reg, KB2_q_b[0]_PORT_A_write_enable_reg, , , KB2_q_b[0]_PORT_B_read_enable_reg, , , KB2_q_b[0]_clock_0, KB2_q_b[0]_clock_1, KB2_q_b[0]_clock_enable_0, KB2_q_b[0]_clock_enable_1, , , , );
KB2_q_b[0] = KB2_q_b[0]_PORT_B_data_out[0];


--PC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73
PC1L134_adder_eqn = ( !PC1_E_invert_arith_src_msb $ (!PC1_E_alu_sub $ (PC1_E_src2[31])) ) + ( !PC1_E_invert_arith_src_msb $ (!PC1_E_src1[31]) ) + ( PC1L143 );
PC1L134 = SUM(PC1L134_adder_eqn);

--PC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
PC1L135_adder_eqn = ( !PC1_E_invert_arith_src_msb $ (!PC1_E_alu_sub $ (PC1_E_src2[31])) ) + ( !PC1_E_invert_arith_src_msb $ (!PC1_E_src1[31]) ) + ( PC1L143 );
PC1L135 = CARRY(PC1L135_adder_eqn);


--VC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[17]_PORT_A_data_in = PC1L818;
VC2_q_b[17]_PORT_A_data_in_reg = DFFE(VC2_q_b[17]_PORT_A_data_in, VC2_q_b[17]_clock_0, , , );
VC2_q_b[17]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[17]_PORT_A_address_reg = DFFE(VC2_q_b[17]_PORT_A_address, VC2_q_b[17]_clock_0, , , );
VC2_q_b[17]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[17]_PORT_B_address_reg = DFFE(VC2_q_b[17]_PORT_B_address, VC2_q_b[17]_clock_1, , , );
VC2_q_b[17]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[17]_PORT_A_write_enable_reg = DFFE(VC2_q_b[17]_PORT_A_write_enable, VC2_q_b[17]_clock_0, , , );
VC2_q_b[17]_PORT_B_read_enable = VCC;
VC2_q_b[17]_PORT_B_read_enable_reg = DFFE(VC2_q_b[17]_PORT_B_read_enable, VC2_q_b[17]_clock_1, , , );
VC2_q_b[17]_clock_0 = CLOCK_50;
VC2_q_b[17]_clock_1 = CLOCK_50;
VC2_q_b[17]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[17]_PORT_B_data_out = MEMORY(VC2_q_b[17]_PORT_A_data_in_reg, , VC2_q_b[17]_PORT_A_address_reg, VC2_q_b[17]_PORT_B_address_reg, VC2_q_b[17]_PORT_A_write_enable_reg, , , VC2_q_b[17]_PORT_B_read_enable_reg, , , VC2_q_b[17]_clock_0, VC2_q_b[17]_clock_1, VC2_q_b[17]_clock_enable_0, , , , , );
VC2_q_b[17] = VC2_q_b[17]_PORT_B_data_out[0];


--VC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[17]_PORT_A_data_in = PC1L818;
VC1_q_b[17]_PORT_A_data_in_reg = DFFE(VC1_q_b[17]_PORT_A_data_in, VC1_q_b[17]_clock_0, , , );
VC1_q_b[17]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[17]_PORT_A_address_reg = DFFE(VC1_q_b[17]_PORT_A_address, VC1_q_b[17]_clock_0, , , );
VC1_q_b[17]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[17]_PORT_B_address_reg = DFFE(VC1_q_b[17]_PORT_B_address, VC1_q_b[17]_clock_1, , , );
VC1_q_b[17]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[17]_PORT_A_write_enable_reg = DFFE(VC1_q_b[17]_PORT_A_write_enable, VC1_q_b[17]_clock_0, , , );
VC1_q_b[17]_PORT_B_read_enable = VCC;
VC1_q_b[17]_PORT_B_read_enable_reg = DFFE(VC1_q_b[17]_PORT_B_read_enable, VC1_q_b[17]_clock_1, , , );
VC1_q_b[17]_clock_0 = CLOCK_50;
VC1_q_b[17]_clock_1 = CLOCK_50;
VC1_q_b[17]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[17]_PORT_B_data_out = MEMORY(VC1_q_b[17]_PORT_A_data_in_reg, , VC1_q_b[17]_PORT_A_address_reg, VC1_q_b[17]_PORT_B_address_reg, VC1_q_b[17]_PORT_A_write_enable_reg, , , VC1_q_b[17]_PORT_B_read_enable_reg, , , VC1_q_b[17]_clock_0, VC1_q_b[17]_clock_1, VC1_q_b[17]_clock_enable_0, , , , , );
VC1_q_b[17] = VC1_q_b[17]_PORT_B_data_out[0];


--VC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[1]_PORT_A_data_in = PC1L802;
VC1_q_b[1]_PORT_A_data_in_reg = DFFE(VC1_q_b[1]_PORT_A_data_in, VC1_q_b[1]_clock_0, , , );
VC1_q_b[1]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[1]_PORT_A_address_reg = DFFE(VC1_q_b[1]_PORT_A_address, VC1_q_b[1]_clock_0, , , );
VC1_q_b[1]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[1]_PORT_B_address_reg = DFFE(VC1_q_b[1]_PORT_B_address, VC1_q_b[1]_clock_1, , , );
VC1_q_b[1]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[1]_PORT_A_write_enable_reg = DFFE(VC1_q_b[1]_PORT_A_write_enable, VC1_q_b[1]_clock_0, , , );
VC1_q_b[1]_PORT_B_read_enable = VCC;
VC1_q_b[1]_PORT_B_read_enable_reg = DFFE(VC1_q_b[1]_PORT_B_read_enable, VC1_q_b[1]_clock_1, , , );
VC1_q_b[1]_clock_0 = CLOCK_50;
VC1_q_b[1]_clock_1 = CLOCK_50;
VC1_q_b[1]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[1]_PORT_B_data_out = MEMORY(VC1_q_b[1]_PORT_A_data_in_reg, , VC1_q_b[1]_PORT_A_address_reg, VC1_q_b[1]_PORT_B_address_reg, VC1_q_b[1]_PORT_A_write_enable_reg, , , VC1_q_b[1]_PORT_B_read_enable_reg, , , VC1_q_b[1]_clock_0, VC1_q_b[1]_clock_1, VC1_q_b[1]_clock_enable_0, , , , , );
VC1_q_b[1] = VC1_q_b[1]_PORT_B_data_out[0];


--VC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[23]_PORT_A_data_in = PC1L824;
VC2_q_b[23]_PORT_A_data_in_reg = DFFE(VC2_q_b[23]_PORT_A_data_in, VC2_q_b[23]_clock_0, , , );
VC2_q_b[23]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[23]_PORT_A_address_reg = DFFE(VC2_q_b[23]_PORT_A_address, VC2_q_b[23]_clock_0, , , );
VC2_q_b[23]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[23]_PORT_B_address_reg = DFFE(VC2_q_b[23]_PORT_B_address, VC2_q_b[23]_clock_1, , , );
VC2_q_b[23]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[23]_PORT_A_write_enable_reg = DFFE(VC2_q_b[23]_PORT_A_write_enable, VC2_q_b[23]_clock_0, , , );
VC2_q_b[23]_PORT_B_read_enable = VCC;
VC2_q_b[23]_PORT_B_read_enable_reg = DFFE(VC2_q_b[23]_PORT_B_read_enable, VC2_q_b[23]_clock_1, , , );
VC2_q_b[23]_clock_0 = CLOCK_50;
VC2_q_b[23]_clock_1 = CLOCK_50;
VC2_q_b[23]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[23]_PORT_B_data_out = MEMORY(VC2_q_b[23]_PORT_A_data_in_reg, , VC2_q_b[23]_PORT_A_address_reg, VC2_q_b[23]_PORT_B_address_reg, VC2_q_b[23]_PORT_A_write_enable_reg, , , VC2_q_b[23]_PORT_B_read_enable_reg, , , VC2_q_b[23]_clock_0, VC2_q_b[23]_clock_1, VC2_q_b[23]_clock_enable_0, , , , , );
VC2_q_b[23] = VC2_q_b[23]_PORT_B_data_out[0];


--VC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[23]_PORT_A_data_in = PC1L824;
VC1_q_b[23]_PORT_A_data_in_reg = DFFE(VC1_q_b[23]_PORT_A_data_in, VC1_q_b[23]_clock_0, , , );
VC1_q_b[23]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[23]_PORT_A_address_reg = DFFE(VC1_q_b[23]_PORT_A_address, VC1_q_b[23]_clock_0, , , );
VC1_q_b[23]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[23]_PORT_B_address_reg = DFFE(VC1_q_b[23]_PORT_B_address, VC1_q_b[23]_clock_1, , , );
VC1_q_b[23]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[23]_PORT_A_write_enable_reg = DFFE(VC1_q_b[23]_PORT_A_write_enable, VC1_q_b[23]_clock_0, , , );
VC1_q_b[23]_PORT_B_read_enable = VCC;
VC1_q_b[23]_PORT_B_read_enable_reg = DFFE(VC1_q_b[23]_PORT_B_read_enable, VC1_q_b[23]_clock_1, , , );
VC1_q_b[23]_clock_0 = CLOCK_50;
VC1_q_b[23]_clock_1 = CLOCK_50;
VC1_q_b[23]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[23]_PORT_B_data_out = MEMORY(VC1_q_b[23]_PORT_A_data_in_reg, , VC1_q_b[23]_PORT_A_address_reg, VC1_q_b[23]_PORT_B_address_reg, VC1_q_b[23]_PORT_A_write_enable_reg, , , VC1_q_b[23]_PORT_B_read_enable_reg, , , VC1_q_b[23]_clock_0, VC1_q_b[23]_clock_1, VC1_q_b[23]_clock_enable_0, , , , , );
VC1_q_b[23] = VC1_q_b[23]_PORT_B_data_out[0];


--VC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[22]_PORT_A_data_in = PC1L823;
VC2_q_b[22]_PORT_A_data_in_reg = DFFE(VC2_q_b[22]_PORT_A_data_in, VC2_q_b[22]_clock_0, , , );
VC2_q_b[22]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[22]_PORT_A_address_reg = DFFE(VC2_q_b[22]_PORT_A_address, VC2_q_b[22]_clock_0, , , );
VC2_q_b[22]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[22]_PORT_B_address_reg = DFFE(VC2_q_b[22]_PORT_B_address, VC2_q_b[22]_clock_1, , , );
VC2_q_b[22]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[22]_PORT_A_write_enable_reg = DFFE(VC2_q_b[22]_PORT_A_write_enable, VC2_q_b[22]_clock_0, , , );
VC2_q_b[22]_PORT_B_read_enable = VCC;
VC2_q_b[22]_PORT_B_read_enable_reg = DFFE(VC2_q_b[22]_PORT_B_read_enable, VC2_q_b[22]_clock_1, , , );
VC2_q_b[22]_clock_0 = CLOCK_50;
VC2_q_b[22]_clock_1 = CLOCK_50;
VC2_q_b[22]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[22]_PORT_B_data_out = MEMORY(VC2_q_b[22]_PORT_A_data_in_reg, , VC2_q_b[22]_PORT_A_address_reg, VC2_q_b[22]_PORT_B_address_reg, VC2_q_b[22]_PORT_A_write_enable_reg, , , VC2_q_b[22]_PORT_B_read_enable_reg, , , VC2_q_b[22]_clock_0, VC2_q_b[22]_clock_1, VC2_q_b[22]_clock_enable_0, , , , , );
VC2_q_b[22] = VC2_q_b[22]_PORT_B_data_out[0];


--VC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[22]_PORT_A_data_in = PC1L823;
VC1_q_b[22]_PORT_A_data_in_reg = DFFE(VC1_q_b[22]_PORT_A_data_in, VC1_q_b[22]_clock_0, , , );
VC1_q_b[22]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[22]_PORT_A_address_reg = DFFE(VC1_q_b[22]_PORT_A_address, VC1_q_b[22]_clock_0, , , );
VC1_q_b[22]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[22]_PORT_B_address_reg = DFFE(VC1_q_b[22]_PORT_B_address, VC1_q_b[22]_clock_1, , , );
VC1_q_b[22]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[22]_PORT_A_write_enable_reg = DFFE(VC1_q_b[22]_PORT_A_write_enable, VC1_q_b[22]_clock_0, , , );
VC1_q_b[22]_PORT_B_read_enable = VCC;
VC1_q_b[22]_PORT_B_read_enable_reg = DFFE(VC1_q_b[22]_PORT_B_read_enable, VC1_q_b[22]_clock_1, , , );
VC1_q_b[22]_clock_0 = CLOCK_50;
VC1_q_b[22]_clock_1 = CLOCK_50;
VC1_q_b[22]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[22]_PORT_B_data_out = MEMORY(VC1_q_b[22]_PORT_A_data_in_reg, , VC1_q_b[22]_PORT_A_address_reg, VC1_q_b[22]_PORT_B_address_reg, VC1_q_b[22]_PORT_A_write_enable_reg, , , VC1_q_b[22]_PORT_B_read_enable_reg, , , VC1_q_b[22]_clock_0, VC1_q_b[22]_clock_1, VC1_q_b[22]_clock_enable_0, , , , , );
VC1_q_b[22] = VC1_q_b[22]_PORT_B_data_out[0];


--VC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[21]_PORT_A_data_in = PC1L822;
VC2_q_b[21]_PORT_A_data_in_reg = DFFE(VC2_q_b[21]_PORT_A_data_in, VC2_q_b[21]_clock_0, , , );
VC2_q_b[21]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[21]_PORT_A_address_reg = DFFE(VC2_q_b[21]_PORT_A_address, VC2_q_b[21]_clock_0, , , );
VC2_q_b[21]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[21]_PORT_B_address_reg = DFFE(VC2_q_b[21]_PORT_B_address, VC2_q_b[21]_clock_1, , , );
VC2_q_b[21]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[21]_PORT_A_write_enable_reg = DFFE(VC2_q_b[21]_PORT_A_write_enable, VC2_q_b[21]_clock_0, , , );
VC2_q_b[21]_PORT_B_read_enable = VCC;
VC2_q_b[21]_PORT_B_read_enable_reg = DFFE(VC2_q_b[21]_PORT_B_read_enable, VC2_q_b[21]_clock_1, , , );
VC2_q_b[21]_clock_0 = CLOCK_50;
VC2_q_b[21]_clock_1 = CLOCK_50;
VC2_q_b[21]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[21]_PORT_B_data_out = MEMORY(VC2_q_b[21]_PORT_A_data_in_reg, , VC2_q_b[21]_PORT_A_address_reg, VC2_q_b[21]_PORT_B_address_reg, VC2_q_b[21]_PORT_A_write_enable_reg, , , VC2_q_b[21]_PORT_B_read_enable_reg, , , VC2_q_b[21]_clock_0, VC2_q_b[21]_clock_1, VC2_q_b[21]_clock_enable_0, , , , , );
VC2_q_b[21] = VC2_q_b[21]_PORT_B_data_out[0];


--VC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[21]_PORT_A_data_in = PC1L822;
VC1_q_b[21]_PORT_A_data_in_reg = DFFE(VC1_q_b[21]_PORT_A_data_in, VC1_q_b[21]_clock_0, , , );
VC1_q_b[21]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[21]_PORT_A_address_reg = DFFE(VC1_q_b[21]_PORT_A_address, VC1_q_b[21]_clock_0, , , );
VC1_q_b[21]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[21]_PORT_B_address_reg = DFFE(VC1_q_b[21]_PORT_B_address, VC1_q_b[21]_clock_1, , , );
VC1_q_b[21]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[21]_PORT_A_write_enable_reg = DFFE(VC1_q_b[21]_PORT_A_write_enable, VC1_q_b[21]_clock_0, , , );
VC1_q_b[21]_PORT_B_read_enable = VCC;
VC1_q_b[21]_PORT_B_read_enable_reg = DFFE(VC1_q_b[21]_PORT_B_read_enable, VC1_q_b[21]_clock_1, , , );
VC1_q_b[21]_clock_0 = CLOCK_50;
VC1_q_b[21]_clock_1 = CLOCK_50;
VC1_q_b[21]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[21]_PORT_B_data_out = MEMORY(VC1_q_b[21]_PORT_A_data_in_reg, , VC1_q_b[21]_PORT_A_address_reg, VC1_q_b[21]_PORT_B_address_reg, VC1_q_b[21]_PORT_A_write_enable_reg, , , VC1_q_b[21]_PORT_B_read_enable_reg, , , VC1_q_b[21]_clock_0, VC1_q_b[21]_clock_1, VC1_q_b[21]_clock_enable_0, , , , , );
VC1_q_b[21] = VC1_q_b[21]_PORT_B_data_out[0];


--VC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[20]_PORT_A_data_in = PC1L821;
VC2_q_b[20]_PORT_A_data_in_reg = DFFE(VC2_q_b[20]_PORT_A_data_in, VC2_q_b[20]_clock_0, , , );
VC2_q_b[20]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[20]_PORT_A_address_reg = DFFE(VC2_q_b[20]_PORT_A_address, VC2_q_b[20]_clock_0, , , );
VC2_q_b[20]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[20]_PORT_B_address_reg = DFFE(VC2_q_b[20]_PORT_B_address, VC2_q_b[20]_clock_1, , , );
VC2_q_b[20]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[20]_PORT_A_write_enable_reg = DFFE(VC2_q_b[20]_PORT_A_write_enable, VC2_q_b[20]_clock_0, , , );
VC2_q_b[20]_PORT_B_read_enable = VCC;
VC2_q_b[20]_PORT_B_read_enable_reg = DFFE(VC2_q_b[20]_PORT_B_read_enable, VC2_q_b[20]_clock_1, , , );
VC2_q_b[20]_clock_0 = CLOCK_50;
VC2_q_b[20]_clock_1 = CLOCK_50;
VC2_q_b[20]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[20]_PORT_B_data_out = MEMORY(VC2_q_b[20]_PORT_A_data_in_reg, , VC2_q_b[20]_PORT_A_address_reg, VC2_q_b[20]_PORT_B_address_reg, VC2_q_b[20]_PORT_A_write_enable_reg, , , VC2_q_b[20]_PORT_B_read_enable_reg, , , VC2_q_b[20]_clock_0, VC2_q_b[20]_clock_1, VC2_q_b[20]_clock_enable_0, , , , , );
VC2_q_b[20] = VC2_q_b[20]_PORT_B_data_out[0];


--VC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[20]_PORT_A_data_in = PC1L821;
VC1_q_b[20]_PORT_A_data_in_reg = DFFE(VC1_q_b[20]_PORT_A_data_in, VC1_q_b[20]_clock_0, , , );
VC1_q_b[20]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[20]_PORT_A_address_reg = DFFE(VC1_q_b[20]_PORT_A_address, VC1_q_b[20]_clock_0, , , );
VC1_q_b[20]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[20]_PORT_B_address_reg = DFFE(VC1_q_b[20]_PORT_B_address, VC1_q_b[20]_clock_1, , , );
VC1_q_b[20]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[20]_PORT_A_write_enable_reg = DFFE(VC1_q_b[20]_PORT_A_write_enable, VC1_q_b[20]_clock_0, , , );
VC1_q_b[20]_PORT_B_read_enable = VCC;
VC1_q_b[20]_PORT_B_read_enable_reg = DFFE(VC1_q_b[20]_PORT_B_read_enable, VC1_q_b[20]_clock_1, , , );
VC1_q_b[20]_clock_0 = CLOCK_50;
VC1_q_b[20]_clock_1 = CLOCK_50;
VC1_q_b[20]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[20]_PORT_B_data_out = MEMORY(VC1_q_b[20]_PORT_A_data_in_reg, , VC1_q_b[20]_PORT_A_address_reg, VC1_q_b[20]_PORT_B_address_reg, VC1_q_b[20]_PORT_A_write_enable_reg, , , VC1_q_b[20]_PORT_B_read_enable_reg, , , VC1_q_b[20]_clock_0, VC1_q_b[20]_clock_1, VC1_q_b[20]_clock_enable_0, , , , , );
VC1_q_b[20] = VC1_q_b[20]_PORT_B_data_out[0];


--VC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[19]_PORT_A_data_in = PC1L820;
VC2_q_b[19]_PORT_A_data_in_reg = DFFE(VC2_q_b[19]_PORT_A_data_in, VC2_q_b[19]_clock_0, , , );
VC2_q_b[19]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[19]_PORT_A_address_reg = DFFE(VC2_q_b[19]_PORT_A_address, VC2_q_b[19]_clock_0, , , );
VC2_q_b[19]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[19]_PORT_B_address_reg = DFFE(VC2_q_b[19]_PORT_B_address, VC2_q_b[19]_clock_1, , , );
VC2_q_b[19]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[19]_PORT_A_write_enable_reg = DFFE(VC2_q_b[19]_PORT_A_write_enable, VC2_q_b[19]_clock_0, , , );
VC2_q_b[19]_PORT_B_read_enable = VCC;
VC2_q_b[19]_PORT_B_read_enable_reg = DFFE(VC2_q_b[19]_PORT_B_read_enable, VC2_q_b[19]_clock_1, , , );
VC2_q_b[19]_clock_0 = CLOCK_50;
VC2_q_b[19]_clock_1 = CLOCK_50;
VC2_q_b[19]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[19]_PORT_B_data_out = MEMORY(VC2_q_b[19]_PORT_A_data_in_reg, , VC2_q_b[19]_PORT_A_address_reg, VC2_q_b[19]_PORT_B_address_reg, VC2_q_b[19]_PORT_A_write_enable_reg, , , VC2_q_b[19]_PORT_B_read_enable_reg, , , VC2_q_b[19]_clock_0, VC2_q_b[19]_clock_1, VC2_q_b[19]_clock_enable_0, , , , , );
VC2_q_b[19] = VC2_q_b[19]_PORT_B_data_out[0];


--VC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[19]_PORT_A_data_in = PC1L820;
VC1_q_b[19]_PORT_A_data_in_reg = DFFE(VC1_q_b[19]_PORT_A_data_in, VC1_q_b[19]_clock_0, , , );
VC1_q_b[19]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[19]_PORT_A_address_reg = DFFE(VC1_q_b[19]_PORT_A_address, VC1_q_b[19]_clock_0, , , );
VC1_q_b[19]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[19]_PORT_B_address_reg = DFFE(VC1_q_b[19]_PORT_B_address, VC1_q_b[19]_clock_1, , , );
VC1_q_b[19]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[19]_PORT_A_write_enable_reg = DFFE(VC1_q_b[19]_PORT_A_write_enable, VC1_q_b[19]_clock_0, , , );
VC1_q_b[19]_PORT_B_read_enable = VCC;
VC1_q_b[19]_PORT_B_read_enable_reg = DFFE(VC1_q_b[19]_PORT_B_read_enable, VC1_q_b[19]_clock_1, , , );
VC1_q_b[19]_clock_0 = CLOCK_50;
VC1_q_b[19]_clock_1 = CLOCK_50;
VC1_q_b[19]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[19]_PORT_B_data_out = MEMORY(VC1_q_b[19]_PORT_A_data_in_reg, , VC1_q_b[19]_PORT_A_address_reg, VC1_q_b[19]_PORT_B_address_reg, VC1_q_b[19]_PORT_A_write_enable_reg, , , VC1_q_b[19]_PORT_B_read_enable_reg, , , VC1_q_b[19]_clock_0, VC1_q_b[19]_clock_1, VC1_q_b[19]_clock_enable_0, , , , , );
VC1_q_b[19] = VC1_q_b[19]_PORT_B_data_out[0];


--VC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[18]_PORT_A_data_in = PC1L819;
VC2_q_b[18]_PORT_A_data_in_reg = DFFE(VC2_q_b[18]_PORT_A_data_in, VC2_q_b[18]_clock_0, , , );
VC2_q_b[18]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[18]_PORT_A_address_reg = DFFE(VC2_q_b[18]_PORT_A_address, VC2_q_b[18]_clock_0, , , );
VC2_q_b[18]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[18]_PORT_B_address_reg = DFFE(VC2_q_b[18]_PORT_B_address, VC2_q_b[18]_clock_1, , , );
VC2_q_b[18]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[18]_PORT_A_write_enable_reg = DFFE(VC2_q_b[18]_PORT_A_write_enable, VC2_q_b[18]_clock_0, , , );
VC2_q_b[18]_PORT_B_read_enable = VCC;
VC2_q_b[18]_PORT_B_read_enable_reg = DFFE(VC2_q_b[18]_PORT_B_read_enable, VC2_q_b[18]_clock_1, , , );
VC2_q_b[18]_clock_0 = CLOCK_50;
VC2_q_b[18]_clock_1 = CLOCK_50;
VC2_q_b[18]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[18]_PORT_B_data_out = MEMORY(VC2_q_b[18]_PORT_A_data_in_reg, , VC2_q_b[18]_PORT_A_address_reg, VC2_q_b[18]_PORT_B_address_reg, VC2_q_b[18]_PORT_A_write_enable_reg, , , VC2_q_b[18]_PORT_B_read_enable_reg, , , VC2_q_b[18]_clock_0, VC2_q_b[18]_clock_1, VC2_q_b[18]_clock_enable_0, , , , , );
VC2_q_b[18] = VC2_q_b[18]_PORT_B_data_out[0];


--VC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[18]_PORT_A_data_in = PC1L819;
VC1_q_b[18]_PORT_A_data_in_reg = DFFE(VC1_q_b[18]_PORT_A_data_in, VC1_q_b[18]_clock_0, , , );
VC1_q_b[18]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[18]_PORT_A_address_reg = DFFE(VC1_q_b[18]_PORT_A_address, VC1_q_b[18]_clock_0, , , );
VC1_q_b[18]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[18]_PORT_B_address_reg = DFFE(VC1_q_b[18]_PORT_B_address, VC1_q_b[18]_clock_1, , , );
VC1_q_b[18]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[18]_PORT_A_write_enable_reg = DFFE(VC1_q_b[18]_PORT_A_write_enable, VC1_q_b[18]_clock_0, , , );
VC1_q_b[18]_PORT_B_read_enable = VCC;
VC1_q_b[18]_PORT_B_read_enable_reg = DFFE(VC1_q_b[18]_PORT_B_read_enable, VC1_q_b[18]_clock_1, , , );
VC1_q_b[18]_clock_0 = CLOCK_50;
VC1_q_b[18]_clock_1 = CLOCK_50;
VC1_q_b[18]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[18]_PORT_B_data_out = MEMORY(VC1_q_b[18]_PORT_A_data_in_reg, , VC1_q_b[18]_PORT_A_address_reg, VC1_q_b[18]_PORT_B_address_reg, VC1_q_b[18]_PORT_A_write_enable_reg, , , VC1_q_b[18]_PORT_B_read_enable_reg, , , VC1_q_b[18]_clock_0, VC1_q_b[18]_clock_1, VC1_q_b[18]_clock_enable_0, , , , , );
VC1_q_b[18] = VC1_q_b[18]_PORT_B_data_out[0];


--VC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[25]_PORT_A_data_in = PC1L826;
VC2_q_b[25]_PORT_A_data_in_reg = DFFE(VC2_q_b[25]_PORT_A_data_in, VC2_q_b[25]_clock_0, , , );
VC2_q_b[25]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[25]_PORT_A_address_reg = DFFE(VC2_q_b[25]_PORT_A_address, VC2_q_b[25]_clock_0, , , );
VC2_q_b[25]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[25]_PORT_B_address_reg = DFFE(VC2_q_b[25]_PORT_B_address, VC2_q_b[25]_clock_1, , , );
VC2_q_b[25]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[25]_PORT_A_write_enable_reg = DFFE(VC2_q_b[25]_PORT_A_write_enable, VC2_q_b[25]_clock_0, , , );
VC2_q_b[25]_PORT_B_read_enable = VCC;
VC2_q_b[25]_PORT_B_read_enable_reg = DFFE(VC2_q_b[25]_PORT_B_read_enable, VC2_q_b[25]_clock_1, , , );
VC2_q_b[25]_clock_0 = CLOCK_50;
VC2_q_b[25]_clock_1 = CLOCK_50;
VC2_q_b[25]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[25]_PORT_B_data_out = MEMORY(VC2_q_b[25]_PORT_A_data_in_reg, , VC2_q_b[25]_PORT_A_address_reg, VC2_q_b[25]_PORT_B_address_reg, VC2_q_b[25]_PORT_A_write_enable_reg, , , VC2_q_b[25]_PORT_B_read_enable_reg, , , VC2_q_b[25]_clock_0, VC2_q_b[25]_clock_1, VC2_q_b[25]_clock_enable_0, , , , , );
VC2_q_b[25] = VC2_q_b[25]_PORT_B_data_out[0];


--VC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[25]_PORT_A_data_in = PC1L826;
VC1_q_b[25]_PORT_A_data_in_reg = DFFE(VC1_q_b[25]_PORT_A_data_in, VC1_q_b[25]_clock_0, , , );
VC1_q_b[25]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[25]_PORT_A_address_reg = DFFE(VC1_q_b[25]_PORT_A_address, VC1_q_b[25]_clock_0, , , );
VC1_q_b[25]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[25]_PORT_B_address_reg = DFFE(VC1_q_b[25]_PORT_B_address, VC1_q_b[25]_clock_1, , , );
VC1_q_b[25]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[25]_PORT_A_write_enable_reg = DFFE(VC1_q_b[25]_PORT_A_write_enable, VC1_q_b[25]_clock_0, , , );
VC1_q_b[25]_PORT_B_read_enable = VCC;
VC1_q_b[25]_PORT_B_read_enable_reg = DFFE(VC1_q_b[25]_PORT_B_read_enable, VC1_q_b[25]_clock_1, , , );
VC1_q_b[25]_clock_0 = CLOCK_50;
VC1_q_b[25]_clock_1 = CLOCK_50;
VC1_q_b[25]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[25]_PORT_B_data_out = MEMORY(VC1_q_b[25]_PORT_A_data_in_reg, , VC1_q_b[25]_PORT_A_address_reg, VC1_q_b[25]_PORT_B_address_reg, VC1_q_b[25]_PORT_A_write_enable_reg, , , VC1_q_b[25]_PORT_B_read_enable_reg, , , VC1_q_b[25]_clock_0, VC1_q_b[25]_clock_1, VC1_q_b[25]_clock_enable_0, , , , , );
VC1_q_b[25] = VC1_q_b[25]_PORT_B_data_out[0];


--VC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[24]_PORT_A_data_in = PC1L825;
VC2_q_b[24]_PORT_A_data_in_reg = DFFE(VC2_q_b[24]_PORT_A_data_in, VC2_q_b[24]_clock_0, , , );
VC2_q_b[24]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[24]_PORT_A_address_reg = DFFE(VC2_q_b[24]_PORT_A_address, VC2_q_b[24]_clock_0, , , );
VC2_q_b[24]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[24]_PORT_B_address_reg = DFFE(VC2_q_b[24]_PORT_B_address, VC2_q_b[24]_clock_1, , , );
VC2_q_b[24]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[24]_PORT_A_write_enable_reg = DFFE(VC2_q_b[24]_PORT_A_write_enable, VC2_q_b[24]_clock_0, , , );
VC2_q_b[24]_PORT_B_read_enable = VCC;
VC2_q_b[24]_PORT_B_read_enable_reg = DFFE(VC2_q_b[24]_PORT_B_read_enable, VC2_q_b[24]_clock_1, , , );
VC2_q_b[24]_clock_0 = CLOCK_50;
VC2_q_b[24]_clock_1 = CLOCK_50;
VC2_q_b[24]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[24]_PORT_B_data_out = MEMORY(VC2_q_b[24]_PORT_A_data_in_reg, , VC2_q_b[24]_PORT_A_address_reg, VC2_q_b[24]_PORT_B_address_reg, VC2_q_b[24]_PORT_A_write_enable_reg, , , VC2_q_b[24]_PORT_B_read_enable_reg, , , VC2_q_b[24]_clock_0, VC2_q_b[24]_clock_1, VC2_q_b[24]_clock_enable_0, , , , , );
VC2_q_b[24] = VC2_q_b[24]_PORT_B_data_out[0];


--VC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[24]_PORT_A_data_in = PC1L825;
VC1_q_b[24]_PORT_A_data_in_reg = DFFE(VC1_q_b[24]_PORT_A_data_in, VC1_q_b[24]_clock_0, , , );
VC1_q_b[24]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[24]_PORT_A_address_reg = DFFE(VC1_q_b[24]_PORT_A_address, VC1_q_b[24]_clock_0, , , );
VC1_q_b[24]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[24]_PORT_B_address_reg = DFFE(VC1_q_b[24]_PORT_B_address, VC1_q_b[24]_clock_1, , , );
VC1_q_b[24]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[24]_PORT_A_write_enable_reg = DFFE(VC1_q_b[24]_PORT_A_write_enable, VC1_q_b[24]_clock_0, , , );
VC1_q_b[24]_PORT_B_read_enable = VCC;
VC1_q_b[24]_PORT_B_read_enable_reg = DFFE(VC1_q_b[24]_PORT_B_read_enable, VC1_q_b[24]_clock_1, , , );
VC1_q_b[24]_clock_0 = CLOCK_50;
VC1_q_b[24]_clock_1 = CLOCK_50;
VC1_q_b[24]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[24]_PORT_B_data_out = MEMORY(VC1_q_b[24]_PORT_A_data_in_reg, , VC1_q_b[24]_PORT_A_address_reg, VC1_q_b[24]_PORT_B_address_reg, VC1_q_b[24]_PORT_A_write_enable_reg, , , VC1_q_b[24]_PORT_B_read_enable_reg, , , VC1_q_b[24]_clock_0, VC1_q_b[24]_clock_1, VC1_q_b[24]_clock_enable_0, , , , , );
VC1_q_b[24] = VC1_q_b[24]_PORT_B_data_out[0];


--VC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[27]_PORT_A_data_in = PC1L828;
VC2_q_b[27]_PORT_A_data_in_reg = DFFE(VC2_q_b[27]_PORT_A_data_in, VC2_q_b[27]_clock_0, , , );
VC2_q_b[27]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[27]_PORT_A_address_reg = DFFE(VC2_q_b[27]_PORT_A_address, VC2_q_b[27]_clock_0, , , );
VC2_q_b[27]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[27]_PORT_B_address_reg = DFFE(VC2_q_b[27]_PORT_B_address, VC2_q_b[27]_clock_1, , , );
VC2_q_b[27]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[27]_PORT_A_write_enable_reg = DFFE(VC2_q_b[27]_PORT_A_write_enable, VC2_q_b[27]_clock_0, , , );
VC2_q_b[27]_PORT_B_read_enable = VCC;
VC2_q_b[27]_PORT_B_read_enable_reg = DFFE(VC2_q_b[27]_PORT_B_read_enable, VC2_q_b[27]_clock_1, , , );
VC2_q_b[27]_clock_0 = CLOCK_50;
VC2_q_b[27]_clock_1 = CLOCK_50;
VC2_q_b[27]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[27]_PORT_B_data_out = MEMORY(VC2_q_b[27]_PORT_A_data_in_reg, , VC2_q_b[27]_PORT_A_address_reg, VC2_q_b[27]_PORT_B_address_reg, VC2_q_b[27]_PORT_A_write_enable_reg, , , VC2_q_b[27]_PORT_B_read_enable_reg, , , VC2_q_b[27]_clock_0, VC2_q_b[27]_clock_1, VC2_q_b[27]_clock_enable_0, , , , , );
VC2_q_b[27] = VC2_q_b[27]_PORT_B_data_out[0];


--VC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[27]_PORT_A_data_in = PC1L828;
VC1_q_b[27]_PORT_A_data_in_reg = DFFE(VC1_q_b[27]_PORT_A_data_in, VC1_q_b[27]_clock_0, , , );
VC1_q_b[27]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[27]_PORT_A_address_reg = DFFE(VC1_q_b[27]_PORT_A_address, VC1_q_b[27]_clock_0, , , );
VC1_q_b[27]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[27]_PORT_B_address_reg = DFFE(VC1_q_b[27]_PORT_B_address, VC1_q_b[27]_clock_1, , , );
VC1_q_b[27]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[27]_PORT_A_write_enable_reg = DFFE(VC1_q_b[27]_PORT_A_write_enable, VC1_q_b[27]_clock_0, , , );
VC1_q_b[27]_PORT_B_read_enable = VCC;
VC1_q_b[27]_PORT_B_read_enable_reg = DFFE(VC1_q_b[27]_PORT_B_read_enable, VC1_q_b[27]_clock_1, , , );
VC1_q_b[27]_clock_0 = CLOCK_50;
VC1_q_b[27]_clock_1 = CLOCK_50;
VC1_q_b[27]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[27]_PORT_B_data_out = MEMORY(VC1_q_b[27]_PORT_A_data_in_reg, , VC1_q_b[27]_PORT_A_address_reg, VC1_q_b[27]_PORT_B_address_reg, VC1_q_b[27]_PORT_A_write_enable_reg, , , VC1_q_b[27]_PORT_B_read_enable_reg, , , VC1_q_b[27]_clock_0, VC1_q_b[27]_clock_1, VC1_q_b[27]_clock_enable_0, , , , , );
VC1_q_b[27] = VC1_q_b[27]_PORT_B_data_out[0];


--VC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[26]_PORT_A_data_in = PC1L827;
VC2_q_b[26]_PORT_A_data_in_reg = DFFE(VC2_q_b[26]_PORT_A_data_in, VC2_q_b[26]_clock_0, , , );
VC2_q_b[26]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[26]_PORT_A_address_reg = DFFE(VC2_q_b[26]_PORT_A_address, VC2_q_b[26]_clock_0, , , );
VC2_q_b[26]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[26]_PORT_B_address_reg = DFFE(VC2_q_b[26]_PORT_B_address, VC2_q_b[26]_clock_1, , , );
VC2_q_b[26]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[26]_PORT_A_write_enable_reg = DFFE(VC2_q_b[26]_PORT_A_write_enable, VC2_q_b[26]_clock_0, , , );
VC2_q_b[26]_PORT_B_read_enable = VCC;
VC2_q_b[26]_PORT_B_read_enable_reg = DFFE(VC2_q_b[26]_PORT_B_read_enable, VC2_q_b[26]_clock_1, , , );
VC2_q_b[26]_clock_0 = CLOCK_50;
VC2_q_b[26]_clock_1 = CLOCK_50;
VC2_q_b[26]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[26]_PORT_B_data_out = MEMORY(VC2_q_b[26]_PORT_A_data_in_reg, , VC2_q_b[26]_PORT_A_address_reg, VC2_q_b[26]_PORT_B_address_reg, VC2_q_b[26]_PORT_A_write_enable_reg, , , VC2_q_b[26]_PORT_B_read_enable_reg, , , VC2_q_b[26]_clock_0, VC2_q_b[26]_clock_1, VC2_q_b[26]_clock_enable_0, , , , , );
VC2_q_b[26] = VC2_q_b[26]_PORT_B_data_out[0];


--VC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[26]_PORT_A_data_in = PC1L827;
VC1_q_b[26]_PORT_A_data_in_reg = DFFE(VC1_q_b[26]_PORT_A_data_in, VC1_q_b[26]_clock_0, , , );
VC1_q_b[26]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[26]_PORT_A_address_reg = DFFE(VC1_q_b[26]_PORT_A_address, VC1_q_b[26]_clock_0, , , );
VC1_q_b[26]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[26]_PORT_B_address_reg = DFFE(VC1_q_b[26]_PORT_B_address, VC1_q_b[26]_clock_1, , , );
VC1_q_b[26]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[26]_PORT_A_write_enable_reg = DFFE(VC1_q_b[26]_PORT_A_write_enable, VC1_q_b[26]_clock_0, , , );
VC1_q_b[26]_PORT_B_read_enable = VCC;
VC1_q_b[26]_PORT_B_read_enable_reg = DFFE(VC1_q_b[26]_PORT_B_read_enable, VC1_q_b[26]_clock_1, , , );
VC1_q_b[26]_clock_0 = CLOCK_50;
VC1_q_b[26]_clock_1 = CLOCK_50;
VC1_q_b[26]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[26]_PORT_B_data_out = MEMORY(VC1_q_b[26]_PORT_A_data_in_reg, , VC1_q_b[26]_PORT_A_address_reg, VC1_q_b[26]_PORT_B_address_reg, VC1_q_b[26]_PORT_A_write_enable_reg, , , VC1_q_b[26]_PORT_B_read_enable_reg, , , VC1_q_b[26]_clock_0, VC1_q_b[26]_clock_1, VC1_q_b[26]_clock_enable_0, , , , , );
VC1_q_b[26] = VC1_q_b[26]_PORT_B_data_out[0];


--VC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[29]_PORT_A_data_in = PC1L830;
VC2_q_b[29]_PORT_A_data_in_reg = DFFE(VC2_q_b[29]_PORT_A_data_in, VC2_q_b[29]_clock_0, , , );
VC2_q_b[29]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[29]_PORT_A_address_reg = DFFE(VC2_q_b[29]_PORT_A_address, VC2_q_b[29]_clock_0, , , );
VC2_q_b[29]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[29]_PORT_B_address_reg = DFFE(VC2_q_b[29]_PORT_B_address, VC2_q_b[29]_clock_1, , , );
VC2_q_b[29]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[29]_PORT_A_write_enable_reg = DFFE(VC2_q_b[29]_PORT_A_write_enable, VC2_q_b[29]_clock_0, , , );
VC2_q_b[29]_PORT_B_read_enable = VCC;
VC2_q_b[29]_PORT_B_read_enable_reg = DFFE(VC2_q_b[29]_PORT_B_read_enable, VC2_q_b[29]_clock_1, , , );
VC2_q_b[29]_clock_0 = CLOCK_50;
VC2_q_b[29]_clock_1 = CLOCK_50;
VC2_q_b[29]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[29]_PORT_B_data_out = MEMORY(VC2_q_b[29]_PORT_A_data_in_reg, , VC2_q_b[29]_PORT_A_address_reg, VC2_q_b[29]_PORT_B_address_reg, VC2_q_b[29]_PORT_A_write_enable_reg, , , VC2_q_b[29]_PORT_B_read_enable_reg, , , VC2_q_b[29]_clock_0, VC2_q_b[29]_clock_1, VC2_q_b[29]_clock_enable_0, , , , , );
VC2_q_b[29] = VC2_q_b[29]_PORT_B_data_out[0];


--VC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[29]_PORT_A_data_in = PC1L830;
VC1_q_b[29]_PORT_A_data_in_reg = DFFE(VC1_q_b[29]_PORT_A_data_in, VC1_q_b[29]_clock_0, , , );
VC1_q_b[29]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[29]_PORT_A_address_reg = DFFE(VC1_q_b[29]_PORT_A_address, VC1_q_b[29]_clock_0, , , );
VC1_q_b[29]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[29]_PORT_B_address_reg = DFFE(VC1_q_b[29]_PORT_B_address, VC1_q_b[29]_clock_1, , , );
VC1_q_b[29]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[29]_PORT_A_write_enable_reg = DFFE(VC1_q_b[29]_PORT_A_write_enable, VC1_q_b[29]_clock_0, , , );
VC1_q_b[29]_PORT_B_read_enable = VCC;
VC1_q_b[29]_PORT_B_read_enable_reg = DFFE(VC1_q_b[29]_PORT_B_read_enable, VC1_q_b[29]_clock_1, , , );
VC1_q_b[29]_clock_0 = CLOCK_50;
VC1_q_b[29]_clock_1 = CLOCK_50;
VC1_q_b[29]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[29]_PORT_B_data_out = MEMORY(VC1_q_b[29]_PORT_A_data_in_reg, , VC1_q_b[29]_PORT_A_address_reg, VC1_q_b[29]_PORT_B_address_reg, VC1_q_b[29]_PORT_A_write_enable_reg, , , VC1_q_b[29]_PORT_B_read_enable_reg, , , VC1_q_b[29]_clock_0, VC1_q_b[29]_clock_1, VC1_q_b[29]_clock_enable_0, , , , , );
VC1_q_b[29] = VC1_q_b[29]_PORT_B_data_out[0];


--VC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[28]_PORT_A_data_in = PC1L829;
VC2_q_b[28]_PORT_A_data_in_reg = DFFE(VC2_q_b[28]_PORT_A_data_in, VC2_q_b[28]_clock_0, , , );
VC2_q_b[28]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[28]_PORT_A_address_reg = DFFE(VC2_q_b[28]_PORT_A_address, VC2_q_b[28]_clock_0, , , );
VC2_q_b[28]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[28]_PORT_B_address_reg = DFFE(VC2_q_b[28]_PORT_B_address, VC2_q_b[28]_clock_1, , , );
VC2_q_b[28]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[28]_PORT_A_write_enable_reg = DFFE(VC2_q_b[28]_PORT_A_write_enable, VC2_q_b[28]_clock_0, , , );
VC2_q_b[28]_PORT_B_read_enable = VCC;
VC2_q_b[28]_PORT_B_read_enable_reg = DFFE(VC2_q_b[28]_PORT_B_read_enable, VC2_q_b[28]_clock_1, , , );
VC2_q_b[28]_clock_0 = CLOCK_50;
VC2_q_b[28]_clock_1 = CLOCK_50;
VC2_q_b[28]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[28]_PORT_B_data_out = MEMORY(VC2_q_b[28]_PORT_A_data_in_reg, , VC2_q_b[28]_PORT_A_address_reg, VC2_q_b[28]_PORT_B_address_reg, VC2_q_b[28]_PORT_A_write_enable_reg, , , VC2_q_b[28]_PORT_B_read_enable_reg, , , VC2_q_b[28]_clock_0, VC2_q_b[28]_clock_1, VC2_q_b[28]_clock_enable_0, , , , , );
VC2_q_b[28] = VC2_q_b[28]_PORT_B_data_out[0];


--VC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[28]_PORT_A_data_in = PC1L829;
VC1_q_b[28]_PORT_A_data_in_reg = DFFE(VC1_q_b[28]_PORT_A_data_in, VC1_q_b[28]_clock_0, , , );
VC1_q_b[28]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[28]_PORT_A_address_reg = DFFE(VC1_q_b[28]_PORT_A_address, VC1_q_b[28]_clock_0, , , );
VC1_q_b[28]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[28]_PORT_B_address_reg = DFFE(VC1_q_b[28]_PORT_B_address, VC1_q_b[28]_clock_1, , , );
VC1_q_b[28]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[28]_PORT_A_write_enable_reg = DFFE(VC1_q_b[28]_PORT_A_write_enable, VC1_q_b[28]_clock_0, , , );
VC1_q_b[28]_PORT_B_read_enable = VCC;
VC1_q_b[28]_PORT_B_read_enable_reg = DFFE(VC1_q_b[28]_PORT_B_read_enable, VC1_q_b[28]_clock_1, , , );
VC1_q_b[28]_clock_0 = CLOCK_50;
VC1_q_b[28]_clock_1 = CLOCK_50;
VC1_q_b[28]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[28]_PORT_B_data_out = MEMORY(VC1_q_b[28]_PORT_A_data_in_reg, , VC1_q_b[28]_PORT_A_address_reg, VC1_q_b[28]_PORT_B_address_reg, VC1_q_b[28]_PORT_A_write_enable_reg, , , VC1_q_b[28]_PORT_B_read_enable_reg, , , VC1_q_b[28]_clock_0, VC1_q_b[28]_clock_1, VC1_q_b[28]_clock_enable_0, , , , , );
VC1_q_b[28] = VC1_q_b[28]_PORT_B_data_out[0];


--VC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[0]_PORT_A_data_in = PC1L798;
VC1_q_b[0]_PORT_A_data_in_reg = DFFE(VC1_q_b[0]_PORT_A_data_in, VC1_q_b[0]_clock_0, , , );
VC1_q_b[0]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[0]_PORT_A_address_reg = DFFE(VC1_q_b[0]_PORT_A_address, VC1_q_b[0]_clock_0, , , );
VC1_q_b[0]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[0]_PORT_B_address_reg = DFFE(VC1_q_b[0]_PORT_B_address, VC1_q_b[0]_clock_1, , , );
VC1_q_b[0]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[0]_PORT_A_write_enable_reg = DFFE(VC1_q_b[0]_PORT_A_write_enable, VC1_q_b[0]_clock_0, , , );
VC1_q_b[0]_PORT_B_read_enable = VCC;
VC1_q_b[0]_PORT_B_read_enable_reg = DFFE(VC1_q_b[0]_PORT_B_read_enable, VC1_q_b[0]_clock_1, , , );
VC1_q_b[0]_clock_0 = CLOCK_50;
VC1_q_b[0]_clock_1 = CLOCK_50;
VC1_q_b[0]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[0]_PORT_B_data_out = MEMORY(VC1_q_b[0]_PORT_A_data_in_reg, , VC1_q_b[0]_PORT_A_address_reg, VC1_q_b[0]_PORT_B_address_reg, VC1_q_b[0]_PORT_A_write_enable_reg, , , VC1_q_b[0]_PORT_B_read_enable_reg, , , VC1_q_b[0]_clock_0, VC1_q_b[0]_clock_1, VC1_q_b[0]_clock_enable_0, , , , , );
VC1_q_b[0] = VC1_q_b[0]_PORT_B_data_out[0];


--VC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[31]_PORT_A_data_in = PC1L832;
VC2_q_b[31]_PORT_A_data_in_reg = DFFE(VC2_q_b[31]_PORT_A_data_in, VC2_q_b[31]_clock_0, , , );
VC2_q_b[31]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[31]_PORT_A_address_reg = DFFE(VC2_q_b[31]_PORT_A_address, VC2_q_b[31]_clock_0, , , );
VC2_q_b[31]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[31]_PORT_B_address_reg = DFFE(VC2_q_b[31]_PORT_B_address, VC2_q_b[31]_clock_1, , , );
VC2_q_b[31]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[31]_PORT_A_write_enable_reg = DFFE(VC2_q_b[31]_PORT_A_write_enable, VC2_q_b[31]_clock_0, , , );
VC2_q_b[31]_PORT_B_read_enable = VCC;
VC2_q_b[31]_PORT_B_read_enable_reg = DFFE(VC2_q_b[31]_PORT_B_read_enable, VC2_q_b[31]_clock_1, , , );
VC2_q_b[31]_clock_0 = CLOCK_50;
VC2_q_b[31]_clock_1 = CLOCK_50;
VC2_q_b[31]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[31]_PORT_B_data_out = MEMORY(VC2_q_b[31]_PORT_A_data_in_reg, , VC2_q_b[31]_PORT_A_address_reg, VC2_q_b[31]_PORT_B_address_reg, VC2_q_b[31]_PORT_A_write_enable_reg, , , VC2_q_b[31]_PORT_B_read_enable_reg, , , VC2_q_b[31]_clock_0, VC2_q_b[31]_clock_1, VC2_q_b[31]_clock_enable_0, , , , , );
VC2_q_b[31] = VC2_q_b[31]_PORT_B_data_out[0];


--VC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[31]_PORT_A_data_in = PC1L832;
VC1_q_b[31]_PORT_A_data_in_reg = DFFE(VC1_q_b[31]_PORT_A_data_in, VC1_q_b[31]_clock_0, , , );
VC1_q_b[31]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[31]_PORT_A_address_reg = DFFE(VC1_q_b[31]_PORT_A_address, VC1_q_b[31]_clock_0, , , );
VC1_q_b[31]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[31]_PORT_B_address_reg = DFFE(VC1_q_b[31]_PORT_B_address, VC1_q_b[31]_clock_1, , , );
VC1_q_b[31]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[31]_PORT_A_write_enable_reg = DFFE(VC1_q_b[31]_PORT_A_write_enable, VC1_q_b[31]_clock_0, , , );
VC1_q_b[31]_PORT_B_read_enable = VCC;
VC1_q_b[31]_PORT_B_read_enable_reg = DFFE(VC1_q_b[31]_PORT_B_read_enable, VC1_q_b[31]_clock_1, , , );
VC1_q_b[31]_clock_0 = CLOCK_50;
VC1_q_b[31]_clock_1 = CLOCK_50;
VC1_q_b[31]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[31]_PORT_B_data_out = MEMORY(VC1_q_b[31]_PORT_A_data_in_reg, , VC1_q_b[31]_PORT_A_address_reg, VC1_q_b[31]_PORT_B_address_reg, VC1_q_b[31]_PORT_A_write_enable_reg, , , VC1_q_b[31]_PORT_B_read_enable_reg, , , VC1_q_b[31]_clock_0, VC1_q_b[31]_clock_1, VC1_q_b[31]_clock_enable_0, , , , , );
VC1_q_b[31] = VC1_q_b[31]_PORT_B_data_out[0];


--VC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC2_q_b[30]_PORT_A_data_in = PC1L831;
VC2_q_b[30]_PORT_A_data_in_reg = DFFE(VC2_q_b[30]_PORT_A_data_in, VC2_q_b[30]_clock_0, , , );
VC2_q_b[30]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC2_q_b[30]_PORT_A_address_reg = DFFE(VC2_q_b[30]_PORT_A_address, VC2_q_b[30]_clock_0, , , );
VC2_q_b[30]_PORT_B_address = BUS(PC1_D_iw[22], PC1_D_iw[23], PC1_D_iw[24], PC1_D_iw[25], PC1_D_iw[26]);
VC2_q_b[30]_PORT_B_address_reg = DFFE(VC2_q_b[30]_PORT_B_address, VC2_q_b[30]_clock_1, , , );
VC2_q_b[30]_PORT_A_write_enable = PC1_W_rf_wren;
VC2_q_b[30]_PORT_A_write_enable_reg = DFFE(VC2_q_b[30]_PORT_A_write_enable, VC2_q_b[30]_clock_0, , , );
VC2_q_b[30]_PORT_B_read_enable = VCC;
VC2_q_b[30]_PORT_B_read_enable_reg = DFFE(VC2_q_b[30]_PORT_B_read_enable, VC2_q_b[30]_clock_1, , , );
VC2_q_b[30]_clock_0 = CLOCK_50;
VC2_q_b[30]_clock_1 = CLOCK_50;
VC2_q_b[30]_clock_enable_0 = PC1_W_rf_wren;
VC2_q_b[30]_PORT_B_data_out = MEMORY(VC2_q_b[30]_PORT_A_data_in_reg, , VC2_q_b[30]_PORT_A_address_reg, VC2_q_b[30]_PORT_B_address_reg, VC2_q_b[30]_PORT_A_write_enable_reg, , , VC2_q_b[30]_PORT_B_read_enable_reg, , , VC2_q_b[30]_clock_0, VC2_q_b[30]_clock_1, VC2_q_b[30]_clock_enable_0, , , , , );
VC2_q_b[30] = VC2_q_b[30]_PORT_B_data_out[0];


--VC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VC1_q_b[30]_PORT_A_data_in = PC1L831;
VC1_q_b[30]_PORT_A_data_in_reg = DFFE(VC1_q_b[30]_PORT_A_data_in, VC1_q_b[30]_clock_0, , , );
VC1_q_b[30]_PORT_A_address = BUS(PC1_R_dst_regnum[0], PC1_R_dst_regnum[1], PC1_R_dst_regnum[2], PC1_R_dst_regnum[3], PC1_R_dst_regnum[4]);
VC1_q_b[30]_PORT_A_address_reg = DFFE(VC1_q_b[30]_PORT_A_address, VC1_q_b[30]_clock_0, , , );
VC1_q_b[30]_PORT_B_address = BUS(PC1_D_iw[27], PC1_D_iw[28], PC1_D_iw[29], PC1_D_iw[30], PC1_D_iw[31]);
VC1_q_b[30]_PORT_B_address_reg = DFFE(VC1_q_b[30]_PORT_B_address, VC1_q_b[30]_clock_1, , , );
VC1_q_b[30]_PORT_A_write_enable = PC1_W_rf_wren;
VC1_q_b[30]_PORT_A_write_enable_reg = DFFE(VC1_q_b[30]_PORT_A_write_enable, VC1_q_b[30]_clock_0, , , );
VC1_q_b[30]_PORT_B_read_enable = VCC;
VC1_q_b[30]_PORT_B_read_enable_reg = DFFE(VC1_q_b[30]_PORT_B_read_enable, VC1_q_b[30]_clock_1, , , );
VC1_q_b[30]_clock_0 = CLOCK_50;
VC1_q_b[30]_clock_1 = CLOCK_50;
VC1_q_b[30]_clock_enable_0 = PC1_W_rf_wren;
VC1_q_b[30]_PORT_B_data_out = MEMORY(VC1_q_b[30]_PORT_A_data_in_reg, , VC1_q_b[30]_PORT_A_address_reg, VC1_q_b[30]_PORT_B_address_reg, VC1_q_b[30]_PORT_A_write_enable_reg, , , VC1_q_b[30]_PORT_B_read_enable_reg, , , VC1_q_b[30]_clock_0, VC1_q_b[30]_clock_1, VC1_q_b[30]_clock_enable_0, , , , , );
VC1_q_b[30] = VC1_q_b[30]_PORT_B_data_out[0];


--PC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

PC1_E_shift_rot_result[31] = DFFEAS(PC1L463, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[31],  ,  , PC1_E_new_inst);


--PC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
PC1L139_adder_eqn = ( PC1_E_alu_sub ) + ( VCC ) + ( !VCC );
PC1L139 = CARRY(PC1L139_adder_eqn);


--SC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

SC1_readdata[22] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[22],  ,  , !SC1_address[8]);


--PC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

PC1_d_writedata[22] = DFFEAS(VC2_q_b[6], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[22],  ,  , PC1L532);


--SC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

SC1_readdata[23] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[23],  ,  , !SC1_address[8]);


--PC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

PC1_d_writedata[23] = DFFEAS(VC2_q_b[7], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[23],  ,  , PC1L532);


--SC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

SC1_readdata[24] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[24],  ,  , !SC1_address[8]);


--SC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

SC1_readdata[25] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[25],  ,  , !SC1_address[8]);


--SC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

SC1_readdata[26] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[26],  ,  , !SC1_address[8]);


--SC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

SC1_readdata[11] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[11],  ,  , !SC1_address[8]);


--PC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

PC1_d_writedata[11] = DFFEAS(VC2_q_b[3], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[11],  ,  , PC1L234);


--SC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

SC1_readdata[12] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[12],  ,  , !SC1_address[8]);


--PC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

PC1_d_writedata[12] = DFFEAS(VC2_q_b[4], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[12],  ,  , PC1L234);


--SC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

SC1_readdata[13] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[13],  ,  , !SC1_address[8]);


--PC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

PC1_d_writedata[13] = DFFEAS(VC2_q_b[5], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[13],  ,  , PC1L234);


--SC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

SC1_readdata[14] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[14],  ,  , !SC1_address[8]);


--PC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

PC1_d_writedata[14] = DFFEAS(VC2_q_b[6], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[14],  ,  , PC1L234);


--SC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

SC1_readdata[15] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[15],  ,  , !SC1_address[8]);


--PC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

PC1_d_writedata[15] = DFFEAS(VC2_q_b[7], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[15],  ,  , PC1L234);


--SC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

SC1_readdata[16] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[16],  ,  , !SC1_address[8]);


--PC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

PC1_d_writedata[16] = DFFEAS(VC2_q_b[0], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[16],  ,  , PC1L532);


--SC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

SC1_readdata[1] = DFFEAS(SC1L51, CLOCK_50,  ,  ,  , UD1_q_a[1],  ,  , !SC1_address[8]);


--SC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

SC1_readdata[2] = DFFEAS(SC1L52, CLOCK_50,  ,  ,  , UD1_q_a[2],  ,  , !SC1_address[8]);


--SC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

SC1_readdata[3] = DFFEAS(SC1L53, CLOCK_50,  ,  ,  , UD1_q_a[3],  ,  , !SC1_address[8]);


--SC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

SC1_readdata[4] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[4],  ,  , !SC1_address[8]);


--SC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

SC1_readdata[5] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[5],  ,  , !SC1_address[8]);


--SC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

SC1_readdata[9] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[9],  ,  , !SC1_address[8]);


--PC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

PC1_d_writedata[9] = DFFEAS(VC2_q_b[1], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[9],  ,  , PC1L234);


--VD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[27]_PORT_A_data_in = SB2L51;
VD1_q_a[27]_PORT_A_data_in_reg = DFFE(VD1_q_a[27]_PORT_A_data_in, VD1_q_a[27]_clock_0, , , VD1_q_a[27]_clock_enable_0);
VD1_q_a[27]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[27]_PORT_A_address_reg = DFFE(VD1_q_a[27]_PORT_A_address, VD1_q_a[27]_clock_0, , , VD1_q_a[27]_clock_enable_0);
VD1_q_a[27]_PORT_A_write_enable = !W1L2;
VD1_q_a[27]_PORT_A_write_enable_reg = DFFE(VD1_q_a[27]_PORT_A_write_enable, VD1_q_a[27]_clock_0, , , VD1_q_a[27]_clock_enable_0);
VD1_q_a[27]_PORT_A_read_enable = W1L2;
VD1_q_a[27]_PORT_A_read_enable_reg = DFFE(VD1_q_a[27]_PORT_A_read_enable, VD1_q_a[27]_clock_0, , , VD1_q_a[27]_clock_enable_0);
VD1_q_a[27]_PORT_A_byte_mask = SB2_src_data[35];
VD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[27]_PORT_A_byte_mask, VD1_q_a[27]_clock_0, , , VD1_q_a[27]_clock_enable_0);
VD1_q_a[27]_clock_0 = CLOCK_50;
VD1_q_a[27]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[27]_PORT_A_data_out = MEMORY(VD1_q_a[27]_PORT_A_data_in_reg, , VD1_q_a[27]_PORT_A_address_reg, , VD1_q_a[27]_PORT_A_write_enable_reg, VD1_q_a[27]_PORT_A_read_enable_reg, , , VD1_q_a[27]_PORT_A_byte_mask_reg, , VD1_q_a[27]_clock_0, , VD1_q_a[27]_clock_enable_0, , , , , );
VD1_q_a[27] = VD1_q_a[27]_PORT_A_data_out[0];


--VD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[28]_PORT_A_data_in = SB2L52;
VD1_q_a[28]_PORT_A_data_in_reg = DFFE(VD1_q_a[28]_PORT_A_data_in, VD1_q_a[28]_clock_0, , , VD1_q_a[28]_clock_enable_0);
VD1_q_a[28]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[28]_PORT_A_address_reg = DFFE(VD1_q_a[28]_PORT_A_address, VD1_q_a[28]_clock_0, , , VD1_q_a[28]_clock_enable_0);
VD1_q_a[28]_PORT_A_write_enable = !W1L2;
VD1_q_a[28]_PORT_A_write_enable_reg = DFFE(VD1_q_a[28]_PORT_A_write_enable, VD1_q_a[28]_clock_0, , , VD1_q_a[28]_clock_enable_0);
VD1_q_a[28]_PORT_A_read_enable = W1L2;
VD1_q_a[28]_PORT_A_read_enable_reg = DFFE(VD1_q_a[28]_PORT_A_read_enable, VD1_q_a[28]_clock_0, , , VD1_q_a[28]_clock_enable_0);
VD1_q_a[28]_PORT_A_byte_mask = SB2_src_data[35];
VD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[28]_PORT_A_byte_mask, VD1_q_a[28]_clock_0, , , VD1_q_a[28]_clock_enable_0);
VD1_q_a[28]_clock_0 = CLOCK_50;
VD1_q_a[28]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[28]_PORT_A_data_out = MEMORY(VD1_q_a[28]_PORT_A_data_in_reg, , VD1_q_a[28]_PORT_A_address_reg, , VD1_q_a[28]_PORT_A_write_enable_reg, VD1_q_a[28]_PORT_A_read_enable_reg, , , VD1_q_a[28]_PORT_A_byte_mask_reg, , VD1_q_a[28]_clock_0, , VD1_q_a[28]_clock_enable_0, , , , , );
VD1_q_a[28] = VD1_q_a[28]_PORT_A_data_out[0];


--VD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[29]_PORT_A_data_in = SB2L53;
VD1_q_a[29]_PORT_A_data_in_reg = DFFE(VD1_q_a[29]_PORT_A_data_in, VD1_q_a[29]_clock_0, , , VD1_q_a[29]_clock_enable_0);
VD1_q_a[29]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[29]_PORT_A_address_reg = DFFE(VD1_q_a[29]_PORT_A_address, VD1_q_a[29]_clock_0, , , VD1_q_a[29]_clock_enable_0);
VD1_q_a[29]_PORT_A_write_enable = !W1L2;
VD1_q_a[29]_PORT_A_write_enable_reg = DFFE(VD1_q_a[29]_PORT_A_write_enable, VD1_q_a[29]_clock_0, , , VD1_q_a[29]_clock_enable_0);
VD1_q_a[29]_PORT_A_read_enable = W1L2;
VD1_q_a[29]_PORT_A_read_enable_reg = DFFE(VD1_q_a[29]_PORT_A_read_enable, VD1_q_a[29]_clock_0, , , VD1_q_a[29]_clock_enable_0);
VD1_q_a[29]_PORT_A_byte_mask = SB2_src_data[35];
VD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[29]_PORT_A_byte_mask, VD1_q_a[29]_clock_0, , , VD1_q_a[29]_clock_enable_0);
VD1_q_a[29]_clock_0 = CLOCK_50;
VD1_q_a[29]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[29]_PORT_A_data_out = MEMORY(VD1_q_a[29]_PORT_A_data_in_reg, , VD1_q_a[29]_PORT_A_address_reg, , VD1_q_a[29]_PORT_A_write_enable_reg, VD1_q_a[29]_PORT_A_read_enable_reg, , , VD1_q_a[29]_PORT_A_byte_mask_reg, , VD1_q_a[29]_clock_0, , VD1_q_a[29]_clock_enable_0, , , , , );
VD1_q_a[29] = VD1_q_a[29]_PORT_A_data_out[0];


--VD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[30]_PORT_A_data_in = SB2L54;
VD1_q_a[30]_PORT_A_data_in_reg = DFFE(VD1_q_a[30]_PORT_A_data_in, VD1_q_a[30]_clock_0, , , VD1_q_a[30]_clock_enable_0);
VD1_q_a[30]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[30]_PORT_A_address_reg = DFFE(VD1_q_a[30]_PORT_A_address, VD1_q_a[30]_clock_0, , , VD1_q_a[30]_clock_enable_0);
VD1_q_a[30]_PORT_A_write_enable = !W1L2;
VD1_q_a[30]_PORT_A_write_enable_reg = DFFE(VD1_q_a[30]_PORT_A_write_enable, VD1_q_a[30]_clock_0, , , VD1_q_a[30]_clock_enable_0);
VD1_q_a[30]_PORT_A_read_enable = W1L2;
VD1_q_a[30]_PORT_A_read_enable_reg = DFFE(VD1_q_a[30]_PORT_A_read_enable, VD1_q_a[30]_clock_0, , , VD1_q_a[30]_clock_enable_0);
VD1_q_a[30]_PORT_A_byte_mask = SB2_src_data[35];
VD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[30]_PORT_A_byte_mask, VD1_q_a[30]_clock_0, , , VD1_q_a[30]_clock_enable_0);
VD1_q_a[30]_clock_0 = CLOCK_50;
VD1_q_a[30]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[30]_PORT_A_data_out = MEMORY(VD1_q_a[30]_PORT_A_data_in_reg, , VD1_q_a[30]_PORT_A_address_reg, , VD1_q_a[30]_PORT_A_write_enable_reg, VD1_q_a[30]_PORT_A_read_enable_reg, , , VD1_q_a[30]_PORT_A_byte_mask_reg, , VD1_q_a[30]_clock_0, , VD1_q_a[30]_clock_enable_0, , , , , );
VD1_q_a[30] = VD1_q_a[30]_PORT_A_data_out[0];


--VD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[31]_PORT_A_data_in = SB2L55;
VD1_q_a[31]_PORT_A_data_in_reg = DFFE(VD1_q_a[31]_PORT_A_data_in, VD1_q_a[31]_clock_0, , , VD1_q_a[31]_clock_enable_0);
VD1_q_a[31]_PORT_A_address = BUS(SB2_src_data[38], SB2_src_data[39], SB2_src_data[40], SB2_src_data[41], SB2_src_data[42], SB2_src_data[43], SB2_src_data[44], SB2_src_data[45], SB2_src_data[46], SB2_src_data[47], SB2_src_data[48], SB2_src_data[49], SB2_src_data[50]);
VD1_q_a[31]_PORT_A_address_reg = DFFE(VD1_q_a[31]_PORT_A_address, VD1_q_a[31]_clock_0, , , VD1_q_a[31]_clock_enable_0);
VD1_q_a[31]_PORT_A_write_enable = !W1L2;
VD1_q_a[31]_PORT_A_write_enable_reg = DFFE(VD1_q_a[31]_PORT_A_write_enable, VD1_q_a[31]_clock_0, , , VD1_q_a[31]_clock_enable_0);
VD1_q_a[31]_PORT_A_read_enable = W1L2;
VD1_q_a[31]_PORT_A_read_enable_reg = DFFE(VD1_q_a[31]_PORT_A_read_enable, VD1_q_a[31]_clock_0, , , VD1_q_a[31]_clock_enable_0);
VD1_q_a[31]_PORT_A_byte_mask = SB2_src_data[35];
VD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[31]_PORT_A_byte_mask, VD1_q_a[31]_clock_0, , , VD1_q_a[31]_clock_enable_0);
VD1_q_a[31]_clock_0 = CLOCK_50;
VD1_q_a[31]_clock_enable_0 = !X1_r_early_rst;
VD1_q_a[31]_PORT_A_data_out = MEMORY(VD1_q_a[31]_PORT_A_data_in_reg, , VD1_q_a[31]_PORT_A_address_reg, , VD1_q_a[31]_PORT_A_write_enable_reg, VD1_q_a[31]_PORT_A_read_enable_reg, , , VD1_q_a[31]_PORT_A_byte_mask_reg, , VD1_q_a[31]_clock_0, , VD1_q_a[31]_clock_enable_0, , , , , );
VD1_q_a[31] = VD1_q_a[31]_PORT_A_data_out[0];


--SC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

SC1_readdata[10] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[10],  ,  , !SC1_address[8]);


--PC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

PC1_d_writedata[10] = DFFEAS(VC2_q_b[2], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[10],  ,  , PC1L234);


--SC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

SC1_readdata[8] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[8],  ,  , !SC1_address[8]);


--PC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

PC1_d_writedata[8] = DFFEAS(VC2_q_b[0], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[8],  ,  , PC1L234);


--SC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

SC1_readdata[17] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[17],  ,  , !SC1_address[8]);


--PC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

PC1_d_writedata[17] = DFFEAS(VC2_q_b[1], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[17],  ,  , PC1L532);


--SC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

SC1_readdata[18] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[18],  ,  , !SC1_address[8]);


--PC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

PC1_d_writedata[18] = DFFEAS(VC2_q_b[2], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[18],  ,  , PC1L532);


--SC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

SC1_readdata[19] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[19],  ,  , !SC1_address[8]);


--PC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

PC1_d_writedata[19] = DFFEAS(VC2_q_b[3], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[19],  ,  , PC1L532);


--SC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

SC1_readdata[20] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[20],  ,  , !SC1_address[8]);


--PC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

PC1_d_writedata[20] = DFFEAS(VC2_q_b[4], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[20],  ,  , PC1L532);


--SC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

SC1_readdata[21] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[21],  ,  , !SC1_address[8]);


--PC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

PC1_d_writedata[21] = DFFEAS(VC2_q_b[5], CLOCK_50, !X1_r_sync_rst,  ,  , VC2_q_b[21],  ,  , PC1L532);


--PC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

PC1_E_shift_rot_result[19] = DFFEAS(PC1L451, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[19],  ,  , PC1_E_new_inst);


--VB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

VB1_av_readdata_pre[16] = DFFEAS(S1L30, CLOCK_50, !X1_r_sync_rst,  ,  , MB2_counter_reg_bit[0],  ,  , S1_read_0);


--PC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

PC1_av_ld_byte3_data[0] = DFFEAS(DC1L27, CLOCK_50, !X1_r_sync_rst,  , !PC1L961, PC1L839,  ,  , PC1_av_ld_aligning_data);


--SC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

SC1_readdata[6] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[6],  ,  , !SC1_address[8]);


--SC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

SC1_readdata[7] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[7],  ,  , !SC1_address[8]);


--LD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

LD1_sr[17] = DFFEAS(LD1L65, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--HD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

HD1_MonAReg[10] = DFFEAS(HD1L3, CLOCK_50,  ,  , KD1L49, KD1_jdo[17],  ,  , KD1_take_action_ocimem_a);


--HD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
HD1L19_adder_eqn = ( HD1_MonAReg[9] ) + ( GND ) + ( HD1L36 );
HD1L19 = SUM(HD1L19_adder_eqn);

--HD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
HD1L20_adder_eqn = ( HD1_MonAReg[9] ) + ( GND ) + ( HD1L36 );
HD1L20 = CARRY(HD1L20_adder_eqn);


--KB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[1]_PORT_A_data_in = AB1_wdata[1];
KB2_q_b[1]_PORT_A_data_in_reg = DFFE(KB2_q_b[1]_PORT_A_data_in, KB2_q_b[1]_clock_0, , , );
KB2_q_b[1]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5]);
KB2_q_b[1]_PORT_A_address_reg = DFFE(KB2_q_b[1]_PORT_A_address, KB2_q_b[1]_clock_0, , , );
KB2_q_b[1]_PORT_B_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5]);
KB2_q_b[1]_PORT_B_address_reg = DFFE(KB2_q_b[1]_PORT_B_address, KB2_q_b[1]_clock_1, , , KB2_q_b[1]_clock_enable_1);
KB2_q_b[1]_PORT_A_write_enable = S1_wr_rfifo;
KB2_q_b[1]_PORT_A_write_enable_reg = DFFE(KB2_q_b[1]_PORT_A_write_enable, KB2_q_b[1]_clock_0, , , );
KB2_q_b[1]_PORT_B_read_enable = VCC;
KB2_q_b[1]_PORT_B_read_enable_reg = DFFE(KB2_q_b[1]_PORT_B_read_enable, KB2_q_b[1]_clock_1, , , KB2_q_b[1]_clock_enable_1);
KB2_q_b[1]_clock_0 = CLOCK_50;
KB2_q_b[1]_clock_1 = CLOCK_50;
KB2_q_b[1]_clock_enable_0 = S1_wr_rfifo;
KB2_q_b[1]_clock_enable_1 = S1L75;
KB2_q_b[1]_PORT_B_data_out = MEMORY(KB2_q_b[1]_PORT_A_data_in_reg, , KB2_q_b[1]_PORT_A_address_reg, KB2_q_b[1]_PORT_B_address_reg, KB2_q_b[1]_PORT_A_write_enable_reg, , , KB2_q_b[1]_PORT_B_read_enable_reg, , , KB2_q_b[1]_clock_0, KB2_q_b[1]_clock_1, KB2_q_b[1]_clock_enable_0, KB2_q_b[1]_clock_enable_1, , , , );
KB2_q_b[1] = KB2_q_b[1]_PORT_B_data_out[0];


--KB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[2]_PORT_A_data_in = AB1_wdata[2];
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , );
KB2_q_b[2]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , );
KB2_q_b[2]_PORT_B_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = S1_wr_rfifo;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , );
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = CLOCK_50;
KB2_q_b[2]_clock_1 = CLOCK_50;
KB2_q_b[2]_clock_enable_0 = S1_wr_rfifo;
KB2_q_b[2]_clock_enable_1 = S1L75;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, , , KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , , , );
KB2_q_b[2] = KB2_q_b[2]_PORT_B_data_out[0];


--KB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[3]_PORT_A_data_in = AB1_wdata[3];
KB2_q_b[3]_PORT_A_data_in_reg = DFFE(KB2_q_b[3]_PORT_A_data_in, KB2_q_b[3]_clock_0, , , );
KB2_q_b[3]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5]);
KB2_q_b[3]_PORT_A_address_reg = DFFE(KB2_q_b[3]_PORT_A_address, KB2_q_b[3]_clock_0, , , );
KB2_q_b[3]_PORT_B_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5]);
KB2_q_b[3]_PORT_B_address_reg = DFFE(KB2_q_b[3]_PORT_B_address, KB2_q_b[3]_clock_1, , , KB2_q_b[3]_clock_enable_1);
KB2_q_b[3]_PORT_A_write_enable = S1_wr_rfifo;
KB2_q_b[3]_PORT_A_write_enable_reg = DFFE(KB2_q_b[3]_PORT_A_write_enable, KB2_q_b[3]_clock_0, , , );
KB2_q_b[3]_PORT_B_read_enable = VCC;
KB2_q_b[3]_PORT_B_read_enable_reg = DFFE(KB2_q_b[3]_PORT_B_read_enable, KB2_q_b[3]_clock_1, , , KB2_q_b[3]_clock_enable_1);
KB2_q_b[3]_clock_0 = CLOCK_50;
KB2_q_b[3]_clock_1 = CLOCK_50;
KB2_q_b[3]_clock_enable_0 = S1_wr_rfifo;
KB2_q_b[3]_clock_enable_1 = S1L75;
KB2_q_b[3]_PORT_B_data_out = MEMORY(KB2_q_b[3]_PORT_A_data_in_reg, , KB2_q_b[3]_PORT_A_address_reg, KB2_q_b[3]_PORT_B_address_reg, KB2_q_b[3]_PORT_A_write_enable_reg, , , KB2_q_b[3]_PORT_B_read_enable_reg, , , KB2_q_b[3]_clock_0, KB2_q_b[3]_clock_1, KB2_q_b[3]_clock_enable_0, KB2_q_b[3]_clock_enable_1, , , , );
KB2_q_b[3] = KB2_q_b[3]_PORT_B_data_out[0];


--KB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[4]_PORT_A_data_in = AB1_wdata[4];
KB2_q_b[4]_PORT_A_data_in_reg = DFFE(KB2_q_b[4]_PORT_A_data_in, KB2_q_b[4]_clock_0, , , );
KB2_q_b[4]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5]);
KB2_q_b[4]_PORT_A_address_reg = DFFE(KB2_q_b[4]_PORT_A_address, KB2_q_b[4]_clock_0, , , );
KB2_q_b[4]_PORT_B_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5]);
KB2_q_b[4]_PORT_B_address_reg = DFFE(KB2_q_b[4]_PORT_B_address, KB2_q_b[4]_clock_1, , , KB2_q_b[4]_clock_enable_1);
KB2_q_b[4]_PORT_A_write_enable = S1_wr_rfifo;
KB2_q_b[4]_PORT_A_write_enable_reg = DFFE(KB2_q_b[4]_PORT_A_write_enable, KB2_q_b[4]_clock_0, , , );
KB2_q_b[4]_PORT_B_read_enable = VCC;
KB2_q_b[4]_PORT_B_read_enable_reg = DFFE(KB2_q_b[4]_PORT_B_read_enable, KB2_q_b[4]_clock_1, , , KB2_q_b[4]_clock_enable_1);
KB2_q_b[4]_clock_0 = CLOCK_50;
KB2_q_b[4]_clock_1 = CLOCK_50;
KB2_q_b[4]_clock_enable_0 = S1_wr_rfifo;
KB2_q_b[4]_clock_enable_1 = S1L75;
KB2_q_b[4]_PORT_B_data_out = MEMORY(KB2_q_b[4]_PORT_A_data_in_reg, , KB2_q_b[4]_PORT_A_address_reg, KB2_q_b[4]_PORT_B_address_reg, KB2_q_b[4]_PORT_A_write_enable_reg, , , KB2_q_b[4]_PORT_B_read_enable_reg, , , KB2_q_b[4]_clock_0, KB2_q_b[4]_clock_1, KB2_q_b[4]_clock_enable_0, KB2_q_b[4]_clock_enable_1, , , , );
KB2_q_b[4] = KB2_q_b[4]_PORT_B_data_out[0];


--KB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[5]_PORT_A_data_in = AB1_wdata[5];
KB2_q_b[5]_PORT_A_data_in_reg = DFFE(KB2_q_b[5]_PORT_A_data_in, KB2_q_b[5]_clock_0, , , );
KB2_q_b[5]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5]);
KB2_q_b[5]_PORT_A_address_reg = DFFE(KB2_q_b[5]_PORT_A_address, KB2_q_b[5]_clock_0, , , );
KB2_q_b[5]_PORT_B_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5]);
KB2_q_b[5]_PORT_B_address_reg = DFFE(KB2_q_b[5]_PORT_B_address, KB2_q_b[5]_clock_1, , , KB2_q_b[5]_clock_enable_1);
KB2_q_b[5]_PORT_A_write_enable = S1_wr_rfifo;
KB2_q_b[5]_PORT_A_write_enable_reg = DFFE(KB2_q_b[5]_PORT_A_write_enable, KB2_q_b[5]_clock_0, , , );
KB2_q_b[5]_PORT_B_read_enable = VCC;
KB2_q_b[5]_PORT_B_read_enable_reg = DFFE(KB2_q_b[5]_PORT_B_read_enable, KB2_q_b[5]_clock_1, , , KB2_q_b[5]_clock_enable_1);
KB2_q_b[5]_clock_0 = CLOCK_50;
KB2_q_b[5]_clock_1 = CLOCK_50;
KB2_q_b[5]_clock_enable_0 = S1_wr_rfifo;
KB2_q_b[5]_clock_enable_1 = S1L75;
KB2_q_b[5]_PORT_B_data_out = MEMORY(KB2_q_b[5]_PORT_A_data_in_reg, , KB2_q_b[5]_PORT_A_address_reg, KB2_q_b[5]_PORT_B_address_reg, KB2_q_b[5]_PORT_A_write_enable_reg, , , KB2_q_b[5]_PORT_B_read_enable_reg, , , KB2_q_b[5]_clock_0, KB2_q_b[5]_clock_1, KB2_q_b[5]_clock_enable_0, KB2_q_b[5]_clock_enable_1, , , , );
KB2_q_b[5] = KB2_q_b[5]_PORT_B_data_out[0];


--KB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[6]_PORT_A_data_in = AB1_wdata[6];
KB2_q_b[6]_PORT_A_data_in_reg = DFFE(KB2_q_b[6]_PORT_A_data_in, KB2_q_b[6]_clock_0, , , );
KB2_q_b[6]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5]);
KB2_q_b[6]_PORT_A_address_reg = DFFE(KB2_q_b[6]_PORT_A_address, KB2_q_b[6]_clock_0, , , );
KB2_q_b[6]_PORT_B_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5]);
KB2_q_b[6]_PORT_B_address_reg = DFFE(KB2_q_b[6]_PORT_B_address, KB2_q_b[6]_clock_1, , , KB2_q_b[6]_clock_enable_1);
KB2_q_b[6]_PORT_A_write_enable = S1_wr_rfifo;
KB2_q_b[6]_PORT_A_write_enable_reg = DFFE(KB2_q_b[6]_PORT_A_write_enable, KB2_q_b[6]_clock_0, , , );
KB2_q_b[6]_PORT_B_read_enable = VCC;
KB2_q_b[6]_PORT_B_read_enable_reg = DFFE(KB2_q_b[6]_PORT_B_read_enable, KB2_q_b[6]_clock_1, , , KB2_q_b[6]_clock_enable_1);
KB2_q_b[6]_clock_0 = CLOCK_50;
KB2_q_b[6]_clock_1 = CLOCK_50;
KB2_q_b[6]_clock_enable_0 = S1_wr_rfifo;
KB2_q_b[6]_clock_enable_1 = S1L75;
KB2_q_b[6]_PORT_B_data_out = MEMORY(KB2_q_b[6]_PORT_A_data_in_reg, , KB2_q_b[6]_PORT_A_address_reg, KB2_q_b[6]_PORT_B_address_reg, KB2_q_b[6]_PORT_A_write_enable_reg, , , KB2_q_b[6]_PORT_B_read_enable_reg, , , KB2_q_b[6]_clock_0, KB2_q_b[6]_clock_1, KB2_q_b[6]_clock_enable_0, KB2_q_b[6]_clock_enable_1, , , , );
KB2_q_b[6] = KB2_q_b[6]_PORT_B_data_out[0];


--KB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[7]_PORT_A_data_in = AB1_wdata[7];
KB2_q_b[7]_PORT_A_data_in_reg = DFFE(KB2_q_b[7]_PORT_A_data_in, KB2_q_b[7]_clock_0, , , );
KB2_q_b[7]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5]);
KB2_q_b[7]_PORT_A_address_reg = DFFE(KB2_q_b[7]_PORT_A_address, KB2_q_b[7]_clock_0, , , );
KB2_q_b[7]_PORT_B_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5]);
KB2_q_b[7]_PORT_B_address_reg = DFFE(KB2_q_b[7]_PORT_B_address, KB2_q_b[7]_clock_1, , , KB2_q_b[7]_clock_enable_1);
KB2_q_b[7]_PORT_A_write_enable = S1_wr_rfifo;
KB2_q_b[7]_PORT_A_write_enable_reg = DFFE(KB2_q_b[7]_PORT_A_write_enable, KB2_q_b[7]_clock_0, , , );
KB2_q_b[7]_PORT_B_read_enable = VCC;
KB2_q_b[7]_PORT_B_read_enable_reg = DFFE(KB2_q_b[7]_PORT_B_read_enable, KB2_q_b[7]_clock_1, , , KB2_q_b[7]_clock_enable_1);
KB2_q_b[7]_clock_0 = CLOCK_50;
KB2_q_b[7]_clock_1 = CLOCK_50;
KB2_q_b[7]_clock_enable_0 = S1_wr_rfifo;
KB2_q_b[7]_clock_enable_1 = S1L75;
KB2_q_b[7]_PORT_B_data_out = MEMORY(KB2_q_b[7]_PORT_A_data_in_reg, , KB2_q_b[7]_PORT_A_address_reg, KB2_q_b[7]_PORT_B_address_reg, KB2_q_b[7]_PORT_A_write_enable_reg, , , KB2_q_b[7]_PORT_B_read_enable_reg, , , KB2_q_b[7]_clock_0, KB2_q_b[7]_clock_1, KB2_q_b[7]_clock_enable_0, KB2_q_b[7]_clock_enable_1, , , , );
KB2_q_b[7] = KB2_q_b[7]_PORT_B_data_out[0];


--KB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[0]_PORT_A_data_in = PC1_d_writedata[0];
KB1_q_b[0]_PORT_A_data_in_reg = DFFE(KB1_q_b[0]_PORT_A_data_in, KB1_q_b[0]_clock_0, , , );
KB1_q_b[0]_PORT_A_address = BUS(LB2_counter_reg_bit[0], LB2_counter_reg_bit[1], LB2_counter_reg_bit[2], LB2_counter_reg_bit[3], LB2_counter_reg_bit[4], LB2_counter_reg_bit[5]);
KB1_q_b[0]_PORT_A_address_reg = DFFE(KB1_q_b[0]_PORT_A_address, KB1_q_b[0]_clock_0, , , );
KB1_q_b[0]_PORT_B_address = BUS(LB1_counter_reg_bit[0], LB1_counter_reg_bit[1], LB1_counter_reg_bit[2], LB1_counter_reg_bit[3], LB1_counter_reg_bit[4], LB1_counter_reg_bit[5]);
KB1_q_b[0]_PORT_B_address_reg = DFFE(KB1_q_b[0]_PORT_B_address, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_PORT_A_write_enable = S1_fifo_wr;
KB1_q_b[0]_PORT_A_write_enable_reg = DFFE(KB1_q_b[0]_PORT_A_write_enable, KB1_q_b[0]_clock_0, , , );
KB1_q_b[0]_PORT_B_read_enable = VCC;
KB1_q_b[0]_PORT_B_read_enable_reg = DFFE(KB1_q_b[0]_PORT_B_read_enable, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_clock_0 = CLOCK_50;
KB1_q_b[0]_clock_1 = CLOCK_50;
KB1_q_b[0]_clock_enable_0 = S1_fifo_wr;
KB1_q_b[0]_clock_enable_1 = S1L85;
KB1_q_b[0]_PORT_B_data_out = MEMORY(KB1_q_b[0]_PORT_A_data_in_reg, , KB1_q_b[0]_PORT_A_address_reg, KB1_q_b[0]_PORT_B_address_reg, KB1_q_b[0]_PORT_A_write_enable_reg, , , KB1_q_b[0]_PORT_B_read_enable_reg, , , KB1_q_b[0]_clock_0, KB1_q_b[0]_clock_1, KB1_q_b[0]_clock_enable_0, KB1_q_b[0]_clock_enable_1, , , , );
KB1_q_b[0] = KB1_q_b[0]_PORT_B_data_out[0];


--AB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

AB1_count[6] = AMPP_FUNCTION(A1L136, AB1_count[5], !A1L128, !A1L134, AB1L57);


--LD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

LD1_sr[25] = DFFEAS(LD1L66, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--LD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

LD1_sr[5] = DFFEAS(LD1L67, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--YC1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

YC1_break_readreg[3] = DFFEAS(KD1_jdo[3], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

HD1_MonDReg[3] = DFFEAS(KD1_jdo[6], CLOCK_50,  ,  , HD1L50, UD1_q_a[3],  , HD1L58, !KD1_take_action_ocimem_b);


--UD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[2]_PORT_A_data_in = HD1L131;
UD1_q_a[2]_PORT_A_data_in_reg = DFFE(UD1_q_a[2]_PORT_A_data_in, UD1_q_a[2]_clock_0, , , UD1_q_a[2]_clock_enable_0);
UD1_q_a[2]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[2]_PORT_A_address_reg = DFFE(UD1_q_a[2]_PORT_A_address, UD1_q_a[2]_clock_0, , , UD1_q_a[2]_clock_enable_0);
UD1_q_a[2]_PORT_A_write_enable = HD1L161;
UD1_q_a[2]_PORT_A_write_enable_reg = DFFE(UD1_q_a[2]_PORT_A_write_enable, UD1_q_a[2]_clock_0, , , UD1_q_a[2]_clock_enable_0);
UD1_q_a[2]_PORT_A_read_enable = !HD1L161;
UD1_q_a[2]_PORT_A_read_enable_reg = DFFE(UD1_q_a[2]_PORT_A_read_enable, UD1_q_a[2]_clock_0, , , UD1_q_a[2]_clock_enable_0);
UD1_q_a[2]_PORT_A_byte_mask = HD1L124;
UD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[2]_PORT_A_byte_mask, UD1_q_a[2]_clock_0, , , UD1_q_a[2]_clock_enable_0);
UD1_q_a[2]_clock_0 = CLOCK_50;
UD1_q_a[2]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[2]_PORT_A_data_out = MEMORY(UD1_q_a[2]_PORT_A_data_in_reg, , UD1_q_a[2]_PORT_A_address_reg, , UD1_q_a[2]_PORT_A_write_enable_reg, UD1_q_a[2]_PORT_A_read_enable_reg, , , UD1_q_a[2]_PORT_A_byte_mask_reg, , UD1_q_a[2]_clock_0, , UD1_q_a[2]_clock_enable_0, , , , , );
UD1_q_a[2] = UD1_q_a[2]_PORT_A_data_out[0];


--HD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
HD1L23_adder_eqn = ( HD1_MonAReg[5] ) + ( GND ) + ( HD1L12 );
HD1L23 = SUM(HD1L23_adder_eqn);

--HD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
HD1L24_adder_eqn = ( HD1_MonAReg[5] ) + ( GND ) + ( HD1L12 );
HD1L24 = CARRY(HD1L24_adder_eqn);


--HD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
HD1L27_adder_eqn = ( HD1_MonAReg[6] ) + ( GND ) + ( HD1L24 );
HD1L27 = SUM(HD1L27_adder_eqn);

--HD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
HD1L28_adder_eqn = ( HD1_MonAReg[6] ) + ( GND ) + ( HD1L24 );
HD1L28 = CARRY(HD1L28_adder_eqn);


--HD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
HD1L31_adder_eqn = ( HD1_MonAReg[7] ) + ( GND ) + ( HD1L28 );
HD1L31 = SUM(HD1L31_adder_eqn);

--HD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
HD1L32_adder_eqn = ( HD1_MonAReg[7] ) + ( GND ) + ( HD1L28 );
HD1L32 = CARRY(HD1L32_adder_eqn);


--HD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
HD1L35_adder_eqn = ( HD1_MonAReg[8] ) + ( GND ) + ( HD1L32 );
HD1L35 = SUM(HD1L35_adder_eqn);

--HD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
HD1L36_adder_eqn = ( HD1_MonAReg[8] ) + ( GND ) + ( HD1L32 );
HD1L36 = CARRY(HD1L36_adder_eqn);


--LD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

LD1_sr[26] = DFFEAS(LD1L68, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--LD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

LD1_sr[28] = DFFEAS(LD1L69, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--LD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

LD1_sr[27] = DFFEAS(LD1L70, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--cntr[20] is cntr[20]
--register power-up is low

cntr[20] = DFFEAS(A1L18, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L22 is Add0~21
A1L22_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add0~22
A1L23_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L23 = CARRY(A1L23_adder_eqn);


--sw_d2[0] is sw_d2[0]
--register power-up is low

sw_d2[0] = DFFEAS(sw_d1[0], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--PC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
PC1L142_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[30]) ) + ( PC1_E_src1[30] ) + ( PC1L147 );
PC1L142 = SUM(PC1L142_adder_eqn);

--PC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
PC1L143_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[30]) ) + ( PC1_E_src1[30] ) + ( PC1L147 );
PC1L143 = CARRY(PC1L143_adder_eqn);


--PC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

PC1_W_alu_result[17] = DFFEAS(PC1L328, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

PC1_W_alu_result[23] = DFFEAS(PC1L334, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

PC1_W_alu_result[22] = DFFEAS(PC1L333, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

PC1_W_alu_result[21] = DFFEAS(PC1L332, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

PC1_W_alu_result[20] = DFFEAS(PC1L331, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

PC1_W_alu_result[19] = DFFEAS(PC1L330, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

PC1_W_alu_result[18] = DFFEAS(PC1L329, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

PC1_av_ld_byte3_data[1] = DFFEAS(DC1L28, CLOCK_50, !X1_r_sync_rst,  , !PC1L961, PC1L839,  ,  , PC1_av_ld_aligning_data);


--PC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

PC1_W_alu_result[25] = DFFEAS(PC1L336, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

PC1_W_alu_result[24] = DFFEAS(PC1L335, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

PC1_av_ld_byte3_data[3] = DFFEAS(DC1L29, CLOCK_50, !X1_r_sync_rst,  , !PC1L961, PC1L839,  ,  , PC1_av_ld_aligning_data);


--PC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

PC1_W_alu_result[27] = DFFEAS(PC1L338, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

PC1_av_ld_byte3_data[2] = DFFEAS(DC1L30, CLOCK_50, !X1_r_sync_rst,  , !PC1L961, PC1L839,  ,  , PC1_av_ld_aligning_data);


--PC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

PC1_W_alu_result[26] = DFFEAS(PC1L337, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

PC1_av_ld_byte3_data[5] = DFFEAS(DC1L31, CLOCK_50, !X1_r_sync_rst,  , !PC1L961, PC1L839,  ,  , PC1_av_ld_aligning_data);


--PC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

PC1_W_alu_result[29] = DFFEAS(PC1L340, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

PC1_av_ld_byte3_data[4] = DFFEAS(DC1L32, CLOCK_50, !X1_r_sync_rst,  , !PC1L961, PC1L839,  ,  , PC1_av_ld_aligning_data);


--PC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

PC1_W_alu_result[28] = DFFEAS(PC1L339, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

PC1_av_ld_byte3_data[7] = DFFEAS(DC1L33, CLOCK_50, !X1_r_sync_rst,  , !PC1L961, PC1L839,  ,  , PC1_av_ld_aligning_data);


--PC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

PC1_W_alu_result[31] = DFFEAS(PC1L342, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--PC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

PC1_av_ld_byte3_data[6] = DFFEAS(DC1L34, CLOCK_50, !X1_r_sync_rst,  , !PC1L961, PC1L839,  ,  , PC1_av_ld_aligning_data);


--PC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

PC1_W_alu_result[30] = DFFEAS(PC1L341, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  , PC1L343,  );


--S1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
S1L2_adder_eqn = ( !MB2_counter_reg_bit[4] ) + ( GND ) + ( S1L19 );
S1L2 = SUM(S1L2_adder_eqn);

--S1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
S1L3_adder_eqn = ( !MB2_counter_reg_bit[4] ) + ( GND ) + ( S1L19 );
S1L3 = CARRY(S1L3_adder_eqn);


--S1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
S1L6_adder_eqn = ( !MB2_counter_reg_bit[5] ) + ( GND ) + ( S1L3 );
S1L6 = SUM(S1L6_adder_eqn);

--S1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
S1L7_adder_eqn = ( !MB2_counter_reg_bit[5] ) + ( GND ) + ( S1L3 );
S1L7 = CARRY(S1L7_adder_eqn);


--S1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
S1L10_adder_eqn = ( !JB2_b_full ) + ( VCC ) + ( S1L7 );
S1L10 = SUM(S1L10_adder_eqn);

--S1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
S1L11_adder_eqn = ( !JB2_b_full ) + ( VCC ) + ( S1L7 );
S1L11 = CARRY(S1L11_adder_eqn);


--S1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
S1L14_adder_eqn = ( VCC ) + ( GND ) + ( S1L11 );
S1L14 = SUM(S1L14_adder_eqn);


--S1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
S1L18_adder_eqn = ( !MB2_counter_reg_bit[3] ) + ( GND ) + ( S1L27 );
S1L18 = SUM(S1L18_adder_eqn);

--S1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
S1L19_adder_eqn = ( !MB2_counter_reg_bit[3] ) + ( GND ) + ( S1L27 );
S1L19 = CARRY(S1L19_adder_eqn);


--S1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
S1L22_adder_eqn = ( !MB2_counter_reg_bit[0] ) + ( !MB2_counter_reg_bit[1] ) + ( !VCC );
S1L22 = SUM(S1L22_adder_eqn);

--S1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
S1L23_adder_eqn = ( !MB2_counter_reg_bit[0] ) + ( !MB2_counter_reg_bit[1] ) + ( !VCC );
S1L23 = CARRY(S1L23_adder_eqn);


--S1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
S1L26_adder_eqn = ( !MB2_counter_reg_bit[2] ) + ( GND ) + ( S1L23 );
S1L26 = SUM(S1L26_adder_eqn);

--S1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
S1L27_adder_eqn = ( !MB2_counter_reg_bit[2] ) + ( GND ) + ( S1L23 );
S1L27 = CARRY(S1L27_adder_eqn);


--PC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

PC1_E_shift_rot_result[30] = DFFEAS(PC1L462, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[30],  ,  , PC1_E_new_inst);


--UD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[22]_PORT_A_data_in = HD1L151;
UD1_q_a[22]_PORT_A_data_in_reg = DFFE(UD1_q_a[22]_PORT_A_data_in, UD1_q_a[22]_clock_0, , , UD1_q_a[22]_clock_enable_0);
UD1_q_a[22]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[22]_PORT_A_address_reg = DFFE(UD1_q_a[22]_PORT_A_address, UD1_q_a[22]_clock_0, , , UD1_q_a[22]_clock_enable_0);
UD1_q_a[22]_PORT_A_write_enable = HD1L161;
UD1_q_a[22]_PORT_A_write_enable_reg = DFFE(UD1_q_a[22]_PORT_A_write_enable, UD1_q_a[22]_clock_0, , , UD1_q_a[22]_clock_enable_0);
UD1_q_a[22]_PORT_A_read_enable = !HD1L161;
UD1_q_a[22]_PORT_A_read_enable_reg = DFFE(UD1_q_a[22]_PORT_A_read_enable, UD1_q_a[22]_clock_0, , , UD1_q_a[22]_clock_enable_0);
UD1_q_a[22]_PORT_A_byte_mask = HD1L126;
UD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[22]_PORT_A_byte_mask, UD1_q_a[22]_clock_0, , , UD1_q_a[22]_clock_enable_0);
UD1_q_a[22]_clock_0 = CLOCK_50;
UD1_q_a[22]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[22]_PORT_A_data_out = MEMORY(UD1_q_a[22]_PORT_A_data_in_reg, , UD1_q_a[22]_PORT_A_address_reg, , UD1_q_a[22]_PORT_A_write_enable_reg, UD1_q_a[22]_PORT_A_read_enable_reg, , , UD1_q_a[22]_PORT_A_byte_mask_reg, , UD1_q_a[22]_clock_0, , UD1_q_a[22]_clock_enable_0, , , , , );
UD1_q_a[22] = UD1_q_a[22]_PORT_A_data_out[0];


--LD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

LD1_sr[21] = DFFEAS(LD1L71, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--LD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

LD1_sr[20] = DFFEAS(LD1L72, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--UD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[23]_PORT_A_data_in = HD1L152;
UD1_q_a[23]_PORT_A_data_in_reg = DFFE(UD1_q_a[23]_PORT_A_data_in, UD1_q_a[23]_clock_0, , , UD1_q_a[23]_clock_enable_0);
UD1_q_a[23]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[23]_PORT_A_address_reg = DFFE(UD1_q_a[23]_PORT_A_address, UD1_q_a[23]_clock_0, , , UD1_q_a[23]_clock_enable_0);
UD1_q_a[23]_PORT_A_write_enable = HD1L161;
UD1_q_a[23]_PORT_A_write_enable_reg = DFFE(UD1_q_a[23]_PORT_A_write_enable, UD1_q_a[23]_clock_0, , , UD1_q_a[23]_clock_enable_0);
UD1_q_a[23]_PORT_A_read_enable = !HD1L161;
UD1_q_a[23]_PORT_A_read_enable_reg = DFFE(UD1_q_a[23]_PORT_A_read_enable, UD1_q_a[23]_clock_0, , , UD1_q_a[23]_clock_enable_0);
UD1_q_a[23]_PORT_A_byte_mask = HD1L126;
UD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[23]_PORT_A_byte_mask, UD1_q_a[23]_clock_0, , , UD1_q_a[23]_clock_enable_0);
UD1_q_a[23]_clock_0 = CLOCK_50;
UD1_q_a[23]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[23]_PORT_A_data_out = MEMORY(UD1_q_a[23]_PORT_A_data_in_reg, , UD1_q_a[23]_PORT_A_address_reg, , UD1_q_a[23]_PORT_A_write_enable_reg, UD1_q_a[23]_PORT_A_read_enable_reg, , , UD1_q_a[23]_PORT_A_byte_mask_reg, , UD1_q_a[23]_clock_0, , UD1_q_a[23]_clock_enable_0, , , , , );
UD1_q_a[23] = UD1_q_a[23]_PORT_A_data_out[0];


--UD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[24]_PORT_A_data_in = HD1L153;
UD1_q_a[24]_PORT_A_data_in_reg = DFFE(UD1_q_a[24]_PORT_A_data_in, UD1_q_a[24]_clock_0, , , UD1_q_a[24]_clock_enable_0);
UD1_q_a[24]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[24]_PORT_A_address_reg = DFFE(UD1_q_a[24]_PORT_A_address, UD1_q_a[24]_clock_0, , , UD1_q_a[24]_clock_enable_0);
UD1_q_a[24]_PORT_A_write_enable = HD1L161;
UD1_q_a[24]_PORT_A_write_enable_reg = DFFE(UD1_q_a[24]_PORT_A_write_enable, UD1_q_a[24]_clock_0, , , UD1_q_a[24]_clock_enable_0);
UD1_q_a[24]_PORT_A_read_enable = !HD1L161;
UD1_q_a[24]_PORT_A_read_enable_reg = DFFE(UD1_q_a[24]_PORT_A_read_enable, UD1_q_a[24]_clock_0, , , UD1_q_a[24]_clock_enable_0);
UD1_q_a[24]_PORT_A_byte_mask = HD1L127;
UD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[24]_PORT_A_byte_mask, UD1_q_a[24]_clock_0, , , UD1_q_a[24]_clock_enable_0);
UD1_q_a[24]_clock_0 = CLOCK_50;
UD1_q_a[24]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[24]_PORT_A_data_out = MEMORY(UD1_q_a[24]_PORT_A_data_in_reg, , UD1_q_a[24]_PORT_A_address_reg, , UD1_q_a[24]_PORT_A_write_enable_reg, UD1_q_a[24]_PORT_A_read_enable_reg, , , UD1_q_a[24]_PORT_A_byte_mask_reg, , UD1_q_a[24]_clock_0, , UD1_q_a[24]_clock_enable_0, , , , , );
UD1_q_a[24] = UD1_q_a[24]_PORT_A_data_out[0];


--UD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[25]_PORT_A_data_in = HD1L154;
UD1_q_a[25]_PORT_A_data_in_reg = DFFE(UD1_q_a[25]_PORT_A_data_in, UD1_q_a[25]_clock_0, , , UD1_q_a[25]_clock_enable_0);
UD1_q_a[25]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[25]_PORT_A_address_reg = DFFE(UD1_q_a[25]_PORT_A_address, UD1_q_a[25]_clock_0, , , UD1_q_a[25]_clock_enable_0);
UD1_q_a[25]_PORT_A_write_enable = HD1L161;
UD1_q_a[25]_PORT_A_write_enable_reg = DFFE(UD1_q_a[25]_PORT_A_write_enable, UD1_q_a[25]_clock_0, , , UD1_q_a[25]_clock_enable_0);
UD1_q_a[25]_PORT_A_read_enable = !HD1L161;
UD1_q_a[25]_PORT_A_read_enable_reg = DFFE(UD1_q_a[25]_PORT_A_read_enable, UD1_q_a[25]_clock_0, , , UD1_q_a[25]_clock_enable_0);
UD1_q_a[25]_PORT_A_byte_mask = HD1L127;
UD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[25]_PORT_A_byte_mask, UD1_q_a[25]_clock_0, , , UD1_q_a[25]_clock_enable_0);
UD1_q_a[25]_clock_0 = CLOCK_50;
UD1_q_a[25]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[25]_PORT_A_data_out = MEMORY(UD1_q_a[25]_PORT_A_data_in_reg, , UD1_q_a[25]_PORT_A_address_reg, , UD1_q_a[25]_PORT_A_write_enable_reg, UD1_q_a[25]_PORT_A_read_enable_reg, , , UD1_q_a[25]_PORT_A_byte_mask_reg, , UD1_q_a[25]_clock_0, , UD1_q_a[25]_clock_enable_0, , , , , );
UD1_q_a[25] = UD1_q_a[25]_PORT_A_data_out[0];


--UD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[26]_PORT_A_data_in = HD1L155;
UD1_q_a[26]_PORT_A_data_in_reg = DFFE(UD1_q_a[26]_PORT_A_data_in, UD1_q_a[26]_clock_0, , , UD1_q_a[26]_clock_enable_0);
UD1_q_a[26]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[26]_PORT_A_address_reg = DFFE(UD1_q_a[26]_PORT_A_address, UD1_q_a[26]_clock_0, , , UD1_q_a[26]_clock_enable_0);
UD1_q_a[26]_PORT_A_write_enable = HD1L161;
UD1_q_a[26]_PORT_A_write_enable_reg = DFFE(UD1_q_a[26]_PORT_A_write_enable, UD1_q_a[26]_clock_0, , , UD1_q_a[26]_clock_enable_0);
UD1_q_a[26]_PORT_A_read_enable = !HD1L161;
UD1_q_a[26]_PORT_A_read_enable_reg = DFFE(UD1_q_a[26]_PORT_A_read_enable, UD1_q_a[26]_clock_0, , , UD1_q_a[26]_clock_enable_0);
UD1_q_a[26]_PORT_A_byte_mask = HD1L127;
UD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[26]_PORT_A_byte_mask, UD1_q_a[26]_clock_0, , , UD1_q_a[26]_clock_enable_0);
UD1_q_a[26]_clock_0 = CLOCK_50;
UD1_q_a[26]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[26]_PORT_A_data_out = MEMORY(UD1_q_a[26]_PORT_A_data_in_reg, , UD1_q_a[26]_PORT_A_address_reg, , UD1_q_a[26]_PORT_A_write_enable_reg, UD1_q_a[26]_PORT_A_read_enable_reg, , , UD1_q_a[26]_PORT_A_byte_mask_reg, , UD1_q_a[26]_clock_0, , UD1_q_a[26]_clock_enable_0, , , , , );
UD1_q_a[26] = UD1_q_a[26]_PORT_A_data_out[0];


--UD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[11]_PORT_A_data_in = HD1L140;
UD1_q_a[11]_PORT_A_data_in_reg = DFFE(UD1_q_a[11]_PORT_A_data_in, UD1_q_a[11]_clock_0, , , UD1_q_a[11]_clock_enable_0);
UD1_q_a[11]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[11]_PORT_A_address_reg = DFFE(UD1_q_a[11]_PORT_A_address, UD1_q_a[11]_clock_0, , , UD1_q_a[11]_clock_enable_0);
UD1_q_a[11]_PORT_A_write_enable = HD1L161;
UD1_q_a[11]_PORT_A_write_enable_reg = DFFE(UD1_q_a[11]_PORT_A_write_enable, UD1_q_a[11]_clock_0, , , UD1_q_a[11]_clock_enable_0);
UD1_q_a[11]_PORT_A_read_enable = !HD1L161;
UD1_q_a[11]_PORT_A_read_enable_reg = DFFE(UD1_q_a[11]_PORT_A_read_enable, UD1_q_a[11]_clock_0, , , UD1_q_a[11]_clock_enable_0);
UD1_q_a[11]_PORT_A_byte_mask = HD1L125;
UD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[11]_PORT_A_byte_mask, UD1_q_a[11]_clock_0, , , UD1_q_a[11]_clock_enable_0);
UD1_q_a[11]_clock_0 = CLOCK_50;
UD1_q_a[11]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[11]_PORT_A_data_out = MEMORY(UD1_q_a[11]_PORT_A_data_in_reg, , UD1_q_a[11]_PORT_A_address_reg, , UD1_q_a[11]_PORT_A_write_enable_reg, UD1_q_a[11]_PORT_A_read_enable_reg, , , UD1_q_a[11]_PORT_A_byte_mask_reg, , UD1_q_a[11]_clock_0, , UD1_q_a[11]_clock_enable_0, , , , , );
UD1_q_a[11] = UD1_q_a[11]_PORT_A_data_out[0];


--UD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[12]_PORT_A_data_in = HD1L141;
UD1_q_a[12]_PORT_A_data_in_reg = DFFE(UD1_q_a[12]_PORT_A_data_in, UD1_q_a[12]_clock_0, , , UD1_q_a[12]_clock_enable_0);
UD1_q_a[12]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[12]_PORT_A_address_reg = DFFE(UD1_q_a[12]_PORT_A_address, UD1_q_a[12]_clock_0, , , UD1_q_a[12]_clock_enable_0);
UD1_q_a[12]_PORT_A_write_enable = HD1L161;
UD1_q_a[12]_PORT_A_write_enable_reg = DFFE(UD1_q_a[12]_PORT_A_write_enable, UD1_q_a[12]_clock_0, , , UD1_q_a[12]_clock_enable_0);
UD1_q_a[12]_PORT_A_read_enable = !HD1L161;
UD1_q_a[12]_PORT_A_read_enable_reg = DFFE(UD1_q_a[12]_PORT_A_read_enable, UD1_q_a[12]_clock_0, , , UD1_q_a[12]_clock_enable_0);
UD1_q_a[12]_PORT_A_byte_mask = HD1L125;
UD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[12]_PORT_A_byte_mask, UD1_q_a[12]_clock_0, , , UD1_q_a[12]_clock_enable_0);
UD1_q_a[12]_clock_0 = CLOCK_50;
UD1_q_a[12]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[12]_PORT_A_data_out = MEMORY(UD1_q_a[12]_PORT_A_data_in_reg, , UD1_q_a[12]_PORT_A_address_reg, , UD1_q_a[12]_PORT_A_write_enable_reg, UD1_q_a[12]_PORT_A_read_enable_reg, , , UD1_q_a[12]_PORT_A_byte_mask_reg, , UD1_q_a[12]_clock_0, , UD1_q_a[12]_clock_enable_0, , , , , );
UD1_q_a[12] = UD1_q_a[12]_PORT_A_data_out[0];


--UD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[13]_PORT_A_data_in = HD1L142;
UD1_q_a[13]_PORT_A_data_in_reg = DFFE(UD1_q_a[13]_PORT_A_data_in, UD1_q_a[13]_clock_0, , , UD1_q_a[13]_clock_enable_0);
UD1_q_a[13]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[13]_PORT_A_address_reg = DFFE(UD1_q_a[13]_PORT_A_address, UD1_q_a[13]_clock_0, , , UD1_q_a[13]_clock_enable_0);
UD1_q_a[13]_PORT_A_write_enable = HD1L161;
UD1_q_a[13]_PORT_A_write_enable_reg = DFFE(UD1_q_a[13]_PORT_A_write_enable, UD1_q_a[13]_clock_0, , , UD1_q_a[13]_clock_enable_0);
UD1_q_a[13]_PORT_A_read_enable = !HD1L161;
UD1_q_a[13]_PORT_A_read_enable_reg = DFFE(UD1_q_a[13]_PORT_A_read_enable, UD1_q_a[13]_clock_0, , , UD1_q_a[13]_clock_enable_0);
UD1_q_a[13]_PORT_A_byte_mask = HD1L125;
UD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[13]_PORT_A_byte_mask, UD1_q_a[13]_clock_0, , , UD1_q_a[13]_clock_enable_0);
UD1_q_a[13]_clock_0 = CLOCK_50;
UD1_q_a[13]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[13]_PORT_A_data_out = MEMORY(UD1_q_a[13]_PORT_A_data_in_reg, , UD1_q_a[13]_PORT_A_address_reg, , UD1_q_a[13]_PORT_A_write_enable_reg, UD1_q_a[13]_PORT_A_read_enable_reg, , , UD1_q_a[13]_PORT_A_byte_mask_reg, , UD1_q_a[13]_clock_0, , UD1_q_a[13]_clock_enable_0, , , , , );
UD1_q_a[13] = UD1_q_a[13]_PORT_A_data_out[0];


--UD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[14]_PORT_A_data_in = HD1L143;
UD1_q_a[14]_PORT_A_data_in_reg = DFFE(UD1_q_a[14]_PORT_A_data_in, UD1_q_a[14]_clock_0, , , UD1_q_a[14]_clock_enable_0);
UD1_q_a[14]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[14]_PORT_A_address_reg = DFFE(UD1_q_a[14]_PORT_A_address, UD1_q_a[14]_clock_0, , , UD1_q_a[14]_clock_enable_0);
UD1_q_a[14]_PORT_A_write_enable = HD1L161;
UD1_q_a[14]_PORT_A_write_enable_reg = DFFE(UD1_q_a[14]_PORT_A_write_enable, UD1_q_a[14]_clock_0, , , UD1_q_a[14]_clock_enable_0);
UD1_q_a[14]_PORT_A_read_enable = !HD1L161;
UD1_q_a[14]_PORT_A_read_enable_reg = DFFE(UD1_q_a[14]_PORT_A_read_enable, UD1_q_a[14]_clock_0, , , UD1_q_a[14]_clock_enable_0);
UD1_q_a[14]_PORT_A_byte_mask = HD1L125;
UD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[14]_PORT_A_byte_mask, UD1_q_a[14]_clock_0, , , UD1_q_a[14]_clock_enable_0);
UD1_q_a[14]_clock_0 = CLOCK_50;
UD1_q_a[14]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[14]_PORT_A_data_out = MEMORY(UD1_q_a[14]_PORT_A_data_in_reg, , UD1_q_a[14]_PORT_A_address_reg, , UD1_q_a[14]_PORT_A_write_enable_reg, UD1_q_a[14]_PORT_A_read_enable_reg, , , UD1_q_a[14]_PORT_A_byte_mask_reg, , UD1_q_a[14]_clock_0, , UD1_q_a[14]_clock_enable_0, , , , , );
UD1_q_a[14] = UD1_q_a[14]_PORT_A_data_out[0];


--UD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[15]_PORT_A_data_in = HD1L144;
UD1_q_a[15]_PORT_A_data_in_reg = DFFE(UD1_q_a[15]_PORT_A_data_in, UD1_q_a[15]_clock_0, , , UD1_q_a[15]_clock_enable_0);
UD1_q_a[15]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[15]_PORT_A_address_reg = DFFE(UD1_q_a[15]_PORT_A_address, UD1_q_a[15]_clock_0, , , UD1_q_a[15]_clock_enable_0);
UD1_q_a[15]_PORT_A_write_enable = HD1L161;
UD1_q_a[15]_PORT_A_write_enable_reg = DFFE(UD1_q_a[15]_PORT_A_write_enable, UD1_q_a[15]_clock_0, , , UD1_q_a[15]_clock_enable_0);
UD1_q_a[15]_PORT_A_read_enable = !HD1L161;
UD1_q_a[15]_PORT_A_read_enable_reg = DFFE(UD1_q_a[15]_PORT_A_read_enable, UD1_q_a[15]_clock_0, , , UD1_q_a[15]_clock_enable_0);
UD1_q_a[15]_PORT_A_byte_mask = HD1L125;
UD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[15]_PORT_A_byte_mask, UD1_q_a[15]_clock_0, , , UD1_q_a[15]_clock_enable_0);
UD1_q_a[15]_clock_0 = CLOCK_50;
UD1_q_a[15]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[15]_PORT_A_data_out = MEMORY(UD1_q_a[15]_PORT_A_data_in_reg, , UD1_q_a[15]_PORT_A_address_reg, , UD1_q_a[15]_PORT_A_write_enable_reg, UD1_q_a[15]_PORT_A_read_enable_reg, , , UD1_q_a[15]_PORT_A_byte_mask_reg, , UD1_q_a[15]_clock_0, , UD1_q_a[15]_clock_enable_0, , , , , );
UD1_q_a[15] = UD1_q_a[15]_PORT_A_data_out[0];


--UD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[16]_PORT_A_data_in = HD1L145;
UD1_q_a[16]_PORT_A_data_in_reg = DFFE(UD1_q_a[16]_PORT_A_data_in, UD1_q_a[16]_clock_0, , , UD1_q_a[16]_clock_enable_0);
UD1_q_a[16]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[16]_PORT_A_address_reg = DFFE(UD1_q_a[16]_PORT_A_address, UD1_q_a[16]_clock_0, , , UD1_q_a[16]_clock_enable_0);
UD1_q_a[16]_PORT_A_write_enable = HD1L161;
UD1_q_a[16]_PORT_A_write_enable_reg = DFFE(UD1_q_a[16]_PORT_A_write_enable, UD1_q_a[16]_clock_0, , , UD1_q_a[16]_clock_enable_0);
UD1_q_a[16]_PORT_A_read_enable = !HD1L161;
UD1_q_a[16]_PORT_A_read_enable_reg = DFFE(UD1_q_a[16]_PORT_A_read_enable, UD1_q_a[16]_clock_0, , , UD1_q_a[16]_clock_enable_0);
UD1_q_a[16]_PORT_A_byte_mask = HD1L126;
UD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[16]_PORT_A_byte_mask, UD1_q_a[16]_clock_0, , , UD1_q_a[16]_clock_enable_0);
UD1_q_a[16]_clock_0 = CLOCK_50;
UD1_q_a[16]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[16]_PORT_A_data_out = MEMORY(UD1_q_a[16]_PORT_A_data_in_reg, , UD1_q_a[16]_PORT_A_address_reg, , UD1_q_a[16]_PORT_A_write_enable_reg, UD1_q_a[16]_PORT_A_read_enable_reg, , , UD1_q_a[16]_PORT_A_byte_mask_reg, , UD1_q_a[16]_clock_0, , UD1_q_a[16]_clock_enable_0, , , , , );
UD1_q_a[16] = UD1_q_a[16]_PORT_A_data_out[0];


--UD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[3]_PORT_A_data_in = HD1L132;
UD1_q_a[3]_PORT_A_data_in_reg = DFFE(UD1_q_a[3]_PORT_A_data_in, UD1_q_a[3]_clock_0, , , UD1_q_a[3]_clock_enable_0);
UD1_q_a[3]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[3]_PORT_A_address_reg = DFFE(UD1_q_a[3]_PORT_A_address, UD1_q_a[3]_clock_0, , , UD1_q_a[3]_clock_enable_0);
UD1_q_a[3]_PORT_A_write_enable = HD1L161;
UD1_q_a[3]_PORT_A_write_enable_reg = DFFE(UD1_q_a[3]_PORT_A_write_enable, UD1_q_a[3]_clock_0, , , UD1_q_a[3]_clock_enable_0);
UD1_q_a[3]_PORT_A_read_enable = !HD1L161;
UD1_q_a[3]_PORT_A_read_enable_reg = DFFE(UD1_q_a[3]_PORT_A_read_enable, UD1_q_a[3]_clock_0, , , UD1_q_a[3]_clock_enable_0);
UD1_q_a[3]_PORT_A_byte_mask = HD1L124;
UD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[3]_PORT_A_byte_mask, UD1_q_a[3]_clock_0, , , UD1_q_a[3]_clock_enable_0);
UD1_q_a[3]_clock_0 = CLOCK_50;
UD1_q_a[3]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[3]_PORT_A_data_out = MEMORY(UD1_q_a[3]_PORT_A_data_in_reg, , UD1_q_a[3]_PORT_A_address_reg, , UD1_q_a[3]_PORT_A_write_enable_reg, UD1_q_a[3]_PORT_A_read_enable_reg, , , UD1_q_a[3]_PORT_A_byte_mask_reg, , UD1_q_a[3]_clock_0, , UD1_q_a[3]_clock_enable_0, , , , , );
UD1_q_a[3] = UD1_q_a[3]_PORT_A_data_out[0];


--UD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[4]_PORT_A_data_in = HD1L133;
UD1_q_a[4]_PORT_A_data_in_reg = DFFE(UD1_q_a[4]_PORT_A_data_in, UD1_q_a[4]_clock_0, , , UD1_q_a[4]_clock_enable_0);
UD1_q_a[4]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[4]_PORT_A_address_reg = DFFE(UD1_q_a[4]_PORT_A_address, UD1_q_a[4]_clock_0, , , UD1_q_a[4]_clock_enable_0);
UD1_q_a[4]_PORT_A_write_enable = HD1L161;
UD1_q_a[4]_PORT_A_write_enable_reg = DFFE(UD1_q_a[4]_PORT_A_write_enable, UD1_q_a[4]_clock_0, , , UD1_q_a[4]_clock_enable_0);
UD1_q_a[4]_PORT_A_read_enable = !HD1L161;
UD1_q_a[4]_PORT_A_read_enable_reg = DFFE(UD1_q_a[4]_PORT_A_read_enable, UD1_q_a[4]_clock_0, , , UD1_q_a[4]_clock_enable_0);
UD1_q_a[4]_PORT_A_byte_mask = HD1L124;
UD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[4]_PORT_A_byte_mask, UD1_q_a[4]_clock_0, , , UD1_q_a[4]_clock_enable_0);
UD1_q_a[4]_clock_0 = CLOCK_50;
UD1_q_a[4]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[4]_PORT_A_data_out = MEMORY(UD1_q_a[4]_PORT_A_data_in_reg, , UD1_q_a[4]_PORT_A_address_reg, , UD1_q_a[4]_PORT_A_write_enable_reg, UD1_q_a[4]_PORT_A_read_enable_reg, , , UD1_q_a[4]_PORT_A_byte_mask_reg, , UD1_q_a[4]_clock_0, , UD1_q_a[4]_clock_enable_0, , , , , );
UD1_q_a[4] = UD1_q_a[4]_PORT_A_data_out[0];


--UD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[5]_PORT_A_data_in = HD1L134;
UD1_q_a[5]_PORT_A_data_in_reg = DFFE(UD1_q_a[5]_PORT_A_data_in, UD1_q_a[5]_clock_0, , , UD1_q_a[5]_clock_enable_0);
UD1_q_a[5]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[5]_PORT_A_address_reg = DFFE(UD1_q_a[5]_PORT_A_address, UD1_q_a[5]_clock_0, , , UD1_q_a[5]_clock_enable_0);
UD1_q_a[5]_PORT_A_write_enable = HD1L161;
UD1_q_a[5]_PORT_A_write_enable_reg = DFFE(UD1_q_a[5]_PORT_A_write_enable, UD1_q_a[5]_clock_0, , , UD1_q_a[5]_clock_enable_0);
UD1_q_a[5]_PORT_A_read_enable = !HD1L161;
UD1_q_a[5]_PORT_A_read_enable_reg = DFFE(UD1_q_a[5]_PORT_A_read_enable, UD1_q_a[5]_clock_0, , , UD1_q_a[5]_clock_enable_0);
UD1_q_a[5]_PORT_A_byte_mask = HD1L124;
UD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[5]_PORT_A_byte_mask, UD1_q_a[5]_clock_0, , , UD1_q_a[5]_clock_enable_0);
UD1_q_a[5]_clock_0 = CLOCK_50;
UD1_q_a[5]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[5]_PORT_A_data_out = MEMORY(UD1_q_a[5]_PORT_A_data_in_reg, , UD1_q_a[5]_PORT_A_address_reg, , UD1_q_a[5]_PORT_A_write_enable_reg, UD1_q_a[5]_PORT_A_read_enable_reg, , , UD1_q_a[5]_PORT_A_byte_mask_reg, , UD1_q_a[5]_clock_0, , UD1_q_a[5]_clock_enable_0, , , , , );
UD1_q_a[5] = UD1_q_a[5]_PORT_A_data_out[0];


--UD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[9]_PORT_A_data_in = HD1L138;
UD1_q_a[9]_PORT_A_data_in_reg = DFFE(UD1_q_a[9]_PORT_A_data_in, UD1_q_a[9]_clock_0, , , UD1_q_a[9]_clock_enable_0);
UD1_q_a[9]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[9]_PORT_A_address_reg = DFFE(UD1_q_a[9]_PORT_A_address, UD1_q_a[9]_clock_0, , , UD1_q_a[9]_clock_enable_0);
UD1_q_a[9]_PORT_A_write_enable = HD1L161;
UD1_q_a[9]_PORT_A_write_enable_reg = DFFE(UD1_q_a[9]_PORT_A_write_enable, UD1_q_a[9]_clock_0, , , UD1_q_a[9]_clock_enable_0);
UD1_q_a[9]_PORT_A_read_enable = !HD1L161;
UD1_q_a[9]_PORT_A_read_enable_reg = DFFE(UD1_q_a[9]_PORT_A_read_enable, UD1_q_a[9]_clock_0, , , UD1_q_a[9]_clock_enable_0);
UD1_q_a[9]_PORT_A_byte_mask = HD1L125;
UD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[9]_PORT_A_byte_mask, UD1_q_a[9]_clock_0, , , UD1_q_a[9]_clock_enable_0);
UD1_q_a[9]_clock_0 = CLOCK_50;
UD1_q_a[9]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[9]_PORT_A_data_out = MEMORY(UD1_q_a[9]_PORT_A_data_in_reg, , UD1_q_a[9]_PORT_A_address_reg, , UD1_q_a[9]_PORT_A_write_enable_reg, UD1_q_a[9]_PORT_A_read_enable_reg, , , UD1_q_a[9]_PORT_A_byte_mask_reg, , UD1_q_a[9]_clock_0, , UD1_q_a[9]_clock_enable_0, , , , , );
UD1_q_a[9] = UD1_q_a[9]_PORT_A_data_out[0];


--SC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

SC1_readdata[27] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[27],  ,  , !SC1_address[8]);


--SC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

SC1_readdata[28] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[28],  ,  , !SC1_address[8]);


--SC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

SC1_readdata[29] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[29],  ,  , !SC1_address[8]);


--SC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

SC1_readdata[30] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[30],  ,  , !SC1_address[8]);


--SC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

SC1_readdata[31] = DFFEAS(XC1L8, CLOCK_50,  ,  ,  , UD1_q_a[31],  ,  , !SC1_address[8]);


--UD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[10]_PORT_A_data_in = HD1L139;
UD1_q_a[10]_PORT_A_data_in_reg = DFFE(UD1_q_a[10]_PORT_A_data_in, UD1_q_a[10]_clock_0, , , UD1_q_a[10]_clock_enable_0);
UD1_q_a[10]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[10]_PORT_A_address_reg = DFFE(UD1_q_a[10]_PORT_A_address, UD1_q_a[10]_clock_0, , , UD1_q_a[10]_clock_enable_0);
UD1_q_a[10]_PORT_A_write_enable = HD1L161;
UD1_q_a[10]_PORT_A_write_enable_reg = DFFE(UD1_q_a[10]_PORT_A_write_enable, UD1_q_a[10]_clock_0, , , UD1_q_a[10]_clock_enable_0);
UD1_q_a[10]_PORT_A_read_enable = !HD1L161;
UD1_q_a[10]_PORT_A_read_enable_reg = DFFE(UD1_q_a[10]_PORT_A_read_enable, UD1_q_a[10]_clock_0, , , UD1_q_a[10]_clock_enable_0);
UD1_q_a[10]_PORT_A_byte_mask = HD1L125;
UD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[10]_PORT_A_byte_mask, UD1_q_a[10]_clock_0, , , UD1_q_a[10]_clock_enable_0);
UD1_q_a[10]_clock_0 = CLOCK_50;
UD1_q_a[10]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[10]_PORT_A_data_out = MEMORY(UD1_q_a[10]_PORT_A_data_in_reg, , UD1_q_a[10]_PORT_A_address_reg, , UD1_q_a[10]_PORT_A_write_enable_reg, UD1_q_a[10]_PORT_A_read_enable_reg, , , UD1_q_a[10]_PORT_A_byte_mask_reg, , UD1_q_a[10]_clock_0, , UD1_q_a[10]_clock_enable_0, , , , , );
UD1_q_a[10] = UD1_q_a[10]_PORT_A_data_out[0];


--UD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[8]_PORT_A_data_in = HD1L137;
UD1_q_a[8]_PORT_A_data_in_reg = DFFE(UD1_q_a[8]_PORT_A_data_in, UD1_q_a[8]_clock_0, , , UD1_q_a[8]_clock_enable_0);
UD1_q_a[8]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[8]_PORT_A_address_reg = DFFE(UD1_q_a[8]_PORT_A_address, UD1_q_a[8]_clock_0, , , UD1_q_a[8]_clock_enable_0);
UD1_q_a[8]_PORT_A_write_enable = HD1L161;
UD1_q_a[8]_PORT_A_write_enable_reg = DFFE(UD1_q_a[8]_PORT_A_write_enable, UD1_q_a[8]_clock_0, , , UD1_q_a[8]_clock_enable_0);
UD1_q_a[8]_PORT_A_read_enable = !HD1L161;
UD1_q_a[8]_PORT_A_read_enable_reg = DFFE(UD1_q_a[8]_PORT_A_read_enable, UD1_q_a[8]_clock_0, , , UD1_q_a[8]_clock_enable_0);
UD1_q_a[8]_PORT_A_byte_mask = HD1L125;
UD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[8]_PORT_A_byte_mask, UD1_q_a[8]_clock_0, , , UD1_q_a[8]_clock_enable_0);
UD1_q_a[8]_clock_0 = CLOCK_50;
UD1_q_a[8]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[8]_PORT_A_data_out = MEMORY(UD1_q_a[8]_PORT_A_data_in_reg, , UD1_q_a[8]_PORT_A_address_reg, , UD1_q_a[8]_PORT_A_write_enable_reg, UD1_q_a[8]_PORT_A_read_enable_reg, , , UD1_q_a[8]_PORT_A_byte_mask_reg, , UD1_q_a[8]_clock_0, , UD1_q_a[8]_clock_enable_0, , , , , );
UD1_q_a[8] = UD1_q_a[8]_PORT_A_data_out[0];


--VB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

VB1_av_readdata_pre[17] = DFFEAS(S1L34, CLOCK_50, !X1_r_sync_rst,  ,  , MB2_counter_reg_bit[1],  ,  , S1_read_0);


--VB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

VB1_av_readdata_pre[18] = DFFEAS(S1L38, CLOCK_50, !X1_r_sync_rst,  ,  , MB2_counter_reg_bit[2],  ,  , S1_read_0);


--VB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

VB1_av_readdata_pre[19] = DFFEAS(S1L42, CLOCK_50, !X1_r_sync_rst,  ,  , MB2_counter_reg_bit[3],  ,  , S1_read_0);


--UD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[17]_PORT_A_data_in = HD1L146;
UD1_q_a[17]_PORT_A_data_in_reg = DFFE(UD1_q_a[17]_PORT_A_data_in, UD1_q_a[17]_clock_0, , , UD1_q_a[17]_clock_enable_0);
UD1_q_a[17]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[17]_PORT_A_address_reg = DFFE(UD1_q_a[17]_PORT_A_address, UD1_q_a[17]_clock_0, , , UD1_q_a[17]_clock_enable_0);
UD1_q_a[17]_PORT_A_write_enable = HD1L161;
UD1_q_a[17]_PORT_A_write_enable_reg = DFFE(UD1_q_a[17]_PORT_A_write_enable, UD1_q_a[17]_clock_0, , , UD1_q_a[17]_clock_enable_0);
UD1_q_a[17]_PORT_A_read_enable = !HD1L161;
UD1_q_a[17]_PORT_A_read_enable_reg = DFFE(UD1_q_a[17]_PORT_A_read_enable, UD1_q_a[17]_clock_0, , , UD1_q_a[17]_clock_enable_0);
UD1_q_a[17]_PORT_A_byte_mask = HD1L126;
UD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[17]_PORT_A_byte_mask, UD1_q_a[17]_clock_0, , , UD1_q_a[17]_clock_enable_0);
UD1_q_a[17]_clock_0 = CLOCK_50;
UD1_q_a[17]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[17]_PORT_A_data_out = MEMORY(UD1_q_a[17]_PORT_A_data_in_reg, , UD1_q_a[17]_PORT_A_address_reg, , UD1_q_a[17]_PORT_A_write_enable_reg, UD1_q_a[17]_PORT_A_read_enable_reg, , , UD1_q_a[17]_PORT_A_byte_mask_reg, , UD1_q_a[17]_clock_0, , UD1_q_a[17]_clock_enable_0, , , , , );
UD1_q_a[17] = UD1_q_a[17]_PORT_A_data_out[0];


--VB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

VB1_av_readdata_pre[20] = DFFEAS(S1L46, CLOCK_50, !X1_r_sync_rst,  ,  , MB2_counter_reg_bit[4],  ,  , S1_read_0);


--UD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[18]_PORT_A_data_in = HD1L147;
UD1_q_a[18]_PORT_A_data_in_reg = DFFE(UD1_q_a[18]_PORT_A_data_in, UD1_q_a[18]_clock_0, , , UD1_q_a[18]_clock_enable_0);
UD1_q_a[18]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[18]_PORT_A_address_reg = DFFE(UD1_q_a[18]_PORT_A_address, UD1_q_a[18]_clock_0, , , UD1_q_a[18]_clock_enable_0);
UD1_q_a[18]_PORT_A_write_enable = HD1L161;
UD1_q_a[18]_PORT_A_write_enable_reg = DFFE(UD1_q_a[18]_PORT_A_write_enable, UD1_q_a[18]_clock_0, , , UD1_q_a[18]_clock_enable_0);
UD1_q_a[18]_PORT_A_read_enable = !HD1L161;
UD1_q_a[18]_PORT_A_read_enable_reg = DFFE(UD1_q_a[18]_PORT_A_read_enable, UD1_q_a[18]_clock_0, , , UD1_q_a[18]_clock_enable_0);
UD1_q_a[18]_PORT_A_byte_mask = HD1L126;
UD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[18]_PORT_A_byte_mask, UD1_q_a[18]_clock_0, , , UD1_q_a[18]_clock_enable_0);
UD1_q_a[18]_clock_0 = CLOCK_50;
UD1_q_a[18]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[18]_PORT_A_data_out = MEMORY(UD1_q_a[18]_PORT_A_data_in_reg, , UD1_q_a[18]_PORT_A_address_reg, , UD1_q_a[18]_PORT_A_write_enable_reg, UD1_q_a[18]_PORT_A_read_enable_reg, , , UD1_q_a[18]_PORT_A_byte_mask_reg, , UD1_q_a[18]_clock_0, , UD1_q_a[18]_clock_enable_0, , , , , );
UD1_q_a[18] = UD1_q_a[18]_PORT_A_data_out[0];


--VB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

VB1_av_readdata_pre[21] = DFFEAS(S1L50, CLOCK_50, !X1_r_sync_rst,  ,  , MB2_counter_reg_bit[5],  ,  , S1_read_0);


--UD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[19]_PORT_A_data_in = HD1L148;
UD1_q_a[19]_PORT_A_data_in_reg = DFFE(UD1_q_a[19]_PORT_A_data_in, UD1_q_a[19]_clock_0, , , UD1_q_a[19]_clock_enable_0);
UD1_q_a[19]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[19]_PORT_A_address_reg = DFFE(UD1_q_a[19]_PORT_A_address, UD1_q_a[19]_clock_0, , , UD1_q_a[19]_clock_enable_0);
UD1_q_a[19]_PORT_A_write_enable = HD1L161;
UD1_q_a[19]_PORT_A_write_enable_reg = DFFE(UD1_q_a[19]_PORT_A_write_enable, UD1_q_a[19]_clock_0, , , UD1_q_a[19]_clock_enable_0);
UD1_q_a[19]_PORT_A_read_enable = !HD1L161;
UD1_q_a[19]_PORT_A_read_enable_reg = DFFE(UD1_q_a[19]_PORT_A_read_enable, UD1_q_a[19]_clock_0, , , UD1_q_a[19]_clock_enable_0);
UD1_q_a[19]_PORT_A_byte_mask = HD1L126;
UD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[19]_PORT_A_byte_mask, UD1_q_a[19]_clock_0, , , UD1_q_a[19]_clock_enable_0);
UD1_q_a[19]_clock_0 = CLOCK_50;
UD1_q_a[19]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[19]_PORT_A_data_out = MEMORY(UD1_q_a[19]_PORT_A_data_in_reg, , UD1_q_a[19]_PORT_A_address_reg, , UD1_q_a[19]_PORT_A_write_enable_reg, UD1_q_a[19]_PORT_A_read_enable_reg, , , UD1_q_a[19]_PORT_A_byte_mask_reg, , UD1_q_a[19]_clock_0, , UD1_q_a[19]_clock_enable_0, , , , , );
UD1_q_a[19] = UD1_q_a[19]_PORT_A_data_out[0];


--VB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

VB1_av_readdata_pre[22] = DFFEAS(S1L54, CLOCK_50, !X1_r_sync_rst,  ,  , JB2_b_full,  ,  , S1_read_0);


--UD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[20]_PORT_A_data_in = HD1L149;
UD1_q_a[20]_PORT_A_data_in_reg = DFFE(UD1_q_a[20]_PORT_A_data_in, UD1_q_a[20]_clock_0, , , UD1_q_a[20]_clock_enable_0);
UD1_q_a[20]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[20]_PORT_A_address_reg = DFFE(UD1_q_a[20]_PORT_A_address, UD1_q_a[20]_clock_0, , , UD1_q_a[20]_clock_enable_0);
UD1_q_a[20]_PORT_A_write_enable = HD1L161;
UD1_q_a[20]_PORT_A_write_enable_reg = DFFE(UD1_q_a[20]_PORT_A_write_enable, UD1_q_a[20]_clock_0, , , UD1_q_a[20]_clock_enable_0);
UD1_q_a[20]_PORT_A_read_enable = !HD1L161;
UD1_q_a[20]_PORT_A_read_enable_reg = DFFE(UD1_q_a[20]_PORT_A_read_enable, UD1_q_a[20]_clock_0, , , UD1_q_a[20]_clock_enable_0);
UD1_q_a[20]_PORT_A_byte_mask = HD1L126;
UD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[20]_PORT_A_byte_mask, UD1_q_a[20]_clock_0, , , UD1_q_a[20]_clock_enable_0);
UD1_q_a[20]_clock_0 = CLOCK_50;
UD1_q_a[20]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[20]_PORT_A_data_out = MEMORY(UD1_q_a[20]_PORT_A_data_in_reg, , UD1_q_a[20]_PORT_A_address_reg, , UD1_q_a[20]_PORT_A_write_enable_reg, UD1_q_a[20]_PORT_A_read_enable_reg, , , UD1_q_a[20]_PORT_A_byte_mask_reg, , UD1_q_a[20]_clock_0, , UD1_q_a[20]_clock_enable_0, , , , , );
UD1_q_a[20] = UD1_q_a[20]_PORT_A_data_out[0];


--UD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[21]_PORT_A_data_in = HD1L150;
UD1_q_a[21]_PORT_A_data_in_reg = DFFE(UD1_q_a[21]_PORT_A_data_in, UD1_q_a[21]_clock_0, , , UD1_q_a[21]_clock_enable_0);
UD1_q_a[21]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[21]_PORT_A_address_reg = DFFE(UD1_q_a[21]_PORT_A_address, UD1_q_a[21]_clock_0, , , UD1_q_a[21]_clock_enable_0);
UD1_q_a[21]_PORT_A_write_enable = HD1L161;
UD1_q_a[21]_PORT_A_write_enable_reg = DFFE(UD1_q_a[21]_PORT_A_write_enable, UD1_q_a[21]_clock_0, , , UD1_q_a[21]_clock_enable_0);
UD1_q_a[21]_PORT_A_read_enable = !HD1L161;
UD1_q_a[21]_PORT_A_read_enable_reg = DFFE(UD1_q_a[21]_PORT_A_read_enable, UD1_q_a[21]_clock_0, , , UD1_q_a[21]_clock_enable_0);
UD1_q_a[21]_PORT_A_byte_mask = HD1L126;
UD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[21]_PORT_A_byte_mask, UD1_q_a[21]_clock_0, , , UD1_q_a[21]_clock_enable_0);
UD1_q_a[21]_clock_0 = CLOCK_50;
UD1_q_a[21]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[21]_PORT_A_data_out = MEMORY(UD1_q_a[21]_PORT_A_data_in_reg, , UD1_q_a[21]_PORT_A_address_reg, , UD1_q_a[21]_PORT_A_write_enable_reg, UD1_q_a[21]_PORT_A_read_enable_reg, , , UD1_q_a[21]_PORT_A_byte_mask_reg, , UD1_q_a[21]_clock_0, , UD1_q_a[21]_clock_enable_0, , , , , );
UD1_q_a[21] = UD1_q_a[21]_PORT_A_data_out[0];


--PC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

PC1_E_shift_rot_result[20] = DFFEAS(PC1L452, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[20],  ,  , PC1_E_new_inst);


--S1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
S1L30_adder_eqn = ( !MB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
S1L30 = SUM(S1L30_adder_eqn);

--S1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
S1L31_adder_eqn = ( !MB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
S1L31 = CARRY(S1L31_adder_eqn);


--UD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[6]_PORT_A_data_in = HD1L135;
UD1_q_a[6]_PORT_A_data_in_reg = DFFE(UD1_q_a[6]_PORT_A_data_in, UD1_q_a[6]_clock_0, , , UD1_q_a[6]_clock_enable_0);
UD1_q_a[6]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[6]_PORT_A_address_reg = DFFE(UD1_q_a[6]_PORT_A_address, UD1_q_a[6]_clock_0, , , UD1_q_a[6]_clock_enable_0);
UD1_q_a[6]_PORT_A_write_enable = HD1L161;
UD1_q_a[6]_PORT_A_write_enable_reg = DFFE(UD1_q_a[6]_PORT_A_write_enable, UD1_q_a[6]_clock_0, , , UD1_q_a[6]_clock_enable_0);
UD1_q_a[6]_PORT_A_read_enable = !HD1L161;
UD1_q_a[6]_PORT_A_read_enable_reg = DFFE(UD1_q_a[6]_PORT_A_read_enable, UD1_q_a[6]_clock_0, , , UD1_q_a[6]_clock_enable_0);
UD1_q_a[6]_PORT_A_byte_mask = HD1L124;
UD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[6]_PORT_A_byte_mask, UD1_q_a[6]_clock_0, , , UD1_q_a[6]_clock_enable_0);
UD1_q_a[6]_clock_0 = CLOCK_50;
UD1_q_a[6]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[6]_PORT_A_data_out = MEMORY(UD1_q_a[6]_PORT_A_data_in_reg, , UD1_q_a[6]_PORT_A_address_reg, , UD1_q_a[6]_PORT_A_write_enable_reg, UD1_q_a[6]_PORT_A_read_enable_reg, , , UD1_q_a[6]_PORT_A_byte_mask_reg, , UD1_q_a[6]_clock_0, , UD1_q_a[6]_clock_enable_0, , , , , );
UD1_q_a[6] = UD1_q_a[6]_PORT_A_data_out[0];


--UD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[7]_PORT_A_data_in = HD1L136;
UD1_q_a[7]_PORT_A_data_in_reg = DFFE(UD1_q_a[7]_PORT_A_data_in, UD1_q_a[7]_clock_0, , , UD1_q_a[7]_clock_enable_0);
UD1_q_a[7]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[7]_PORT_A_address_reg = DFFE(UD1_q_a[7]_PORT_A_address, UD1_q_a[7]_clock_0, , , UD1_q_a[7]_clock_enable_0);
UD1_q_a[7]_PORT_A_write_enable = HD1L161;
UD1_q_a[7]_PORT_A_write_enable_reg = DFFE(UD1_q_a[7]_PORT_A_write_enable, UD1_q_a[7]_clock_0, , , UD1_q_a[7]_clock_enable_0);
UD1_q_a[7]_PORT_A_read_enable = !HD1L161;
UD1_q_a[7]_PORT_A_read_enable_reg = DFFE(UD1_q_a[7]_PORT_A_read_enable, UD1_q_a[7]_clock_0, , , UD1_q_a[7]_clock_enable_0);
UD1_q_a[7]_PORT_A_byte_mask = HD1L124;
UD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[7]_PORT_A_byte_mask, UD1_q_a[7]_clock_0, , , UD1_q_a[7]_clock_enable_0);
UD1_q_a[7]_clock_0 = CLOCK_50;
UD1_q_a[7]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[7]_PORT_A_data_out = MEMORY(UD1_q_a[7]_PORT_A_data_in_reg, , UD1_q_a[7]_PORT_A_address_reg, , UD1_q_a[7]_PORT_A_write_enable_reg, UD1_q_a[7]_PORT_A_read_enable_reg, , , UD1_q_a[7]_PORT_A_byte_mask_reg, , UD1_q_a[7]_clock_0, , UD1_q_a[7]_clock_enable_0, , , , , );
UD1_q_a[7] = UD1_q_a[7]_PORT_A_data_out[0];


--LD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

LD1_sr[18] = DFFEAS(LD1L73, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--YC1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

YC1_break_readreg[16] = DFFEAS(KD1_jdo[16], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

HD1_MonDReg[16] = DFFEAS(KD1_jdo[19], CLOCK_50,  ,  , HD1L50, UD1_q_a[16],  , HD1L58, !KD1_take_action_ocimem_b);


--sw_d2[1] is sw_d2[1]
--register power-up is low

sw_d2[1] = DFFEAS(sw_d1[1], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[2] is sw_d2[2]
--register power-up is low

sw_d2[2] = DFFEAS(sw_d1[2], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[3] is sw_d2[3]
--register power-up is low

sw_d2[3] = DFFEAS(sw_d1[3], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[4] is sw_d2[4]
--register power-up is low

sw_d2[4] = DFFEAS(sw_d1[4], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[5] is sw_d2[5]
--register power-up is low

sw_d2[5] = DFFEAS(sw_d1[5], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[6] is sw_d2[6]
--register power-up is low

sw_d2[6] = DFFEAS(sw_d1[6], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[7] is sw_d2[7]
--register power-up is low

sw_d2[7] = DFFEAS(sw_d1[7], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--LB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
LB2_counter_comb_bita0_adder_eqn = ( LB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB2_counter_comb_bita0 = SUM(LB2_counter_comb_bita0_adder_eqn);

--LB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
LB2L3_adder_eqn = ( LB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB2L3 = CARRY(LB2L3_adder_eqn);


--LB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
LB2_counter_comb_bita1_adder_eqn = ( LB2_counter_reg_bit[1] ) + ( GND ) + ( LB2L3 );
LB2_counter_comb_bita1 = SUM(LB2_counter_comb_bita1_adder_eqn);

--LB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
LB2L7_adder_eqn = ( LB2_counter_reg_bit[1] ) + ( GND ) + ( LB2L3 );
LB2L7 = CARRY(LB2L7_adder_eqn);


--LB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
LB2_counter_comb_bita2_adder_eqn = ( LB2_counter_reg_bit[2] ) + ( GND ) + ( LB2L7 );
LB2_counter_comb_bita2 = SUM(LB2_counter_comb_bita2_adder_eqn);

--LB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
LB2L11_adder_eqn = ( LB2_counter_reg_bit[2] ) + ( GND ) + ( LB2L7 );
LB2L11 = CARRY(LB2L11_adder_eqn);


--LB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
LB2_counter_comb_bita3_adder_eqn = ( LB2_counter_reg_bit[3] ) + ( GND ) + ( LB2L11 );
LB2_counter_comb_bita3 = SUM(LB2_counter_comb_bita3_adder_eqn);

--LB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
LB2L15_adder_eqn = ( LB2_counter_reg_bit[3] ) + ( GND ) + ( LB2L11 );
LB2L15 = CARRY(LB2L15_adder_eqn);


--LB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
LB2_counter_comb_bita4_adder_eqn = ( LB2_counter_reg_bit[4] ) + ( GND ) + ( LB2L15 );
LB2_counter_comb_bita4 = SUM(LB2_counter_comb_bita4_adder_eqn);

--LB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
LB2L19_adder_eqn = ( LB2_counter_reg_bit[4] ) + ( GND ) + ( LB2L15 );
LB2L19 = CARRY(LB2L19_adder_eqn);


--LB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
LB2_counter_comb_bita5_adder_eqn = ( LB2_counter_reg_bit[5] ) + ( GND ) + ( LB2L19 );
LB2_counter_comb_bita5 = SUM(LB2_counter_comb_bita5_adder_eqn);


--LB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
LB1_counter_comb_bita0_adder_eqn = ( LB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB1_counter_comb_bita0 = SUM(LB1_counter_comb_bita0_adder_eqn);

--LB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
LB1L3_adder_eqn = ( LB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB1L3 = CARRY(LB1L3_adder_eqn);


--LB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
LB1_counter_comb_bita1_adder_eqn = ( LB1_counter_reg_bit[1] ) + ( GND ) + ( LB1L3 );
LB1_counter_comb_bita1 = SUM(LB1_counter_comb_bita1_adder_eqn);

--LB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
LB1L7_adder_eqn = ( LB1_counter_reg_bit[1] ) + ( GND ) + ( LB1L3 );
LB1L7 = CARRY(LB1L7_adder_eqn);


--LB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
LB1_counter_comb_bita2_adder_eqn = ( LB1_counter_reg_bit[2] ) + ( GND ) + ( LB1L7 );
LB1_counter_comb_bita2 = SUM(LB1_counter_comb_bita2_adder_eqn);

--LB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
LB1L11_adder_eqn = ( LB1_counter_reg_bit[2] ) + ( GND ) + ( LB1L7 );
LB1L11 = CARRY(LB1L11_adder_eqn);


--LB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
LB1_counter_comb_bita3_adder_eqn = ( LB1_counter_reg_bit[3] ) + ( GND ) + ( LB1L11 );
LB1_counter_comb_bita3 = SUM(LB1_counter_comb_bita3_adder_eqn);

--LB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
LB1L15_adder_eqn = ( LB1_counter_reg_bit[3] ) + ( GND ) + ( LB1L11 );
LB1L15 = CARRY(LB1L15_adder_eqn);


--LB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
LB1_counter_comb_bita4_adder_eqn = ( LB1_counter_reg_bit[4] ) + ( GND ) + ( LB1L15 );
LB1_counter_comb_bita4 = SUM(LB1_counter_comb_bita4_adder_eqn);

--LB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
LB1L19_adder_eqn = ( LB1_counter_reg_bit[4] ) + ( GND ) + ( LB1L15 );
LB1L19 = CARRY(LB1L19_adder_eqn);


--LB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
LB1_counter_comb_bita5_adder_eqn = ( LB1_counter_reg_bit[5] ) + ( GND ) + ( LB1L19 );
LB1_counter_comb_bita5 = SUM(LB1_counter_comb_bita5_adder_eqn);


--MB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
MB2_counter_comb_bita1_adder_eqn = ( MB2_counter_reg_bit[1] ) + ( !S1_wr_rfifo ) + ( MB2L3 );
MB2_counter_comb_bita1 = SUM(MB2_counter_comb_bita1_adder_eqn);

--MB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
MB2L7_adder_eqn = ( MB2_counter_reg_bit[1] ) + ( !S1_wr_rfifo ) + ( MB2L3 );
MB2L7 = CARRY(MB2L7_adder_eqn);


--MB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
MB2_counter_comb_bita0_adder_eqn = ( MB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB2_counter_comb_bita0 = SUM(MB2_counter_comb_bita0_adder_eqn);

--MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
MB2L3_adder_eqn = ( MB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB2L3 = CARRY(MB2L3_adder_eqn);


--MB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
MB2_counter_comb_bita5_adder_eqn = ( MB2_counter_reg_bit[5] ) + ( !S1_wr_rfifo ) + ( MB2L19 );
MB2_counter_comb_bita5 = SUM(MB2_counter_comb_bita5_adder_eqn);


--MB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
MB2_counter_comb_bita4_adder_eqn = ( MB2_counter_reg_bit[4] ) + ( !S1_wr_rfifo ) + ( MB2L15 );
MB2_counter_comb_bita4 = SUM(MB2_counter_comb_bita4_adder_eqn);

--MB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
MB2L19_adder_eqn = ( MB2_counter_reg_bit[4] ) + ( !S1_wr_rfifo ) + ( MB2L15 );
MB2L19 = CARRY(MB2L19_adder_eqn);


--MB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
MB2_counter_comb_bita3_adder_eqn = ( MB2_counter_reg_bit[3] ) + ( !S1_wr_rfifo ) + ( MB2L11 );
MB2_counter_comb_bita3 = SUM(MB2_counter_comb_bita3_adder_eqn);

--MB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
MB2L15_adder_eqn = ( MB2_counter_reg_bit[3] ) + ( !S1_wr_rfifo ) + ( MB2L11 );
MB2L15 = CARRY(MB2L15_adder_eqn);


--MB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
MB2_counter_comb_bita2_adder_eqn = ( MB2_counter_reg_bit[2] ) + ( !S1_wr_rfifo ) + ( MB2L7 );
MB2_counter_comb_bita2 = SUM(MB2_counter_comb_bita2_adder_eqn);

--MB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
MB2L11_adder_eqn = ( MB2_counter_reg_bit[2] ) + ( !S1_wr_rfifo ) + ( MB2L7 );
MB2L11 = CARRY(MB2L11_adder_eqn);


--KB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[1]_PORT_A_data_in = PC1_d_writedata[1];
KB1_q_b[1]_PORT_A_data_in_reg = DFFE(KB1_q_b[1]_PORT_A_data_in, KB1_q_b[1]_clock_0, , , );
KB1_q_b[1]_PORT_A_address = BUS(LB2_counter_reg_bit[0], LB2_counter_reg_bit[1], LB2_counter_reg_bit[2], LB2_counter_reg_bit[3], LB2_counter_reg_bit[4], LB2_counter_reg_bit[5]);
KB1_q_b[1]_PORT_A_address_reg = DFFE(KB1_q_b[1]_PORT_A_address, KB1_q_b[1]_clock_0, , , );
KB1_q_b[1]_PORT_B_address = BUS(LB1_counter_reg_bit[0], LB1_counter_reg_bit[1], LB1_counter_reg_bit[2], LB1_counter_reg_bit[3], LB1_counter_reg_bit[4], LB1_counter_reg_bit[5]);
KB1_q_b[1]_PORT_B_address_reg = DFFE(KB1_q_b[1]_PORT_B_address, KB1_q_b[1]_clock_1, , , KB1_q_b[1]_clock_enable_1);
KB1_q_b[1]_PORT_A_write_enable = S1_fifo_wr;
KB1_q_b[1]_PORT_A_write_enable_reg = DFFE(KB1_q_b[1]_PORT_A_write_enable, KB1_q_b[1]_clock_0, , , );
KB1_q_b[1]_PORT_B_read_enable = VCC;
KB1_q_b[1]_PORT_B_read_enable_reg = DFFE(KB1_q_b[1]_PORT_B_read_enable, KB1_q_b[1]_clock_1, , , KB1_q_b[1]_clock_enable_1);
KB1_q_b[1]_clock_0 = CLOCK_50;
KB1_q_b[1]_clock_1 = CLOCK_50;
KB1_q_b[1]_clock_enable_0 = S1_fifo_wr;
KB1_q_b[1]_clock_enable_1 = S1L85;
KB1_q_b[1]_PORT_B_data_out = MEMORY(KB1_q_b[1]_PORT_A_data_in_reg, , KB1_q_b[1]_PORT_A_address_reg, KB1_q_b[1]_PORT_B_address_reg, KB1_q_b[1]_PORT_A_write_enable_reg, , , KB1_q_b[1]_PORT_B_read_enable_reg, , , KB1_q_b[1]_clock_0, KB1_q_b[1]_clock_1, KB1_q_b[1]_clock_enable_0, KB1_q_b[1]_clock_enable_1, , , , );
KB1_q_b[1] = KB1_q_b[1]_PORT_B_data_out[0];


--AB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

AB1_count[5] = AMPP_FUNCTION(A1L136, AB1_count[4], !A1L128, !A1L134, AB1L57);


--YC1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

YC1_break_readreg[24] = DFFEAS(KD1_jdo[24], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

HD1_MonDReg[24] = DFFEAS(KD1_jdo[27], CLOCK_50,  ,  , HD1L50, UD1_q_a[24],  , HD1L58, !KD1_take_action_ocimem_b);


--LD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

LD1_sr[6] = DFFEAS(LD1L74, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--YC1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

YC1_break_readreg[4] = DFFEAS(KD1_jdo[4], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--LD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

LD1_sr[29] = DFFEAS(LD1L75, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--LD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

LD1_sr[30] = DFFEAS(LD1L76, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--LD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

LD1_sr[32] = DFFEAS(LD1L80, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--YC1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

YC1_break_readreg[25] = DFFEAS(KD1_jdo[25], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

HD1_MonDReg[25] = DFFEAS(KD1_jdo[28], CLOCK_50,  ,  , HD1L50, UD1_q_a[25],  , HD1L58, !KD1_take_action_ocimem_b);


--YC1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

YC1_break_readreg[27] = DFFEAS(KD1_jdo[27], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

HD1_MonDReg[27] = DFFEAS(KD1_jdo[30], CLOCK_50,  ,  , HD1L50, UD1_q_a[27],  , HD1L58, !KD1_take_action_ocimem_b);


--YC1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

YC1_break_readreg[26] = DFFEAS(KD1_jdo[26], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

HD1_MonDReg[26] = DFFEAS(KD1_jdo[29], CLOCK_50,  ,  , HD1L50, UD1_q_a[26],  , HD1L58, !KD1_take_action_ocimem_b);


--cntr[19] is cntr[19]
--register power-up is low

cntr[19] = DFFEAS(A1L22, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L26 is Add0~25
A1L26_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add0~26
A1L27_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L27 = CARRY(A1L27_adder_eqn);


--LB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
LB4_counter_comb_bita0_adder_eqn = ( LB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB4_counter_comb_bita0 = SUM(LB4_counter_comb_bita0_adder_eqn);

--LB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
LB4L3_adder_eqn = ( LB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB4L3 = CARRY(LB4L3_adder_eqn);


--LB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
LB4_counter_comb_bita1_adder_eqn = ( LB4_counter_reg_bit[1] ) + ( GND ) + ( LB4L3 );
LB4_counter_comb_bita1 = SUM(LB4_counter_comb_bita1_adder_eqn);

--LB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
LB4L7_adder_eqn = ( LB4_counter_reg_bit[1] ) + ( GND ) + ( LB4L3 );
LB4L7 = CARRY(LB4L7_adder_eqn);


--LB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
LB4_counter_comb_bita2_adder_eqn = ( LB4_counter_reg_bit[2] ) + ( GND ) + ( LB4L7 );
LB4_counter_comb_bita2 = SUM(LB4_counter_comb_bita2_adder_eqn);

--LB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
LB4L11_adder_eqn = ( LB4_counter_reg_bit[2] ) + ( GND ) + ( LB4L7 );
LB4L11 = CARRY(LB4L11_adder_eqn);


--LB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
LB4_counter_comb_bita3_adder_eqn = ( LB4_counter_reg_bit[3] ) + ( GND ) + ( LB4L11 );
LB4_counter_comb_bita3 = SUM(LB4_counter_comb_bita3_adder_eqn);

--LB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
LB4L15_adder_eqn = ( LB4_counter_reg_bit[3] ) + ( GND ) + ( LB4L11 );
LB4L15 = CARRY(LB4L15_adder_eqn);


--LB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
LB4_counter_comb_bita4_adder_eqn = ( LB4_counter_reg_bit[4] ) + ( GND ) + ( LB4L15 );
LB4_counter_comb_bita4 = SUM(LB4_counter_comb_bita4_adder_eqn);

--LB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
LB4L19_adder_eqn = ( LB4_counter_reg_bit[4] ) + ( GND ) + ( LB4L15 );
LB4L19 = CARRY(LB4L19_adder_eqn);


--LB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
LB4_counter_comb_bita5_adder_eqn = ( LB4_counter_reg_bit[5] ) + ( GND ) + ( LB4L19 );
LB4_counter_comb_bita5 = SUM(LB4_counter_comb_bita5_adder_eqn);


--LB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
LB3_counter_comb_bita0_adder_eqn = ( LB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB3_counter_comb_bita0 = SUM(LB3_counter_comb_bita0_adder_eqn);

--LB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
LB3L3_adder_eqn = ( LB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB3L3 = CARRY(LB3L3_adder_eqn);


--LB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
LB3_counter_comb_bita1_adder_eqn = ( LB3_counter_reg_bit[1] ) + ( GND ) + ( LB3L3 );
LB3_counter_comb_bita1 = SUM(LB3_counter_comb_bita1_adder_eqn);

--LB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
LB3L7_adder_eqn = ( LB3_counter_reg_bit[1] ) + ( GND ) + ( LB3L3 );
LB3L7 = CARRY(LB3L7_adder_eqn);


--LB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
LB3_counter_comb_bita2_adder_eqn = ( LB3_counter_reg_bit[2] ) + ( GND ) + ( LB3L7 );
LB3_counter_comb_bita2 = SUM(LB3_counter_comb_bita2_adder_eqn);

--LB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
LB3L11_adder_eqn = ( LB3_counter_reg_bit[2] ) + ( GND ) + ( LB3L7 );
LB3L11 = CARRY(LB3L11_adder_eqn);


--LB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
LB3_counter_comb_bita3_adder_eqn = ( LB3_counter_reg_bit[3] ) + ( GND ) + ( LB3L11 );
LB3_counter_comb_bita3 = SUM(LB3_counter_comb_bita3_adder_eqn);

--LB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
LB3L15_adder_eqn = ( LB3_counter_reg_bit[3] ) + ( GND ) + ( LB3L11 );
LB3L15 = CARRY(LB3L15_adder_eqn);


--LB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
LB3_counter_comb_bita4_adder_eqn = ( LB3_counter_reg_bit[4] ) + ( GND ) + ( LB3L15 );
LB3_counter_comb_bita4 = SUM(LB3_counter_comb_bita4_adder_eqn);

--LB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
LB3L19_adder_eqn = ( LB3_counter_reg_bit[4] ) + ( GND ) + ( LB3L15 );
LB3L19 = CARRY(LB3L19_adder_eqn);


--LB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
LB3_counter_comb_bita5_adder_eqn = ( LB3_counter_reg_bit[5] ) + ( GND ) + ( LB3L19 );
LB3_counter_comb_bita5 = SUM(LB3_counter_comb_bita5_adder_eqn);


--sw_d1[0] is sw_d1[0]
--register power-up is low

sw_d1[0] = DFFEAS(SW[0], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--PC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
PC1L146_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[29]) ) + ( PC1_E_src1[29] ) + ( PC1L195 );
PC1L146 = SUM(PC1L146_adder_eqn);

--PC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
PC1L147_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[29]) ) + ( PC1_E_src1[29] ) + ( PC1L195 );
PC1L147 = CARRY(PC1L147_adder_eqn);


--PC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
PC1L150_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[17]) ) + ( PC1_E_src1[17] ) + ( PC1L111 );
PC1L150 = SUM(PC1L150_adder_eqn);

--PC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
PC1L151_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[17]) ) + ( PC1_E_src1[17] ) + ( PC1L111 );
PC1L151 = CARRY(PC1L151_adder_eqn);


--PC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

PC1_E_shift_rot_result[23] = DFFEAS(PC1L455, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[23],  ,  , PC1_E_new_inst);


--PC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
PC1L154_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[23]) ) + ( PC1_E_src1[23] ) + ( PC1L159 );
PC1L154 = SUM(PC1L154_adder_eqn);

--PC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
PC1L155_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[23]) ) + ( PC1_E_src1[23] ) + ( PC1L159 );
PC1L155 = CARRY(PC1L155_adder_eqn);


--PC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

PC1_E_shift_rot_result[22] = DFFEAS(PC1L454, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[22],  ,  , PC1_E_new_inst);


--PC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
PC1L158_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[22]) ) + ( PC1_E_src1[22] ) + ( PC1L163 );
PC1L158 = SUM(PC1L158_adder_eqn);

--PC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
PC1L159_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[22]) ) + ( PC1_E_src1[22] ) + ( PC1L163 );
PC1L159 = CARRY(PC1L159_adder_eqn);


--PC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

PC1_E_shift_rot_result[21] = DFFEAS(PC1L453, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[21],  ,  , PC1_E_new_inst);


--PC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
PC1L162_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[21]) ) + ( PC1_E_src1[21] ) + ( PC1L167 );
PC1L162 = SUM(PC1L162_adder_eqn);

--PC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
PC1L163_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[21]) ) + ( PC1_E_src1[21] ) + ( PC1L167 );
PC1L163 = CARRY(PC1L163_adder_eqn);


--PC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
PC1L166_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[20]) ) + ( PC1_E_src1[20] ) + ( PC1L171 );
PC1L166 = SUM(PC1L166_adder_eqn);

--PC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
PC1L167_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[20]) ) + ( PC1_E_src1[20] ) + ( PC1L171 );
PC1L167 = CARRY(PC1L167_adder_eqn);


--PC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
PC1L170_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[19]) ) + ( PC1_E_src1[19] ) + ( PC1L175 );
PC1L170 = SUM(PC1L170_adder_eqn);

--PC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
PC1L171_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[19]) ) + ( PC1_E_src1[19] ) + ( PC1L175 );
PC1L171 = CARRY(PC1L171_adder_eqn);


--PC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
PC1L174_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[18]) ) + ( PC1_E_src1[18] ) + ( PC1L151 );
PC1L174 = SUM(PC1L174_adder_eqn);

--PC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
PC1L175_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[18]) ) + ( PC1_E_src1[18] ) + ( PC1L151 );
PC1L175 = CARRY(PC1L175_adder_eqn);


--PC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

PC1_E_shift_rot_result[25] = DFFEAS(PC1L457, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[25],  ,  , PC1_E_new_inst);


--PC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
PC1L178_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[25]) ) + ( PC1_E_src1[25] ) + ( PC1L183 );
PC1L178 = SUM(PC1L178_adder_eqn);

--PC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
PC1L179_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[25]) ) + ( PC1_E_src1[25] ) + ( PC1L183 );
PC1L179 = CARRY(PC1L179_adder_eqn);


--PC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

PC1_E_shift_rot_result[24] = DFFEAS(PC1L456, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[24],  ,  , PC1_E_new_inst);


--PC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
PC1L182_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[24]) ) + ( PC1_E_src1[24] ) + ( PC1L155 );
PC1L182 = SUM(PC1L182_adder_eqn);

--PC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
PC1L183_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[24]) ) + ( PC1_E_src1[24] ) + ( PC1L155 );
PC1L183 = CARRY(PC1L183_adder_eqn);


--PC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

PC1_E_shift_rot_result[27] = DFFEAS(PC1L459, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[27],  ,  , PC1_E_new_inst);


--PC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
PC1L186_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[27]) ) + ( PC1_E_src1[27] ) + ( PC1L191 );
PC1L186 = SUM(PC1L186_adder_eqn);

--PC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
PC1L187_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[27]) ) + ( PC1_E_src1[27] ) + ( PC1L191 );
PC1L187 = CARRY(PC1L187_adder_eqn);


--PC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

PC1_E_shift_rot_result[26] = DFFEAS(PC1L458, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[26],  ,  , PC1_E_new_inst);


--PC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
PC1L190_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[26]) ) + ( PC1_E_src1[26] ) + ( PC1L179 );
PC1L190 = SUM(PC1L190_adder_eqn);

--PC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
PC1L191_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[26]) ) + ( PC1_E_src1[26] ) + ( PC1L179 );
PC1L191 = CARRY(PC1L191_adder_eqn);


--PC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

PC1_E_shift_rot_result[29] = DFFEAS(PC1L461, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[29],  ,  , PC1_E_new_inst);


--PC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

PC1_E_shift_rot_result[28] = DFFEAS(PC1L460, CLOCK_50, !X1_r_sync_rst,  ,  , PC1_E_src1[28],  ,  , PC1_E_new_inst);


--PC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
PC1L194_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[28]) ) + ( PC1_E_src1[28] ) + ( PC1L187 );
PC1L194 = SUM(PC1L194_adder_eqn);

--PC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
PC1L195_adder_eqn = ( !PC1_E_alu_sub $ (!PC1_E_src2[28]) ) + ( PC1_E_src1[28] ) + ( PC1L187 );
PC1L195 = CARRY(PC1L195_adder_eqn);


--MB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
MB1_counter_comb_bita3_adder_eqn = ( MB1_counter_reg_bit[3] ) + ( !S1_fifo_wr ) + ( MB1L11 );
MB1_counter_comb_bita3 = SUM(MB1_counter_comb_bita3_adder_eqn);

--MB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
MB1L15_adder_eqn = ( MB1_counter_reg_bit[3] ) + ( !S1_fifo_wr ) + ( MB1L11 );
MB1L15 = CARRY(MB1L15_adder_eqn);


--MB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
MB1_counter_comb_bita0_adder_eqn = ( MB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB1_counter_comb_bita0 = SUM(MB1_counter_comb_bita0_adder_eqn);

--MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
MB1L3_adder_eqn = ( MB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB1L3 = CARRY(MB1L3_adder_eqn);


--MB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
MB1_counter_comb_bita2_adder_eqn = ( MB1_counter_reg_bit[2] ) + ( !S1_fifo_wr ) + ( MB1L7 );
MB1_counter_comb_bita2 = SUM(MB1_counter_comb_bita2_adder_eqn);

--MB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
MB1L11_adder_eqn = ( MB1_counter_reg_bit[2] ) + ( !S1_fifo_wr ) + ( MB1L7 );
MB1L11 = CARRY(MB1L11_adder_eqn);


--MB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
MB1_counter_comb_bita1_adder_eqn = ( MB1_counter_reg_bit[1] ) + ( !S1_fifo_wr ) + ( MB1L3 );
MB1_counter_comb_bita1 = SUM(MB1_counter_comb_bita1_adder_eqn);

--MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
MB1L7_adder_eqn = ( MB1_counter_reg_bit[1] ) + ( !S1_fifo_wr ) + ( MB1L3 );
MB1L7 = CARRY(MB1L7_adder_eqn);


--MB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
MB1_counter_comb_bita5_adder_eqn = ( MB1_counter_reg_bit[5] ) + ( !S1_fifo_wr ) + ( MB1L19 );
MB1_counter_comb_bita5 = SUM(MB1_counter_comb_bita5_adder_eqn);


--MB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
MB1_counter_comb_bita4_adder_eqn = ( MB1_counter_reg_bit[4] ) + ( !S1_fifo_wr ) + ( MB1L15 );
MB1_counter_comb_bita4 = SUM(MB1_counter_comb_bita4_adder_eqn);

--MB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
MB1L19_adder_eqn = ( MB1_counter_reg_bit[4] ) + ( !S1_fifo_wr ) + ( MB1L15 );
MB1L19 = CARRY(MB1L19_adder_eqn);


--HD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

HD1_MonDReg[22] = DFFEAS(KD1_jdo[25], CLOCK_50,  ,  , HD1L50, UD1_q_a[22],  , HD1L58, !KD1_take_action_ocimem_b);


--LD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

LD1_sr[22] = DFFEAS(LD1L82, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--YC1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

YC1_break_readreg[20] = DFFEAS(KD1_jdo[20], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

HD1_MonDReg[20] = DFFEAS(KD1_jdo[23], CLOCK_50,  ,  , HD1L50, UD1_q_a[20],  , HD1L58, !KD1_take_action_ocimem_b);


--YC1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

YC1_break_readreg[19] = DFFEAS(KD1_jdo[19], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

HD1_MonDReg[19] = DFFEAS(KD1_jdo[22], CLOCK_50,  ,  , HD1L50, UD1_q_a[19],  , HD1L58, !KD1_take_action_ocimem_b);


--LD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

LD1_sr[19] = DFFEAS(LD1L83, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--HD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

HD1_MonDReg[23] = DFFEAS(KD1_jdo[26], CLOCK_50,  ,  , HD1L50, UD1_q_a[23],  , HD1L58, !KD1_take_action_ocimem_b);


--HD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

HD1_MonDReg[11] = DFFEAS(KD1_jdo[14], CLOCK_50,  ,  , HD1L50, UD1_q_a[11],  , HD1L58, !KD1_take_action_ocimem_b);


--HD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

HD1_MonDReg[13] = DFFEAS(KD1_jdo[16], CLOCK_50,  ,  , HD1L50, UD1_q_a[13],  , HD1L58, !KD1_take_action_ocimem_b);


--HD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

HD1_MonDReg[14] = DFFEAS(KD1_jdo[17], CLOCK_50,  ,  , HD1L50, UD1_q_a[14],  , HD1L58, !KD1_take_action_ocimem_b);


--HD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

HD1_MonDReg[9] = DFFEAS(KD1_jdo[12], CLOCK_50,  ,  , HD1L50, UD1_q_a[9],  , HD1L58, !KD1_take_action_ocimem_b);


--UD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[27]_PORT_A_data_in = HD1L156;
UD1_q_a[27]_PORT_A_data_in_reg = DFFE(UD1_q_a[27]_PORT_A_data_in, UD1_q_a[27]_clock_0, , , UD1_q_a[27]_clock_enable_0);
UD1_q_a[27]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[27]_PORT_A_address_reg = DFFE(UD1_q_a[27]_PORT_A_address, UD1_q_a[27]_clock_0, , , UD1_q_a[27]_clock_enable_0);
UD1_q_a[27]_PORT_A_write_enable = HD1L161;
UD1_q_a[27]_PORT_A_write_enable_reg = DFFE(UD1_q_a[27]_PORT_A_write_enable, UD1_q_a[27]_clock_0, , , UD1_q_a[27]_clock_enable_0);
UD1_q_a[27]_PORT_A_read_enable = !HD1L161;
UD1_q_a[27]_PORT_A_read_enable_reg = DFFE(UD1_q_a[27]_PORT_A_read_enable, UD1_q_a[27]_clock_0, , , UD1_q_a[27]_clock_enable_0);
UD1_q_a[27]_PORT_A_byte_mask = HD1L127;
UD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[27]_PORT_A_byte_mask, UD1_q_a[27]_clock_0, , , UD1_q_a[27]_clock_enable_0);
UD1_q_a[27]_clock_0 = CLOCK_50;
UD1_q_a[27]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[27]_PORT_A_data_out = MEMORY(UD1_q_a[27]_PORT_A_data_in_reg, , UD1_q_a[27]_PORT_A_address_reg, , UD1_q_a[27]_PORT_A_write_enable_reg, UD1_q_a[27]_PORT_A_read_enable_reg, , , UD1_q_a[27]_PORT_A_byte_mask_reg, , UD1_q_a[27]_clock_0, , UD1_q_a[27]_clock_enable_0, , , , , );
UD1_q_a[27] = UD1_q_a[27]_PORT_A_data_out[0];


--UD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[28]_PORT_A_data_in = HD1L157;
UD1_q_a[28]_PORT_A_data_in_reg = DFFE(UD1_q_a[28]_PORT_A_data_in, UD1_q_a[28]_clock_0, , , UD1_q_a[28]_clock_enable_0);
UD1_q_a[28]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[28]_PORT_A_address_reg = DFFE(UD1_q_a[28]_PORT_A_address, UD1_q_a[28]_clock_0, , , UD1_q_a[28]_clock_enable_0);
UD1_q_a[28]_PORT_A_write_enable = HD1L161;
UD1_q_a[28]_PORT_A_write_enable_reg = DFFE(UD1_q_a[28]_PORT_A_write_enable, UD1_q_a[28]_clock_0, , , UD1_q_a[28]_clock_enable_0);
UD1_q_a[28]_PORT_A_read_enable = !HD1L161;
UD1_q_a[28]_PORT_A_read_enable_reg = DFFE(UD1_q_a[28]_PORT_A_read_enable, UD1_q_a[28]_clock_0, , , UD1_q_a[28]_clock_enable_0);
UD1_q_a[28]_PORT_A_byte_mask = HD1L127;
UD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[28]_PORT_A_byte_mask, UD1_q_a[28]_clock_0, , , UD1_q_a[28]_clock_enable_0);
UD1_q_a[28]_clock_0 = CLOCK_50;
UD1_q_a[28]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[28]_PORT_A_data_out = MEMORY(UD1_q_a[28]_PORT_A_data_in_reg, , UD1_q_a[28]_PORT_A_address_reg, , UD1_q_a[28]_PORT_A_write_enable_reg, UD1_q_a[28]_PORT_A_read_enable_reg, , , UD1_q_a[28]_PORT_A_byte_mask_reg, , UD1_q_a[28]_clock_0, , UD1_q_a[28]_clock_enable_0, , , , , );
UD1_q_a[28] = UD1_q_a[28]_PORT_A_data_out[0];


--UD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[29]_PORT_A_data_in = HD1L158;
UD1_q_a[29]_PORT_A_data_in_reg = DFFE(UD1_q_a[29]_PORT_A_data_in, UD1_q_a[29]_clock_0, , , UD1_q_a[29]_clock_enable_0);
UD1_q_a[29]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[29]_PORT_A_address_reg = DFFE(UD1_q_a[29]_PORT_A_address, UD1_q_a[29]_clock_0, , , UD1_q_a[29]_clock_enable_0);
UD1_q_a[29]_PORT_A_write_enable = HD1L161;
UD1_q_a[29]_PORT_A_write_enable_reg = DFFE(UD1_q_a[29]_PORT_A_write_enable, UD1_q_a[29]_clock_0, , , UD1_q_a[29]_clock_enable_0);
UD1_q_a[29]_PORT_A_read_enable = !HD1L161;
UD1_q_a[29]_PORT_A_read_enable_reg = DFFE(UD1_q_a[29]_PORT_A_read_enable, UD1_q_a[29]_clock_0, , , UD1_q_a[29]_clock_enable_0);
UD1_q_a[29]_PORT_A_byte_mask = HD1L127;
UD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[29]_PORT_A_byte_mask, UD1_q_a[29]_clock_0, , , UD1_q_a[29]_clock_enable_0);
UD1_q_a[29]_clock_0 = CLOCK_50;
UD1_q_a[29]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[29]_PORT_A_data_out = MEMORY(UD1_q_a[29]_PORT_A_data_in_reg, , UD1_q_a[29]_PORT_A_address_reg, , UD1_q_a[29]_PORT_A_write_enable_reg, UD1_q_a[29]_PORT_A_read_enable_reg, , , UD1_q_a[29]_PORT_A_byte_mask_reg, , UD1_q_a[29]_clock_0, , UD1_q_a[29]_clock_enable_0, , , , , );
UD1_q_a[29] = UD1_q_a[29]_PORT_A_data_out[0];


--UD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[30]_PORT_A_data_in = HD1L159;
UD1_q_a[30]_PORT_A_data_in_reg = DFFE(UD1_q_a[30]_PORT_A_data_in, UD1_q_a[30]_clock_0, , , UD1_q_a[30]_clock_enable_0);
UD1_q_a[30]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[30]_PORT_A_address_reg = DFFE(UD1_q_a[30]_PORT_A_address, UD1_q_a[30]_clock_0, , , UD1_q_a[30]_clock_enable_0);
UD1_q_a[30]_PORT_A_write_enable = HD1L161;
UD1_q_a[30]_PORT_A_write_enable_reg = DFFE(UD1_q_a[30]_PORT_A_write_enable, UD1_q_a[30]_clock_0, , , UD1_q_a[30]_clock_enable_0);
UD1_q_a[30]_PORT_A_read_enable = !HD1L161;
UD1_q_a[30]_PORT_A_read_enable_reg = DFFE(UD1_q_a[30]_PORT_A_read_enable, UD1_q_a[30]_clock_0, , , UD1_q_a[30]_clock_enable_0);
UD1_q_a[30]_PORT_A_byte_mask = HD1L127;
UD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[30]_PORT_A_byte_mask, UD1_q_a[30]_clock_0, , , UD1_q_a[30]_clock_enable_0);
UD1_q_a[30]_clock_0 = CLOCK_50;
UD1_q_a[30]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[30]_PORT_A_data_out = MEMORY(UD1_q_a[30]_PORT_A_data_in_reg, , UD1_q_a[30]_PORT_A_address_reg, , UD1_q_a[30]_PORT_A_write_enable_reg, UD1_q_a[30]_PORT_A_read_enable_reg, , , UD1_q_a[30]_PORT_A_byte_mask_reg, , UD1_q_a[30]_clock_0, , UD1_q_a[30]_clock_enable_0, , , , , );
UD1_q_a[30] = UD1_q_a[30]_PORT_A_data_out[0];


--UD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UD1_q_a[31]_PORT_A_data_in = HD1L160;
UD1_q_a[31]_PORT_A_data_in_reg = DFFE(UD1_q_a[31]_PORT_A_data_in, UD1_q_a[31]_clock_0, , , UD1_q_a[31]_clock_enable_0);
UD1_q_a[31]_PORT_A_address = BUS(HD1L116, HD1L117, HD1L118, HD1L119, HD1L120, HD1L121, HD1L122, HD1L123);
UD1_q_a[31]_PORT_A_address_reg = DFFE(UD1_q_a[31]_PORT_A_address, UD1_q_a[31]_clock_0, , , UD1_q_a[31]_clock_enable_0);
UD1_q_a[31]_PORT_A_write_enable = HD1L161;
UD1_q_a[31]_PORT_A_write_enable_reg = DFFE(UD1_q_a[31]_PORT_A_write_enable, UD1_q_a[31]_clock_0, , , UD1_q_a[31]_clock_enable_0);
UD1_q_a[31]_PORT_A_read_enable = !HD1L161;
UD1_q_a[31]_PORT_A_read_enable_reg = DFFE(UD1_q_a[31]_PORT_A_read_enable, UD1_q_a[31]_clock_0, , , UD1_q_a[31]_clock_enable_0);
UD1_q_a[31]_PORT_A_byte_mask = HD1L127;
UD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(UD1_q_a[31]_PORT_A_byte_mask, UD1_q_a[31]_clock_0, , , UD1_q_a[31]_clock_enable_0);
UD1_q_a[31]_clock_0 = CLOCK_50;
UD1_q_a[31]_clock_enable_0 = HD1_ociram_reset_req;
UD1_q_a[31]_PORT_A_data_out = MEMORY(UD1_q_a[31]_PORT_A_data_in_reg, , UD1_q_a[31]_PORT_A_address_reg, , UD1_q_a[31]_PORT_A_write_enable_reg, UD1_q_a[31]_PORT_A_read_enable_reg, , , UD1_q_a[31]_PORT_A_byte_mask_reg, , UD1_q_a[31]_clock_0, , UD1_q_a[31]_clock_enable_0, , , , , );
UD1_q_a[31] = UD1_q_a[31]_PORT_A_data_out[0];


--HD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

HD1_MonDReg[10] = DFFEAS(KD1_jdo[13], CLOCK_50,  ,  , HD1L50, UD1_q_a[10],  , HD1L58, !KD1_take_action_ocimem_b);


--S1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
S1L34_adder_eqn = ( !MB1_counter_reg_bit[1] ) + ( GND ) + ( S1L31 );
S1L34 = SUM(S1L34_adder_eqn);

--S1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
S1L35_adder_eqn = ( !MB1_counter_reg_bit[1] ) + ( GND ) + ( S1L31 );
S1L35 = CARRY(S1L35_adder_eqn);


--S1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
S1L38_adder_eqn = ( !MB1_counter_reg_bit[2] ) + ( GND ) + ( S1L35 );
S1L38 = SUM(S1L38_adder_eqn);

--S1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
S1L39_adder_eqn = ( !MB1_counter_reg_bit[2] ) + ( GND ) + ( S1L35 );
S1L39 = CARRY(S1L39_adder_eqn);


--S1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
S1L42_adder_eqn = ( !MB1_counter_reg_bit[3] ) + ( GND ) + ( S1L39 );
S1L42 = SUM(S1L42_adder_eqn);

--S1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
S1L43_adder_eqn = ( !MB1_counter_reg_bit[3] ) + ( GND ) + ( S1L39 );
S1L43 = CARRY(S1L43_adder_eqn);


--HD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

HD1_MonDReg[17] = DFFEAS(KD1_jdo[20], CLOCK_50,  ,  , HD1L50, UD1_q_a[17],  , HD1L58, !KD1_take_action_ocimem_b);


--S1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
S1L46_adder_eqn = ( !MB1_counter_reg_bit[4] ) + ( GND ) + ( S1L43 );
S1L46 = SUM(S1L46_adder_eqn);

--S1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
S1L47_adder_eqn = ( !MB1_counter_reg_bit[4] ) + ( GND ) + ( S1L43 );
S1L47 = CARRY(S1L47_adder_eqn);


--S1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
S1L50_adder_eqn = ( !MB1_counter_reg_bit[5] ) + ( GND ) + ( S1L47 );
S1L50 = SUM(S1L50_adder_eqn);

--S1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
S1L51_adder_eqn = ( !MB1_counter_reg_bit[5] ) + ( GND ) + ( S1L47 );
S1L51 = CARRY(S1L51_adder_eqn);


--S1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
S1L54_adder_eqn = ( !JB1_b_full ) + ( VCC ) + ( S1L51 );
S1L54 = SUM(S1L54_adder_eqn);


--HD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

HD1_MonDReg[21] = DFFEAS(KD1_jdo[24], CLOCK_50,  ,  , HD1L50, UD1_q_a[21],  , HD1L58, !KD1_take_action_ocimem_b);


--HD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

HD1_MonDReg[6] = DFFEAS(KD1_jdo[9], CLOCK_50,  ,  , HD1L50, UD1_q_a[6],  , HD1L58, !KD1_take_action_ocimem_b);


--HD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

HD1_MonDReg[7] = DFFEAS(KD1_jdo[10], CLOCK_50,  ,  , HD1L50, UD1_q_a[7],  , HD1L58, !KD1_take_action_ocimem_b);


--YC1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

YC1_break_readreg[17] = DFFEAS(KD1_jdo[17], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--sw_d1[1] is sw_d1[1]
--register power-up is low

sw_d1[1] = DFFEAS(SW[1], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[2] is sw_d1[2]
--register power-up is low

sw_d1[2] = DFFEAS(SW[2], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[3] is sw_d1[3]
--register power-up is low

sw_d1[3] = DFFEAS(SW[3], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--AB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

AB1_td_shift[8] = AMPP_FUNCTION(A1L136, AB1L79, !A1L128, !A1L134, AB1L57);


--sw_d1[4] is sw_d1[4]
--register power-up is low

sw_d1[4] = DFFEAS(SW[4], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[5] is sw_d1[5]
--register power-up is low

sw_d1[5] = DFFEAS(SW[5], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[6] is sw_d1[6]
--register power-up is low

sw_d1[6] = DFFEAS(SW[6], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[7] is sw_d1[7]
--register power-up is low

sw_d1[7] = DFFEAS(SW[7], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--KB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[2]_PORT_A_data_in = PC1_d_writedata[2];
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , );
KB1_q_b[2]_PORT_A_address = BUS(LB2_counter_reg_bit[0], LB2_counter_reg_bit[1], LB2_counter_reg_bit[2], LB2_counter_reg_bit[3], LB2_counter_reg_bit[4], LB2_counter_reg_bit[5]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , );
KB1_q_b[2]_PORT_B_address = BUS(LB1_counter_reg_bit[0], LB1_counter_reg_bit[1], LB1_counter_reg_bit[2], LB1_counter_reg_bit[3], LB1_counter_reg_bit[4], LB1_counter_reg_bit[5]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = S1_fifo_wr;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , );
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = CLOCK_50;
KB1_q_b[2]_clock_1 = CLOCK_50;
KB1_q_b[2]_clock_enable_0 = S1_fifo_wr;
KB1_q_b[2]_clock_enable_1 = S1L85;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, , , KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , , , );
KB1_q_b[2] = KB1_q_b[2]_PORT_B_data_out[0];


--AB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

AB1_count[4] = AMPP_FUNCTION(A1L136, AB1_count[3], !A1L128, !A1L134, AB1L57);


--YC1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

YC1_break_readreg[5] = DFFEAS(KD1_jdo[5], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--YC1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

YC1_break_readreg[28] = DFFEAS(KD1_jdo[28], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

HD1_MonDReg[28] = DFFEAS(KD1_jdo[31], CLOCK_50,  ,  , HD1L50, UD1_q_a[28],  , HD1L58, !KD1_take_action_ocimem_b);


--YC1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

YC1_break_readreg[29] = DFFEAS(KD1_jdo[29], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

HD1_MonDReg[30] = DFFEAS(KD1_jdo[33], CLOCK_50,  ,  , HD1L50, UD1_q_a[30],  , HD1L58, !KD1_take_action_ocimem_b);


--YC1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

YC1_break_readreg[30] = DFFEAS(KD1_jdo[30], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--YC1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

YC1_break_readreg[31] = DFFEAS(KD1_jdo[31], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--HD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

HD1_MonDReg[31] = DFFEAS(KD1_jdo[34], CLOCK_50,  ,  , HD1L50, UD1_q_a[31],  , HD1L58, !KD1_take_action_ocimem_b);


--cntr[18] is cntr[18]
--register power-up is low

cntr[18] = DFFEAS(A1L26, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L30 is Add0~29
A1L30_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add0~30
A1L31_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L31 = CARRY(A1L31_adder_eqn);


--LD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

LD1_sr[23] = DFFEAS(LD1L86, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--YC1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

YC1_break_readreg[21] = DFFEAS(KD1_jdo[21], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--YC1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

YC1_break_readreg[18] = DFFEAS(KD1_jdo[18], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--LD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

LD1_sr[16] = DFFEAS(LD1L87, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--KB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[3]_PORT_A_data_in = PC1_d_writedata[3];
KB1_q_b[3]_PORT_A_data_in_reg = DFFE(KB1_q_b[3]_PORT_A_data_in, KB1_q_b[3]_clock_0, , , );
KB1_q_b[3]_PORT_A_address = BUS(LB2_counter_reg_bit[0], LB2_counter_reg_bit[1], LB2_counter_reg_bit[2], LB2_counter_reg_bit[3], LB2_counter_reg_bit[4], LB2_counter_reg_bit[5]);
KB1_q_b[3]_PORT_A_address_reg = DFFE(KB1_q_b[3]_PORT_A_address, KB1_q_b[3]_clock_0, , , );
KB1_q_b[3]_PORT_B_address = BUS(LB1_counter_reg_bit[0], LB1_counter_reg_bit[1], LB1_counter_reg_bit[2], LB1_counter_reg_bit[3], LB1_counter_reg_bit[4], LB1_counter_reg_bit[5]);
KB1_q_b[3]_PORT_B_address_reg = DFFE(KB1_q_b[3]_PORT_B_address, KB1_q_b[3]_clock_1, , , KB1_q_b[3]_clock_enable_1);
KB1_q_b[3]_PORT_A_write_enable = S1_fifo_wr;
KB1_q_b[3]_PORT_A_write_enable_reg = DFFE(KB1_q_b[3]_PORT_A_write_enable, KB1_q_b[3]_clock_0, , , );
KB1_q_b[3]_PORT_B_read_enable = VCC;
KB1_q_b[3]_PORT_B_read_enable_reg = DFFE(KB1_q_b[3]_PORT_B_read_enable, KB1_q_b[3]_clock_1, , , KB1_q_b[3]_clock_enable_1);
KB1_q_b[3]_clock_0 = CLOCK_50;
KB1_q_b[3]_clock_1 = CLOCK_50;
KB1_q_b[3]_clock_enable_0 = S1_fifo_wr;
KB1_q_b[3]_clock_enable_1 = S1L85;
KB1_q_b[3]_PORT_B_data_out = MEMORY(KB1_q_b[3]_PORT_A_data_in_reg, , KB1_q_b[3]_PORT_A_address_reg, KB1_q_b[3]_PORT_B_address_reg, KB1_q_b[3]_PORT_A_write_enable_reg, , , KB1_q_b[3]_PORT_B_read_enable_reg, , , KB1_q_b[3]_clock_0, KB1_q_b[3]_clock_1, KB1_q_b[3]_clock_enable_0, KB1_q_b[3]_clock_enable_1, , , , );
KB1_q_b[3] = KB1_q_b[3]_PORT_B_data_out[0];


--AB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

AB1_count[3] = AMPP_FUNCTION(A1L136, AB1_count[2], !A1L128, !A1L134, AB1L57);


--LD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

LD1_sr[24] = DFFEAS(LD1L88, A1L162,  ,  , LD1L41,  ,  , LD1L42,  );


--LD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

LD1_sr[8] = DFFEAS(LD1L89, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--YC1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

YC1_break_readreg[6] = DFFEAS(KD1_jdo[6], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--cntr[17] is cntr[17]
--register power-up is low

cntr[17] = DFFEAS(A1L30, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L34 is Add0~33
A1L34_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add0~34
A1L35_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L35 = CARRY(A1L35_adder_eqn);


--YC1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

YC1_break_readreg[22] = DFFEAS(KD1_jdo[22], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--LD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

LD1_sr[14] = DFFEAS(LD1L90, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--LD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

LD1_sr[12] = DFFEAS(LD1L93, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--LD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

LD1_sr[13] = DFFEAS(LD1L94, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--LD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

LD1_sr[11] = DFFEAS(LD1L95, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--LD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

LD1_sr[9] = DFFEAS(LD1L96, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--LD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

LD1_sr[10] = DFFEAS(LD1L97, A1L162,  ,  , LD1L12,  ,  , LD1L11,  );


--YC1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

YC1_break_readreg[15] = DFFEAS(KD1_jdo[15], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--KB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[4]_PORT_A_data_in = PC1_d_writedata[4];
KB1_q_b[4]_PORT_A_data_in_reg = DFFE(KB1_q_b[4]_PORT_A_data_in, KB1_q_b[4]_clock_0, , , );
KB1_q_b[4]_PORT_A_address = BUS(LB2_counter_reg_bit[0], LB2_counter_reg_bit[1], LB2_counter_reg_bit[2], LB2_counter_reg_bit[3], LB2_counter_reg_bit[4], LB2_counter_reg_bit[5]);
KB1_q_b[4]_PORT_A_address_reg = DFFE(KB1_q_b[4]_PORT_A_address, KB1_q_b[4]_clock_0, , , );
KB1_q_b[4]_PORT_B_address = BUS(LB1_counter_reg_bit[0], LB1_counter_reg_bit[1], LB1_counter_reg_bit[2], LB1_counter_reg_bit[3], LB1_counter_reg_bit[4], LB1_counter_reg_bit[5]);
KB1_q_b[4]_PORT_B_address_reg = DFFE(KB1_q_b[4]_PORT_B_address, KB1_q_b[4]_clock_1, , , KB1_q_b[4]_clock_enable_1);
KB1_q_b[4]_PORT_A_write_enable = S1_fifo_wr;
KB1_q_b[4]_PORT_A_write_enable_reg = DFFE(KB1_q_b[4]_PORT_A_write_enable, KB1_q_b[4]_clock_0, , , );
KB1_q_b[4]_PORT_B_read_enable = VCC;
KB1_q_b[4]_PORT_B_read_enable_reg = DFFE(KB1_q_b[4]_PORT_B_read_enable, KB1_q_b[4]_clock_1, , , KB1_q_b[4]_clock_enable_1);
KB1_q_b[4]_clock_0 = CLOCK_50;
KB1_q_b[4]_clock_1 = CLOCK_50;
KB1_q_b[4]_clock_enable_0 = S1_fifo_wr;
KB1_q_b[4]_clock_enable_1 = S1L85;
KB1_q_b[4]_PORT_B_data_out = MEMORY(KB1_q_b[4]_PORT_A_data_in_reg, , KB1_q_b[4]_PORT_A_address_reg, KB1_q_b[4]_PORT_B_address_reg, KB1_q_b[4]_PORT_A_write_enable_reg, , , KB1_q_b[4]_PORT_B_read_enable_reg, , , KB1_q_b[4]_clock_0, KB1_q_b[4]_clock_1, KB1_q_b[4]_clock_enable_0, KB1_q_b[4]_clock_enable_1, , , , );
KB1_q_b[4] = KB1_q_b[4]_PORT_B_data_out[0];


--KB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[5]_PORT_A_data_in = PC1_d_writedata[5];
KB1_q_b[5]_PORT_A_data_in_reg = DFFE(KB1_q_b[5]_PORT_A_data_in, KB1_q_b[5]_clock_0, , , );
KB1_q_b[5]_PORT_A_address = BUS(LB2_counter_reg_bit[0], LB2_counter_reg_bit[1], LB2_counter_reg_bit[2], LB2_counter_reg_bit[3], LB2_counter_reg_bit[4], LB2_counter_reg_bit[5]);
KB1_q_b[5]_PORT_A_address_reg = DFFE(KB1_q_b[5]_PORT_A_address, KB1_q_b[5]_clock_0, , , );
KB1_q_b[5]_PORT_B_address = BUS(LB1_counter_reg_bit[0], LB1_counter_reg_bit[1], LB1_counter_reg_bit[2], LB1_counter_reg_bit[3], LB1_counter_reg_bit[4], LB1_counter_reg_bit[5]);
KB1_q_b[5]_PORT_B_address_reg = DFFE(KB1_q_b[5]_PORT_B_address, KB1_q_b[5]_clock_1, , , KB1_q_b[5]_clock_enable_1);
KB1_q_b[5]_PORT_A_write_enable = S1_fifo_wr;
KB1_q_b[5]_PORT_A_write_enable_reg = DFFE(KB1_q_b[5]_PORT_A_write_enable, KB1_q_b[5]_clock_0, , , );
KB1_q_b[5]_PORT_B_read_enable = VCC;
KB1_q_b[5]_PORT_B_read_enable_reg = DFFE(KB1_q_b[5]_PORT_B_read_enable, KB1_q_b[5]_clock_1, , , KB1_q_b[5]_clock_enable_1);
KB1_q_b[5]_clock_0 = CLOCK_50;
KB1_q_b[5]_clock_1 = CLOCK_50;
KB1_q_b[5]_clock_enable_0 = S1_fifo_wr;
KB1_q_b[5]_clock_enable_1 = S1L85;
KB1_q_b[5]_PORT_B_data_out = MEMORY(KB1_q_b[5]_PORT_A_data_in_reg, , KB1_q_b[5]_PORT_A_address_reg, KB1_q_b[5]_PORT_B_address_reg, KB1_q_b[5]_PORT_A_write_enable_reg, , , KB1_q_b[5]_PORT_B_read_enable_reg, , , KB1_q_b[5]_clock_0, KB1_q_b[5]_clock_1, KB1_q_b[5]_clock_enable_0, KB1_q_b[5]_clock_enable_1, , , , );
KB1_q_b[5] = KB1_q_b[5]_PORT_B_data_out[0];


--KB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[6]_PORT_A_data_in = PC1_d_writedata[6];
KB1_q_b[6]_PORT_A_data_in_reg = DFFE(KB1_q_b[6]_PORT_A_data_in, KB1_q_b[6]_clock_0, , , );
KB1_q_b[6]_PORT_A_address = BUS(LB2_counter_reg_bit[0], LB2_counter_reg_bit[1], LB2_counter_reg_bit[2], LB2_counter_reg_bit[3], LB2_counter_reg_bit[4], LB2_counter_reg_bit[5]);
KB1_q_b[6]_PORT_A_address_reg = DFFE(KB1_q_b[6]_PORT_A_address, KB1_q_b[6]_clock_0, , , );
KB1_q_b[6]_PORT_B_address = BUS(LB1_counter_reg_bit[0], LB1_counter_reg_bit[1], LB1_counter_reg_bit[2], LB1_counter_reg_bit[3], LB1_counter_reg_bit[4], LB1_counter_reg_bit[5]);
KB1_q_b[6]_PORT_B_address_reg = DFFE(KB1_q_b[6]_PORT_B_address, KB1_q_b[6]_clock_1, , , KB1_q_b[6]_clock_enable_1);
KB1_q_b[6]_PORT_A_write_enable = S1_fifo_wr;
KB1_q_b[6]_PORT_A_write_enable_reg = DFFE(KB1_q_b[6]_PORT_A_write_enable, KB1_q_b[6]_clock_0, , , );
KB1_q_b[6]_PORT_B_read_enable = VCC;
KB1_q_b[6]_PORT_B_read_enable_reg = DFFE(KB1_q_b[6]_PORT_B_read_enable, KB1_q_b[6]_clock_1, , , KB1_q_b[6]_clock_enable_1);
KB1_q_b[6]_clock_0 = CLOCK_50;
KB1_q_b[6]_clock_1 = CLOCK_50;
KB1_q_b[6]_clock_enable_0 = S1_fifo_wr;
KB1_q_b[6]_clock_enable_1 = S1L85;
KB1_q_b[6]_PORT_B_data_out = MEMORY(KB1_q_b[6]_PORT_A_data_in_reg, , KB1_q_b[6]_PORT_A_address_reg, KB1_q_b[6]_PORT_B_address_reg, KB1_q_b[6]_PORT_A_write_enable_reg, , , KB1_q_b[6]_PORT_B_read_enable_reg, , , KB1_q_b[6]_clock_0, KB1_q_b[6]_clock_1, KB1_q_b[6]_clock_enable_0, KB1_q_b[6]_clock_enable_1, , , , );
KB1_q_b[6] = KB1_q_b[6]_PORT_B_data_out[0];


--AB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

AB1_count[2] = AMPP_FUNCTION(A1L136, AB1_count[1], !A1L128, !A1L134, AB1L57);


--YC1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

YC1_break_readreg[23] = DFFEAS(KD1_jdo[23], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--YC1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

YC1_break_readreg[7] = DFFEAS(KD1_jdo[7], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--cntr[16] is cntr[16]
--register power-up is low

cntr[16] = DFFEAS(A1L34, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L38 is Add0~37
A1L38_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add0~38
A1L39_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L39 = CARRY(A1L39_adder_eqn);


--YC1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

YC1_break_readreg[13] = DFFEAS(KD1_jdo[13], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--YC1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

YC1_break_readreg[14] = DFFEAS(KD1_jdo[14], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--YC1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

YC1_break_readreg[11] = DFFEAS(KD1_jdo[11], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--YC1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

YC1_break_readreg[12] = DFFEAS(KD1_jdo[12], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--YC1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

YC1_break_readreg[10] = DFFEAS(KD1_jdo[10], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--YC1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

YC1_break_readreg[8] = DFFEAS(KD1_jdo[8], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--YC1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

YC1_break_readreg[9] = DFFEAS(KD1_jdo[9], CLOCK_50,  ,  , YC1L28,  ,  , YC1L29,  );


--cntr[15] is cntr[15]
--register power-up is low

cntr[15] = DFFEAS(A1L38, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L42 is Add0~41
A1L42_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add0~42
A1L43_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L43 = CARRY(A1L43_adder_eqn);


--cntr[14] is cntr[14]
--register power-up is low

cntr[14] = DFFEAS(A1L42, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L46 is Add0~45
A1L46_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add0~46
A1L47_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L47 = CARRY(A1L47_adder_eqn);


--cntr[13] is cntr[13]
--register power-up is low

cntr[13] = DFFEAS(A1L46, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L50 is Add0~49
A1L50_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add0~50
A1L51_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L51 = CARRY(A1L51_adder_eqn);


--cntr[12] is cntr[12]
--register power-up is low

cntr[12] = DFFEAS(A1L50, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L54 is Add0~53
A1L54_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add0~54
A1L55_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L55 = CARRY(A1L55_adder_eqn);


--cntr[11] is cntr[11]
--register power-up is low

cntr[11] = DFFEAS(A1L54, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L58 is Add0~57
A1L58_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add0~58
A1L59_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L59 = CARRY(A1L59_adder_eqn);


--cntr[10] is cntr[10]
--register power-up is low

cntr[10] = DFFEAS(A1L58, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L62 is Add0~61
A1L62_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L62 = SUM(A1L62_adder_eqn);

--A1L63 is Add0~62
A1L63_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L63 = CARRY(A1L63_adder_eqn);


--cntr[9] is cntr[9]
--register power-up is low

cntr[9] = DFFEAS(A1L62, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L66 is Add0~65
A1L66_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add0~66
A1L67_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L67 = CARRY(A1L67_adder_eqn);


--cntr[8] is cntr[8]
--register power-up is low

cntr[8] = DFFEAS(A1L66, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L70 is Add0~69
A1L70_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add0~70
A1L71_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L71 = CARRY(A1L71_adder_eqn);


--cntr[7] is cntr[7]
--register power-up is low

cntr[7] = DFFEAS(A1L70, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L74 is Add0~73
A1L74_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add0~74
A1L75_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L75 = CARRY(A1L75_adder_eqn);


--cntr[6] is cntr[6]
--register power-up is low

cntr[6] = DFFEAS(A1L74, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L78 is Add0~77
A1L78_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add0~78
A1L79_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L79 = CARRY(A1L79_adder_eqn);


--cntr[5] is cntr[5]
--register power-up is low

cntr[5] = DFFEAS(A1L78, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L82 is Add0~81
A1L82_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add0~82
A1L83_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L83 = CARRY(A1L83_adder_eqn);


--cntr[4] is cntr[4]
--register power-up is low

cntr[4] = DFFEAS(A1L82, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L86 is Add0~85
A1L86_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add0~86
A1L87_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L87 = CARRY(A1L87_adder_eqn);


--cntr[3] is cntr[3]
--register power-up is low

cntr[3] = DFFEAS(A1L86, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L90 is Add0~89
A1L90_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add0~90
A1L91_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L91 = CARRY(A1L91_adder_eqn);


--cntr[2] is cntr[2]
--register power-up is low

cntr[2] = DFFEAS(A1L90, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L94 is Add0~93
A1L94_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add0~94
A1L95_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L95 = CARRY(A1L95_adder_eqn);


--cntr[1] is cntr[1]
--register power-up is low

cntr[1] = DFFEAS(A1L94, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L98 is Add0~97
A1L98_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add0~98
A1L99_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L99 = CARRY(A1L99_adder_eqn);


--cntr[0] is cntr[0]
--register power-up is low

cntr[0] = DFFEAS(A1L98, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--HD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8
HD1L93 = ( !HD1_jtag_ram_rd_d1 & ( (!KD1_take_action_ocimem_b & (!HD1_MonAReg[3] & (HD1_MonAReg[4] & (!HD1_MonAReg[2])))) # (KD1_take_action_ocimem_b & ((((KD1_jdo[32]))))) ) ) # ( HD1_jtag_ram_rd_d1 & ( (((!KD1_take_action_ocimem_b & (UD1_q_a[29])) # (KD1_take_action_ocimem_b & ((KD1_jdo[32]))))) ) );


--HD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12
HD1L97 = ( !HD1_jtag_ram_rd_d1 & ( (!KD1_take_action_ocimem_b & (HD1_MonAReg[3] & (!HD1_MonAReg[4] & (!HD1_MonAReg[2])))) # (KD1_take_action_ocimem_b & ((((KD1_jdo[21]))))) ) ) # ( HD1_jtag_ram_rd_d1 & ( (((!KD1_take_action_ocimem_b & (UD1_q_a[18])) # (KD1_take_action_ocimem_b & ((KD1_jdo[21]))))) ) );


--HD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16
HD1L101 = ( !HD1_jtag_ram_rd_d1 & ( (!KD1_take_action_ocimem_b & (!HD1_MonAReg[3] & (!HD1_MonAReg[4] & (!HD1_MonAReg[2])))) # (KD1_take_action_ocimem_b & ((((KD1_jdo[8]))))) ) ) # ( HD1_jtag_ram_rd_d1 & ( (((!KD1_take_action_ocimem_b & (UD1_q_a[5])) # (KD1_take_action_ocimem_b & ((KD1_jdo[8]))))) ) );


--HD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~20
HD1L69 = ( !HD1_jtag_ram_rd_d1 & ( (!KD1_take_action_ocimem_b & (!HD1_MonAReg[3] & (!HD1_MonAReg[4] $ ((HD1_MonAReg[2]))))) # (KD1_take_action_ocimem_b & ((((KD1_jdo[18]))))) ) ) # ( HD1_jtag_ram_rd_d1 & ( (((!KD1_take_action_ocimem_b & (UD1_q_a[15])) # (KD1_take_action_ocimem_b & ((KD1_jdo[18]))))) ) );


--JB2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
JB2L9 = ( !JB2_b_non_empty & ( (((AB1L50Q))) # (JB2_b_full) ) ) # ( JB2_b_non_empty & ( (((!VB1L28) # ((!S1L74) # (!VB1L27))) # (JB2L2)) # (JB2_b_full) ) );


--PC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~9
PC1L946 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[22])))) # (PC1L945))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[22])))) # (PC1L945))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte3_data[6]))))) ) );


--PC1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~13
PC1L941 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[21])))) # (PC1L940))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[21])))) # (PC1L940))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte3_data[5]))))) ) );


--PC1L936 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~17
PC1L936 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[20])))) # (PC1L935))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[20])))) # (PC1L935))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte3_data[4]))))) ) );


--PC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~21
PC1L931 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[19])))) # (PC1L930))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[19])))) # (PC1L930))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte3_data[3]))))) ) );


--PC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~25
PC1L926 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[18])))) # (PC1L925))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[18])))) # (PC1L925))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte3_data[2]))))) ) );


--PC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~29
PC1L921 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[17])))) # (PC1L920))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[17])))) # (PC1L920))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte3_data[1]))))) ) );


--PC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~33
PC1L916 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[16])))) # (PC1L915))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[16])))) # (PC1L915))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte3_data[0]))))) ) );


--PC1L902 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~9
PC1L902 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[15])))) # (PC1L901))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[15])))) # (PC1L901))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte2_data[7]))))) ) );


--PC1L897 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~13
PC1L897 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[14])))) # (PC1L896))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[14])))) # (PC1L896))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte2_data[6]))))) ) );


--PC1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~17
PC1L892 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[13])))) # (PC1L891))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[13])))) # (PC1L891))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte2_data[5]))))) ) );


--PC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~21
PC1L887 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[12])))) # (PC1L886))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[12])))) # (PC1L886))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte2_data[4]))))) ) );


--PC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~25
PC1L880 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[10])))) # (PC1L879))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[10])))) # (PC1L879))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte2_data[2]))))) ) );


--PC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~29
PC1L875 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[9])))) # (PC1L874))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[9])))) # (PC1L874))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte2_data[1]))))) ) );


--PC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~33
PC1L870 = ( !PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[8])))) # (PC1L869))) # (PC1_av_ld_aligning_data & ((((PC1L839))))) ) ) # ( PC1L664 & ( (!PC1_av_ld_aligning_data & (((QB3L1 & ((VD1_q_a[8])))) # (PC1L869))) # (PC1_av_ld_aligning_data & ((((PC1_av_ld_byte2_data[0]))))) ) );


--SC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
SC1L54 = ( !SC1_read & ( (!UB3_mem_used[1] & (UB3L16 & (((PB1L7 & SB1_saved_grant[0])) # (SB1L53)))) ) ) # ( SC1_read & ( (((HD1_waitrequest))) ) );


--SC1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
SC1L92 = ( !SC1_write & ( (!UB3_mem_used[1] & (T1L4 & (SB1_saved_grant[0] & ((PB1L7) # (SB1L53))))) ) ) # ( SC1_write & ( (((HD1_waitrequest))) ) );


--PC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
PC1L745 = ( !PC1_D_iw[14] & ( (!PC1_D_iw[13] & (PC1_D_iw[12] & (!PC1_D_iw[16] & (!PC1_D_iw[11] & PC1L548)))) ) ) # ( PC1_D_iw[14] & ( (!PC1_D_iw[13] & (PC1_D_iw[12] & (PC1_D_iw[15] & (!PC1_D_iw[11] & PC1L548)))) ) );


--AB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
AB1L45 = AMPP_FUNCTION(!A1L129, !A1L139, !A1L132, !A1L134, !AB1_state, !A1L137, !A1L130);


--PC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
PC1L798 = ( !PC1_R_ctrl_rd_ctl_reg & ( (!PC1_R_ctrl_ld & (((!PC1_R_ctrl_br_cmp & ((PC1_W_alu_result[0]))) # (PC1_R_ctrl_br_cmp & (PC1_W_cmp_result))))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte0_data[0])))) ) ) # ( PC1_R_ctrl_rd_ctl_reg & ( (!PC1_R_ctrl_ld & (((!PC1_R_ctrl_br_cmp & ((PC1_W_control_rd_data[0]))) # (PC1_R_ctrl_br_cmp & (PC1_W_cmp_result))))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte0_data[0])))) ) );


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--SW[8] is SW[8]
SW[8] = INPUT();


--SW[9] is SW[9]
SW[9] = INPUT();


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(cntr[24]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(T1_data_out[0]);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(T1_data_out[1]);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(T1_data_out[2]);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(T1_data_out[3]);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(T1_data_out[4]);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(T1_data_out[5]);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(T1_data_out[6]);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(T1_data_out[7]);


--LEDR[9] is LEDR[9]
LEDR[9] = OUTPUT(A1L216);


--A1L133 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L133 = INPUT();


--A1L138 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L138 = OUTPUT(AB1_adapted_tdo);


--A1L131 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L131 = OUTPUT(A1L130);


--A1L163 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L163 = INPUT();


--A1L159 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L159 = INPUT();


--A1L156 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L156 = INPUT();


--A1L148 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L148 = INPUT();


--A1L152 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L152 = INPUT();


--A1L150 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L150 = INPUT();


--A1L158 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L158 = INPUT();


--A1L147 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L147 = INPUT();


--A1L157 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L157 = INPUT();


--A1L149 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L149 = INPUT();


--A1L153 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L153 = INPUT();


--A1L151 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L151 = INPUT();


--A1L161 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L161 = INPUT();


--A1L140 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L140 = INPUT();


--A1L165 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L165 = OUTPUT(LD1_sr[0]);


--A1L144 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L144 = OUTPUT(LD1_ir_out[0]);


--A1L145 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L145 = OUTPUT(LD1_ir_out[1]);


--T1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0]
--register power-up is low

T1_data_out[0] = DFFEAS(PC1_d_writedata[0], CLOCK_50, !X1_r_sync_rst,  , T1L3,  ,  ,  ,  );


--T1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1]
--register power-up is low

T1_data_out[1] = DFFEAS(PC1_d_writedata[1], CLOCK_50, !X1_r_sync_rst,  , T1L3,  ,  ,  ,  );


--T1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2]
--register power-up is low

T1_data_out[2] = DFFEAS(PC1_d_writedata[2], CLOCK_50, !X1_r_sync_rst,  , T1L3,  ,  ,  ,  );


--T1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3]
--register power-up is low

T1_data_out[3] = DFFEAS(PC1_d_writedata[3], CLOCK_50, !X1_r_sync_rst,  , T1L3,  ,  ,  ,  );


--T1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4]
--register power-up is low

T1_data_out[4] = DFFEAS(PC1_d_writedata[4], CLOCK_50, !X1_r_sync_rst,  , T1L3,  ,  ,  ,  );


--T1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5]
--register power-up is low

T1_data_out[5] = DFFEAS(PC1_d_writedata[5], CLOCK_50, !X1_r_sync_rst,  , T1L3,  ,  ,  ,  );


--T1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6]
--register power-up is low

T1_data_out[6] = DFFEAS(PC1_d_writedata[6], CLOCK_50, !X1_r_sync_rst,  , T1L3,  ,  ,  ,  );


--T1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7]
--register power-up is low

T1_data_out[7] = DFFEAS(PC1_d_writedata[7], CLOCK_50, !X1_r_sync_rst,  , T1L3,  ,  ,  ,  );


--AB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

AB1_adapted_tdo = AMPP_FUNCTION(!A1L136, AB1_td_shift[0], !A1L128);


--A1L130 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L130 = INPUT();


--LD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

LD1_sr[0] = DFFEAS(LD1L56, A1L162,  ,  ,  ,  ,  ,  ,  );


--LD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

LD1_ir_out[0] = DFFEAS(ND3_dreg[0], A1L162,  ,  ,  ,  ,  ,  ,  );


--LD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

LD1_ir_out[1] = DFFEAS(ND2_dreg[0], A1L162,  ,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--key0_d3 is key0_d3
--register power-up is low

key0_d3 = DFFEAS(key0_d2, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

PC1_d_writedata[0] = DFFEAS(VC2_q_b[0], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

X1_r_sync_rst = DFFEAS(X1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
YB1L2 = ( !PC1_W_alu_result[10] & ( !PC1_W_alu_result[11] & ( (!PC1_W_alu_result[6] & (!PC1_W_alu_result[7] & (!PC1_W_alu_result[8] & !PC1_W_alu_result[9]))) ) ) );


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1
YB1L3 = ( PC1_W_alu_result[16] & ( (PC1_W_alu_result[12] & (!PC1_W_alu_result[13] & (!PC1_W_alu_result[14] & !PC1_W_alu_result[15]))) ) );


--AB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

AB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !X1_r_sync_rst);


--VB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]
--register power-up is low

VB6_wait_latency_counter[1] = DFFEAS(VB6L17, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L1 is nios_system:u0|nios_system_leds:leds|always0~0
T1L1 = (AB1_rst1 & !VB6_wait_latency_counter[1]);


--VB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]
--register power-up is low

VB6_wait_latency_counter[0] = DFFEAS(VB6L18, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

UB6_mem_used[1] = DFFEAS(UB6L8, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

PC1_d_write = DFFEAS(PC1_E_st_stall, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

XB1_write_accepted = DFFEAS(XB1L12, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L2 is nios_system:u0|nios_system_leds:leds|always0~1
T1L2 = ( PC1_d_write & ( !XB1_write_accepted & ( (!VB6_wait_latency_counter[0] & (!UB6_mem_used[1] & (!PC1_W_alu_result[3] & !PC1_W_alu_result[2]))) ) ) );


--T1L3 is nios_system:u0|nios_system_leds:leds|always0~2
T1L3 = ( T1L1 & ( T1L2 & ( (!PC1_W_alu_result[5] & (!PC1_W_alu_result[4] & (YB1L2 & YB1L3))) ) ) );


--PC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

PC1_d_writedata[1] = DFFEAS(VC2_q_b[1], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

PC1_d_writedata[2] = DFFEAS(VC2_q_b[2], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

PC1_d_writedata[3] = DFFEAS(VC2_q_b[3], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

PC1_d_writedata[4] = DFFEAS(VC2_q_b[4], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

PC1_d_writedata[5] = DFFEAS(VC2_q_b[5], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

PC1_d_writedata[6] = DFFEAS(VC2_q_b[6], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

PC1_d_writedata[7] = DFFEAS(VC2_q_b[7], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--A1L136 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L136 = INPUT();


--A1L128 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L128 = INPUT();


--A1L155 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L155 = INPUT();


--A1L166 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L166 = INPUT();


--A1L141 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L141 = INPUT();


--JD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
JD1L2 = (A1L155 & (!A1L166 & A1L141));


--A1L146 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L146 = INPUT();


--LD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
LD1L54 = (LD1_sr[0] & (((!A1L141) # (!A1L146)) # (A1L166)));


--ND3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

ND3_dreg[0] = DFFEAS(ND3_din_s1, A1L162,  ,  ,  ,  ,  ,  ,  );


--A1L142 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L142 = INPUT();


--A1L143 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L143 = INPUT();


--LD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
LD1L55 = ( !A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & (A1L146 & ND3_dreg[0]))) ) ) );


--LD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

LD1_DRsize.000 = DFFEAS(VCC, A1L162,  ,  , JD1_virtual_state_uir,  ,  ,  ,  );


--A1L164 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L164 = INPUT();


--LD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
LD1L56 = ( LD1_DRsize.000 & ( A1L164 & ( (!JD1L2 & (((LD1L55)) # (LD1L54))) # (JD1L2 & (((LD1_sr[1])))) ) ) ) # ( !LD1_DRsize.000 & ( A1L164 & ( ((LD1L55) # (LD1L54)) # (JD1L2) ) ) ) # ( LD1_DRsize.000 & ( !A1L164 & ( (!JD1L2 & (((LD1L55)) # (LD1L54))) # (JD1L2 & (((LD1_sr[1])))) ) ) ) # ( !LD1_DRsize.000 & ( !A1L164 & ( (!JD1L2 & ((LD1L55) # (LD1L54))) ) ) );


--A1L162 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L162 = INPUT();


--ND2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

ND2_dreg[0] = DFFEAS(ND2_din_s1, A1L162,  ,  ,  ,  ,  ,  ,  );


--key0_d2 is key0_d2
--register power-up is low

key0_d2 = DFFEAS(key0_d1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

X1_altera_reset_synchronizer_int_chain[4] = DFFEAS(X1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

X1_r_sync_rst_chain[1] = DFFEAS(X1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0
X1L1 = ((X1_r_sync_rst & !X1_r_sync_rst_chain[1])) # (X1_altera_reset_synchronizer_int_chain[4]);


--PC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

PC1_R_ctrl_shift_rot = DFFEAS(PC1L248, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

PC1_R_ctrl_logic = DFFEAS(PC1L231, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

PC1_R_logic_op[1] = DFFEAS(PC1L301, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

PC1_R_logic_op[0] = DFFEAS(PC1L300, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

PC1_E_src1[5] = DFFEAS(PC1L706, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0
PC1L359 = (!PC1_E_src1[5] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[5])) # (PC1_R_logic_op[1] & ((PC1_E_src2[5]))))) # (PC1_E_src1[5] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[5])))));


--PC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0
PC1L316 = ( PC1L62 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L359)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[5])))) ) ) # ( !PC1L62 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L359)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[5])))) ) );


--PC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

PC1_R_ctrl_rd_ctl_reg = DFFEAS(PC1_D_op_rdctl, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

PC1_R_ctrl_br_cmp = DFFEAS(PC1L208, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
PC1L343 = (PC1_R_ctrl_br_cmp) # (PC1_R_ctrl_rd_ctl_reg);


--PC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

PC1_E_src2[4] = DFFEAS(PC1L741, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

PC1_E_src1[4] = DFFEAS(PC1L705, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1
PC1L358 = (!PC1_E_src2[4] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[4])) # (PC1_R_logic_op[1] & ((PC1_E_src1[4]))))) # (PC1_E_src2[4] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[4])))));


--PC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2
PC1L315 = ( PC1L66 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L358)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[4])))) ) ) # ( !PC1L66 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L358)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[4])))) ) );


--PC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

PC1_E_src1[6] = DFFEAS(PC1L707, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~2
PC1L360 = (!PC1_E_src1[6] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[6])) # (PC1_R_logic_op[1] & ((PC1_E_src2[6]))))) # (PC1_E_src1[6] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[6])))));


--PC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~3
PC1L317 = ( PC1L70 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L360)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[6])))) ) ) # ( !PC1L70 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L360)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[6])))) ) );


--PC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

PC1_E_src1[7] = DFFEAS(PC1L708, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~3
PC1L361 = (!PC1_E_src1[7] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[7])) # (PC1_R_logic_op[1] & ((PC1_E_src2[7]))))) # (PC1_E_src1[7] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[7])))));


--PC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~4
PC1L318 = ( PC1L74 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L361)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[7])))) ) ) # ( !PC1L74 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L361)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[7])))) ) );


--PC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

PC1_E_src1[8] = DFFEAS(PC1L709, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~4
PC1L362 = (!PC1_E_src1[8] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[8])) # (PC1_R_logic_op[1] & ((PC1_E_src2[8]))))) # (PC1_E_src1[8] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[8])))));


--PC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~5
PC1L319 = ( PC1L78 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L362)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[8])))) ) ) # ( !PC1L78 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L362)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[8])))) ) );


--PC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

PC1_E_src1[9] = DFFEAS(PC1L710, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~5
PC1L363 = (!PC1_E_src1[9] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[9])) # (PC1_R_logic_op[1] & ((PC1_E_src2[9]))))) # (PC1_E_src1[9] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[9])))));


--PC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~6
PC1L320 = ( PC1L82 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L363)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[9])))) ) ) # ( !PC1L82 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L363)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[9])))) ) );


--PC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

PC1_E_src1[10] = DFFEAS(PC1L711, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~6
PC1L364 = (!PC1_E_src1[10] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[10])) # (PC1_R_logic_op[1] & ((PC1_E_src2[10]))))) # (PC1_E_src1[10] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[10])))));


--PC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~7
PC1L321 = ( PC1L86 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L364)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[10])))) ) ) # ( !PC1L86 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L364)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[10])))) ) );


--PC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

PC1_E_src1[11] = DFFEAS(PC1L712, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~7
PC1L365 = (!PC1_E_src1[11] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[11])) # (PC1_R_logic_op[1] & ((PC1_E_src2[11]))))) # (PC1_E_src1[11] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[11])))));


--PC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~8
PC1L322 = ( PC1L90 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L365)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[11])))) ) ) # ( !PC1L90 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L365)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[11])))) ) );


--PC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

PC1_E_src1[12] = DFFEAS(PC1L713, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~8
PC1L366 = (!PC1_E_src1[12] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[12])) # (PC1_R_logic_op[1] & ((PC1_E_src2[12]))))) # (PC1_E_src1[12] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[12])))));


--PC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~9
PC1L323 = ( PC1L94 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L366)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[12])))) ) ) # ( !PC1L94 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L366)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[12])))) ) );


--PC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

PC1_E_src1[13] = DFFEAS(PC1L714, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~9
PC1L367 = (!PC1_E_src1[13] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[13])) # (PC1_R_logic_op[1] & ((PC1_E_src2[13]))))) # (PC1_E_src1[13] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[13])))));


--PC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~10
PC1L324 = ( PC1L98 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L367)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[13])))) ) ) # ( !PC1L98 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L367)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[13])))) ) );


--PC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

PC1_E_src1[14] = DFFEAS(PC1L715, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10
PC1L368 = (!PC1_E_src1[14] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[14])) # (PC1_R_logic_op[1] & ((PC1_E_src2[14]))))) # (PC1_E_src1[14] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[14])))));


--PC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11
PC1L325 = ( PC1L102 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L368)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[14])))) ) ) # ( !PC1L102 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L368)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[14])))) ) );


--PC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

PC1_E_src1[15] = DFFEAS(PC1L716, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11
PC1L369 = (!PC1_E_src1[15] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[15])) # (PC1_R_logic_op[1] & ((PC1_E_src2[15]))))) # (PC1_E_src1[15] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[15])))));


--PC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12
PC1L326 = ( PC1L106 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L369)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[15])))) ) ) # ( !PC1L106 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L369)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[15])))) ) );


--PC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

PC1_E_src1[16] = DFFEAS(PC1L717, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~12
PC1L370 = (!PC1_E_src1[16] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src2[16])) # (PC1_R_logic_op[1] & ((PC1_E_src2[16]))))) # (PC1_E_src1[16] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src2[16])))));


--PC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~13
PC1L327 = ( PC1L110 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L370)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[16])))) ) ) # ( !PC1L110 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L370)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[16])))) ) );


--T1L4 is nios_system:u0|nios_system_leds:leds|always0~3
T1L4 = (PC1_d_write & !XB1_write_accepted);


--YB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~2
YB1L4 = (!PC1_W_alu_result[5] & (!PC1_W_alu_result[4] & (YB1L2 & YB1L3)));


--PC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

PC1_d_read = DFFEAS(PC1_d_read_nxt, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

XB1_read_accepted = DFFEAS(XB1L8, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
S1L69 = ( XB1_read_accepted & ( (PC1_d_write & (!XB1_write_accepted & AB1_rst1)) ) ) # ( !XB1_read_accepted & ( (AB1_rst1 & (((PC1_d_write & !XB1_write_accepted)) # (PC1_d_read))) ) );


--VB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~0
VB6L17 = ( YB1L4 & ( S1L69 & ( (!UB6_mem_used[1] & ((!VB6_wait_latency_counter[0] & ((VB6_wait_latency_counter[1]))) # (VB6_wait_latency_counter[0] & (T1L4 & !VB6_wait_latency_counter[1])))) ) ) );


--VB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1
VB6L18 = ( YB1L4 & ( S1L69 & ( (!VB6_wait_latency_counter[0] & (!UB6_mem_used[1] & ((!T1L4) # (VB6_wait_latency_counter[1])))) ) ) );


--TB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|m0_write~0
TB6L1 = (T1L4 & S1L69);


--TB6L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|m0_write~1
TB6L2 = ( YB1L3 & ( TB6L1 & ( (!UB6_mem_used[1] & (!PC1_W_alu_result[5] & (!PC1_W_alu_result[4] & YB1L2))) ) ) );


--T1L5 is nios_system:u0|nios_system_leds:leds|always0~4
T1L5 = ( YB1L2 & ( YB1L3 & ( (AB1_rst1 & (!VB6_wait_latency_counter[1] & (!PC1_W_alu_result[5] & !PC1_W_alu_result[4]))) ) ) );


--VB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]
--register power-up is low

VB6_read_latency_shift_reg[0] = DFFEAS(VB6L13, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

UB6_mem_used[0] = DFFEAS(UB6L4, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0
UB6L6 = (UB6_mem_used[1] & ((!VB6_read_latency_shift_reg[0]) # (!UB6_mem_used[0])));


--XB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
XB1L9 = (PC1_d_read & !XB1_read_accepted);


--UB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~1
UB6L7 = (XB1L9 & (!VB6_read_latency_shift_reg[0] & UB6_mem_used[0]));


--UB6L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~2
UB6L8 = ( UB6L7 & ( ((T1L5 & (!VB6_wait_latency_counter[0] $ (!TB6L2)))) # (UB6L6) ) ) # ( !UB6L7 & ( UB6L6 ) );


--PC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

PC1_E_src1[3] = DFFEAS(PC1L704, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

PC1_E_src2[3] = DFFEAS(PC1L740, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~13
PC1L357 = (!PC1_E_src1[3] & ((!PC1_E_src2[3] & (!PC1_R_logic_op[1] & !PC1_R_logic_op[0])) # (PC1_E_src2[3] & (PC1_R_logic_op[1])))) # (PC1_E_src1[3] & (!PC1_R_logic_op[1] $ (((!PC1_E_src2[3]) # (!PC1_R_logic_op[0])))));


--PC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~14
PC1L314 = ( PC1L114 & ( (!PC1_R_ctrl_shift_rot & (((!PC1_R_ctrl_logic) # (PC1L357)))) # (PC1_R_ctrl_shift_rot & (PC1_E_shift_rot_result[3])) ) ) # ( !PC1L114 & ( (!PC1_R_ctrl_shift_rot & (((PC1_R_ctrl_logic & PC1L357)))) # (PC1_R_ctrl_shift_rot & (PC1_E_shift_rot_result[3])) ) );


--PC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

PC1_E_src2[2] = DFFEAS(PC1L739, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

PC1_E_src1[2] = DFFEAS(PC1L703, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~14
PC1L356 = (!PC1_E_src2[2] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[2])) # (PC1_R_logic_op[1] & ((PC1_E_src1[2]))))) # (PC1_E_src2[2] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[2])))));


--PC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~15
PC1L313 = ( PC1L118 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L356)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[2])))) ) ) # ( !PC1L118 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L356)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[2])))) ) );


--PC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

PC1_E_new_inst = DFFEAS(PC1_R_valid, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L972 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
PC1L972 = (PC1_E_new_inst & PC1_R_ctrl_st);


--XB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
XB1L1 = (!XB1_write_accepted & !PC1_d_read);


--UB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

UB2_mem_used[1] = DFFEAS(UB2L8, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

VB2_wait_latency_counter[1] = DFFEAS(VB2L12, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

VB2_wait_latency_counter[0] = DFFEAS(VB2L13, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
YB1L7 = (!PC1_W_alu_result[3] & (PC1_d_read & !XB1_read_accepted));


--YB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
YB1L8 = ( YB1L7 & ( (PC1_W_alu_result[5] & (!PC1_W_alu_result[4] & (YB1L2 & YB1L3))) ) );


--PB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
PB1L3 = ( VB2_wait_latency_counter[0] & ( YB1L8 & ( (AB1_rst1 & (!TB6L1 & (!UB2_mem_used[1] & !VB2_wait_latency_counter[1]))) ) ) ) # ( !VB2_wait_latency_counter[0] & ( YB1L8 & ( (AB1_rst1 & (TB6L1 & (!UB2_mem_used[1] & !VB2_wait_latency_counter[1]))) ) ) );


--UB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

UB5_mem_used[1] = DFFEAS(UB5L8, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]
--register power-up is low

VB5_wait_latency_counter[1] = DFFEAS(VB5L16, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]
--register power-up is low

VB5_wait_latency_counter[0] = DFFEAS(VB5L17, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2
YB1L9 = ( PC1_d_read & ( !XB1_read_accepted & ( (!PC1_W_alu_result[5] & (PC1_W_alu_result[4] & (YB1L2 & YB1L3))) ) ) );


--PB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
PB1L4 = ( VB5_wait_latency_counter[0] & ( YB1L9 & ( (AB1_rst1 & (!TB6L1 & (!UB5_mem_used[1] & !VB5_wait_latency_counter[1]))) ) ) ) # ( !VB5_wait_latency_counter[0] & ( YB1L9 & ( (AB1_rst1 & (TB6L1 & (!UB5_mem_used[1] & !VB5_wait_latency_counter[1]))) ) ) );


--VB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0
VB6L12 = ( S1L69 & ( T1L1 & ( (!UB6_mem_used[1] & (YB1L4 & (!VB6_wait_latency_counter[0] $ (!T1L4)))) ) ) ) # ( !S1L69 & ( T1L1 & ( (VB6_wait_latency_counter[0] & (!UB6_mem_used[1] & YB1L4)) ) ) );


--UB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

UB1_mem_used[1] = DFFEAS(UB1L5, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

S1_av_waitrequest = DFFEAS(S1L70, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0
YB1L5 = ( YB1L3 & ( (PC1_W_alu_result[3] & (PC1_W_alu_result[5] & (!PC1_W_alu_result[4] & YB1L2))) ) );


--SB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]
--register power-up is low

SB1_saved_grant[0] = DFFEAS(GC1L1, CLOCK_50, !X1_r_sync_rst,  , SB1L54,  ,  ,  ,  );


--HD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

HD1_waitrequest = DFFEAS(HD1L164, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

UB3_mem_used[1] = DFFEAS(UB3L15, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
UB3L19 = (!HD1_waitrequest & !UB3_mem_used[1]);


--SB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]
--register power-up is low

SB2_saved_grant[0] = DFFEAS(GC2L1, CLOCK_50, !X1_r_sync_rst,  , SB2L57,  ,  ,  ,  );


--UB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

UB4_mem_used[1] = DFFEAS(UB4L15, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
VB4L3 = (AB1_rst1 & !UB4_mem_used[1]);


--YB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
YB1L1 = ( !PC1_W_alu_result[15] & ( PC1_W_alu_result[16] & ( (PC1_W_alu_result[11] & (!PC1_W_alu_result[12] & (!PC1_W_alu_result[13] & !PC1_W_alu_result[14]))) ) ) );


--PB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
PB1L1 = ( YB1L1 & ( (SB1_saved_grant[0] & UB3L19) ) ) # ( !YB1L1 & ( (SB2_saved_grant[0] & VB4L3) ) );


--PB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~0
PB1L5 = ( YB1L3 & ( XB1L9 & ( (YB1L2 & ((!PC1_W_alu_result[5]) # (!PC1_W_alu_result[4]))) ) ) ) # ( YB1L3 & ( !XB1L9 & ( (!PC1_W_alu_result[4] & (YB1L2 & ((!PC1_W_alu_result[5]) # (PC1_W_alu_result[3])))) ) ) );


--PB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
PB1L2 = ( PB1L5 & ( (!UB1_mem_used[1] & (S1_av_waitrequest & YB1L5)) ) ) # ( !PB1L5 & ( ((!UB1_mem_used[1] & (S1_av_waitrequest & YB1L5))) # (PB1L1) ) );


--XB1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

XB1_end_begintransfer = DFFEAS(XB1L6, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

VB1_read_latency_shift_reg[0] = DFFEAS(VB1L29, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

VB2_read_latency_shift_reg[0] = DFFEAS(PB1L3, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]
--register power-up is low

VB5_read_latency_shift_reg[0] = DFFEAS(PB1L4, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

VB3_read_latency_shift_reg[0] = DFFEAS(VB3L36, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]
--register power-up is low

UB3_mem[0][74] = DFFEAS(UB3L17, CLOCK_50, !X1_r_sync_rst,  , UB3L13,  ,  ,  ,  );


--UB3_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]
--register power-up is low

UB3_mem[0][56] = DFFEAS(UB3L18, CLOCK_50, !X1_r_sync_rst,  , UB3L13,  ,  ,  ,  );


--QB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src0_valid~0
QB2L1 = (VB3_read_latency_shift_reg[0] & ((!UB3_mem[0][74]) # (!UB3_mem[0][56])));


--VB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

VB4_read_latency_shift_reg[0] = DFFEAS(VB4L4, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]
--register power-up is low

UB4_mem[0][74] = DFFEAS(UB4L17, CLOCK_50, !X1_r_sync_rst,  , UB4L13,  ,  ,  ,  );


--UB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]
--register power-up is low

UB4_mem[0][56] = DFFEAS(UB4L18, CLOCK_50, !X1_r_sync_rst,  , UB4L13,  ,  ,  ,  );


--QB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
QB3L1 = (VB4_read_latency_shift_reg[0] & ((!UB4_mem[0][74]) # (!UB4_mem[0][56])));


--DC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
DC1_WideOr1 = ( !QB2L1 & ( !QB3L1 & ( (!VB6_read_latency_shift_reg[0] & (!VB1_read_latency_shift_reg[0] & (!VB2_read_latency_shift_reg[0] & !VB5_read_latency_shift_reg[0]))) ) ) );


--XB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
XB1L2 = ( XB1_end_begintransfer & ( DC1_WideOr1 & ( (PC1_d_write & (!PC1_d_read & ((AB1_rst1) # (XB1_write_accepted)))) ) ) ) # ( !XB1_end_begintransfer & ( DC1_WideOr1 & ( (PC1_d_write & (XB1_write_accepted & !PC1_d_read)) ) ) ) # ( XB1_end_begintransfer & ( !DC1_WideOr1 & ( ((PC1_d_write & ((AB1_rst1) # (XB1_write_accepted)))) # (PC1_d_read) ) ) ) # ( !XB1_end_begintransfer & ( !DC1_WideOr1 & ( ((PC1_d_write & XB1_write_accepted)) # (PC1_d_read) ) ) );


--XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
XB1L3 = ( PB1L2 & ( XB1L2 ) ) # ( !PB1L2 & ( XB1L2 & ( (!XB1L1) # (((VB6L12) # (PB1L4)) # (PB1L3)) ) ) );


--PC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
PC1_E_st_stall = ((PC1_d_write & !XB1L3)) # (PC1L972);


--XB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
XB1L11 = ( PB1L2 & ( AB1_rst1 ) ) # ( !PB1L2 & ( (AB1_rst1 & (((VB6L12) # (PB1L4)) # (PB1L3))) ) );


--XB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~1
XB1L12 = (!XB1L3 & (((PC1_d_write & XB1L11)) # (XB1_write_accepted)));


--AB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

AB1_state = AMPP_FUNCTION(A1L136, AB1L45, !A1L128);


--AB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

AB1_user_saw_rvalid = AMPP_FUNCTION(A1L136, AB1L81, !A1L128);


--A1L137 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L137 = INPUT();


--AB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
AB1L68 = AMPP_FUNCTION(!A1L130, !AB1_state, !AB1_count[1], !AB1_user_saw_rvalid, !AB1_td_shift[9], !A1L137);


--AB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

AB1_tck_t_dav = AMPP_FUNCTION(A1L136, AB1L54, !A1L128);


--AB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

AB1_td_shift[1] = AMPP_FUNCTION(A1L136, AB1L72, !A1L128, AB1L57);


--AB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

AB1_count[9] = AMPP_FUNCTION(A1L136, AB1L15, !A1L128, AB1L57);


--AB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

AB1_rvalid = AMPP_FUNCTION(CLOCK_50, AB1_rvalid0, !X1_r_sync_rst);


--AB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
AB1L69 = AMPP_FUNCTION(!AB1_state, !AB1L68, !AB1_tck_t_dav, !AB1_td_shift[1], !AB1_count[9], !AB1_rvalid);


--A1L134 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L134 = INPUT();


--A1L139 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L139 = INPUT();


--A1L129 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L129 = INPUT();


--A1L132 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L132 = INPUT();


--AB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
AB1L57 = AMPP_FUNCTION(!A1L134, !A1L139, !A1L129, !A1L132);


--ND3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

ND3_din_s1 = DFFEAS(AD1_monitor_ready, A1L162,  ,  ,  ,  ,  ,  ,  );


--HD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

HD1_MonDReg[0] = DFFEAS(HD1L90, CLOCK_50,  ,  , HD1L50,  ,  ,  ,  );


--LD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
LD1L57 = ( HD1_MonDReg[0] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[0])))) # (JD1L2 & (((LD1_sr[2])))) ) ) # ( !HD1_MonDReg[0] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[0])))) # (JD1L2 & (((LD1_sr[2])))) ) );


--LD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~9
LD1L11 = (A1L142 & ((!A1L155) # ((!A1L141) # (A1L166))));


--LD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~10
LD1L12 = (!A1L166 & (A1L141 & ((A1L146) # (A1L155))));


--A1L160 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L160 = INPUT();


--JD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
JD1_virtual_state_uir = (A1L166 & (A1L141 & A1L160));


--ND2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

ND2_din_s1 = DFFEAS(PC1_hbreak_enabled, A1L162,  ,  ,  ,  ,  ,  ,  );


--key0_d1 is key0_d1
--register power-up is low

key0_d1 = DFFEAS(KEY[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

PC1_R_wr_dst_reg = DFFEAS(PC1_D_wr_dst_reg, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

PC1_W_valid = DFFEAS(PC1L838, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
PC1_W_rf_wren = ((PC1_R_wr_dst_reg & PC1_W_valid)) # (X1_r_sync_rst);


--PC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

PC1_R_ctrl_ld = DFFEAS(PC1L229, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

PC1_W_cmp_result = DFFEAS(PC1L346, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

PC1_W_control_rd_data[0] = DFFEAS(PC1L349, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

PC1_R_dst_regnum[0] = DFFEAS(PC1L257, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

PC1_R_dst_regnum[1] = DFFEAS(PC1L259, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

PC1_R_dst_regnum[2] = DFFEAS(PC1L261, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

PC1_R_dst_regnum[3] = DFFEAS(PC1L263, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

PC1_R_dst_regnum[4] = DFFEAS(PC1L265, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

X1_altera_reset_synchronizer_int_chain[3] = DFFEAS(X1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

X1_altera_reset_synchronizer_int_chain[2] = DFFEAS(X1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

X1_r_sync_rst_chain[2] = DFFEAS(X1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1L17 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0
X1L17 = (X1_altera_reset_synchronizer_int_chain[2] & X1_r_sync_rst_chain[2]);


--PC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

PC1_D_iw[11] = DFFEAS(PC1L607, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

PC1_D_iw[13] = DFFEAS(PC1L609, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

PC1_D_iw[15] = DFFEAS(PC1L611, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

PC1_D_iw[16] = DFFEAS(PC1L612, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
PC1L561 = ( PC1_D_iw[15] & ( !PC1_D_iw[16] & ( (!PC1_D_iw[11] & (PC1_D_iw[12] & (!PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

PC1_D_iw[1] = DFFEAS(PC1L597, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

PC1_D_iw[3] = DFFEAS(PC1L599, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

PC1_D_iw[4] = DFFEAS(PC1L600, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

PC1_D_iw[5] = DFFEAS(PC1L601, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
PC1L548 = ( PC1_D_iw[4] & ( PC1_D_iw[5] & ( (!PC1_D_iw[0] & (PC1_D_iw[1] & (!PC1_D_iw[2] & PC1_D_iw[3]))) ) ) );


--PC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
PC1L562 = ( !PC1_D_iw[15] & ( !PC1_D_iw[16] & ( (PC1_D_iw[11] & (PC1_D_iw[12] & (!PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
PC1L563 = ( PC1_D_iw[15] & ( !PC1_D_iw[16] & ( (PC1_D_iw[11] & (PC1_D_iw[12] & (!PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
PC1L243 = ( !PC1_D_iw[16] & ( (PC1_D_iw[12] & (!PC1_D_iw[13] & (!PC1_D_iw[14] & PC1_D_iw[15]))) ) );


--PC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
PC1L230 = ( PC1L548 & ( (!PC1_D_iw[11] & (PC1_D_iw[12] & (PC1_D_iw[13] & !PC1_D_iw[16]))) ) );


--PC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

PC1_R_ctrl_shift_rot_right = DFFEAS(PC1L246, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0
PC1L437 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[4])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[6])));


--PC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
PC1L303 = (!PC1L548 & ((PC1_D_iw[4]))) # (PC1L548 & (PC1_D_iw[15]));


--PC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
PC1L564 = ( !PC1_D_iw[15] & ( !PC1_D_iw[16] & ( (!PC1_D_iw[11] & (!PC1_D_iw[12] & (!PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
PC1L549 = ( !PC1_D_iw[4] & ( !PC1_D_iw[5] & ( (!PC1_D_iw[0] & (!PC1_D_iw[1] & (!PC1_D_iw[2] & PC1_D_iw[3]))) ) ) );


--PC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
PC1L550 = ( !PC1_D_iw[4] & ( !PC1_D_iw[5] & ( (!PC1_D_iw[0] & (PC1_D_iw[1] & (PC1_D_iw[2] & PC1_D_iw[3]))) ) ) );


--PC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
PC1L551 = ( !PC1_D_iw[4] & ( !PC1_D_iw[5] & ( (!PC1_D_iw[0] & (PC1_D_iw[1] & (PC1_D_iw[2] & !PC1_D_iw[3]))) ) ) );


--PC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
PC1L552 = ( PC1_D_iw[4] & ( !PC1_D_iw[5] & ( (!PC1_D_iw[0] & (!PC1_D_iw[1] & (!PC1_D_iw[2] & PC1_D_iw[3]))) ) ) );


--PC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
PC1L553 = ( !PC1_D_iw[4] & ( PC1_D_iw[5] & ( (!PC1_D_iw[0] & (!PC1_D_iw[1] & (!PC1_D_iw[2] & !PC1_D_iw[3]))) ) ) );


--PC1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
PC1L301 = ( PC1L201 ) # ( !PC1L201 & ( (((PC1L548 & PC1L202)) # (PC1L205)) # (PC1L303) ) );


--PC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
PC1L302 = (!PC1L548 & ((PC1_D_iw[3]))) # (PC1L548 & (PC1_D_iw[14]));


--PC1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
PC1L300 = ( PC1L302 ) # ( !PC1L302 & ( (((PC1L548 & PC1L202)) # (PC1L201)) # (PC1L205) ) );


--PC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

PC1_E_valid_from_R = DFFEAS(PC1L547, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

PC1_R_ctrl_br = DFFEAS(PC1L672, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

PC1_R_valid = DFFEAS(PC1_D_valid, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

PC1_R_ctrl_retaddr = DFFEAS(PC1L240, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
PC1L718 = (!PC1_E_valid_from_R & (((PC1_R_valid & PC1_R_ctrl_retaddr)))) # (PC1_E_valid_from_R & (((PC1_R_valid & PC1_R_ctrl_retaddr)) # (PC1_R_ctrl_br)));


--PC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

PC1_R_ctrl_jmp_direct = DFFEAS(PC1L227, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
PC1L719 = (PC1_E_valid_from_R & PC1_R_ctrl_jmp_direct);


--PC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2
PC1L706 = ( VC1_q_b[5] & ( (!PC1L718 & ((!PC1L719) # ((PC1_D_iw[9])))) # (PC1L718 & (((PC1L2)))) ) ) # ( !VC1_q_b[5] & ( (!PC1L718 & (PC1L719 & (PC1_D_iw[9]))) # (PC1L718 & (((PC1L2)))) ) );


--PC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

PC1_R_ctrl_src_imm5_shift_rot = DFFEAS(PC1L250, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

PC1_R_ctrl_hi_imm16 = DFFEAS(PC1L220, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

PC1_R_ctrl_force_src2_zero = DFFEAS(PC1L219, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L511 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~0
PC1L511 = ((PC1_R_ctrl_force_src2_zero) # (PC1_R_ctrl_hi_imm16)) # (PC1_R_ctrl_src_imm5_shift_rot);


--PC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

PC1_R_src2_use_imm = DFFEAS(PC1L744, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

PC1_E_alu_sub = DFFEAS(PC1L345, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
PC1L565 = ( !PC1_D_iw[15] & ( PC1_D_iw[16] & ( (!PC1_D_iw[11] & (PC1_D_iw[12] & (PC1_D_iw[13] & !PC1_D_iw[14]))) ) ) );


--PC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
PC1_D_op_rdctl = (PC1L548 & PC1L565);


--PC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
PC1L566 = ( PC1_D_iw[15] & ( !PC1_D_iw[16] & ( (!PC1_D_iw[11] & (!PC1_D_iw[12] & (!PC1_D_iw[13] & !PC1_D_iw[14]))) ) ) );


--PC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
PC1L567 = ( PC1_D_iw[15] & ( PC1_D_iw[16] & ( (!PC1_D_iw[11] & (!PC1_D_iw[12] & (!PC1_D_iw[13] & !PC1_D_iw[14]))) ) ) );


--PC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
PC1L554 = ( PC1_D_iw[4] & ( !PC1_D_iw[5] & ( (!PC1_D_iw[0] & (!PC1_D_iw[1] & (!PC1_D_iw[2] & !PC1_D_iw[3]))) ) ) );


--PC1L670 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
PC1L670 = (!PC1_D_iw[0] & ((!PC1_D_iw[4]) # ((!PC1_D_iw[5]) # (!PC1_D_iw[3]))));


--PC1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1
PC1L671 = (PC1_D_iw[1] & PC1_D_iw[2]);


--PC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
PC1L207 = ( !PC1L670 & ( PC1L671 & ( (!PC1L549 & (!PC1L552 & (!PC1L553 & !PC1L554))) ) ) ) # ( PC1L670 & ( !PC1L671 & ( (!PC1L549 & (!PC1L552 & (!PC1L553 & !PC1L554))) ) ) ) # ( !PC1L670 & ( !PC1L671 & ( (!PC1L549 & (!PC1L552 & (!PC1L553 & !PC1L554))) ) ) );


--PC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
PC1L208 = ( PC1L255 & ( PC1L207 ) ) # ( !PC1L255 & ( PC1L207 & ( (PC1L548 & (((PC1L567) # (PC1L566)) # (PC1L202))) ) ) ) # ( PC1L255 & ( !PC1L207 ) ) # ( !PC1L255 & ( !PC1L207 ) );


--PC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1
PC1L436 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[3])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[5])));


--PC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
PC1L742 = (!PC1_R_src2_use_imm & !PC1_R_ctrl_src_imm5_shift_rot);


--PC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
PC1L741 = ( PC1_D_iw[10] & ( (!PC1_R_ctrl_hi_imm16 & (!PC1_R_ctrl_force_src2_zero & ((!PC1L742) # (VC2_q_b[4])))) ) ) # ( !PC1_D_iw[10] & ( (VC2_q_b[4] & (PC1L742 & (!PC1_R_ctrl_hi_imm16 & !PC1_R_ctrl_force_src2_zero))) ) );


--PC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3
PC1L705 = ( VC1_q_b[4] & ( (!PC1L718 & ((!PC1L719) # ((PC1_D_iw[8])))) # (PC1L718 & (((PC1L6)))) ) ) # ( !VC1_q_b[4] & ( (!PC1L718 & (PC1L719 & (PC1_D_iw[8]))) # (PC1L718 & (((PC1L6)))) ) );


--PC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~2
PC1L438 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[5])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[7])));


--PC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~4
PC1L707 = ( VC1_q_b[6] & ( (!PC1L718 & ((!PC1L719) # ((PC1_D_iw[10])))) # (PC1L718 & (((PC1L10)))) ) ) # ( !VC1_q_b[6] & ( (!PC1L718 & (PC1L719 & (PC1_D_iw[10]))) # (PC1L718 & (((PC1L10)))) ) );


--PC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~3
PC1L439 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[6])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[8])));


--PC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~5
PC1L708 = ( VC1_q_b[7] & ( (!PC1L718 & (((!PC1L719)) # (PC1_D_iw[11]))) # (PC1L718 & (((PC1L14)))) ) ) # ( !VC1_q_b[7] & ( (!PC1L718 & (PC1_D_iw[11] & (PC1L719))) # (PC1L718 & (((PC1L14)))) ) );


--PC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~4
PC1L440 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[7])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[9])));


--PC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~6
PC1L709 = ( VC1_q_b[8] & ( (!PC1L718 & (((!PC1L719)) # (PC1_D_iw[12]))) # (PC1L718 & (((PC1L18)))) ) ) # ( !VC1_q_b[8] & ( (!PC1L718 & (PC1_D_iw[12] & (PC1L719))) # (PC1L718 & (((PC1L18)))) ) );


--PC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~5
PC1L441 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[8])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[10])));


--PC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~7
PC1L710 = ( VC1_q_b[9] & ( (!PC1L718 & (((!PC1L719)) # (PC1_D_iw[13]))) # (PC1L718 & (((PC1L22)))) ) ) # ( !VC1_q_b[9] & ( (!PC1L718 & (PC1_D_iw[13] & (PC1L719))) # (PC1L718 & (((PC1L22)))) ) );


--PC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~6
PC1L442 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[9])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[11])));


--PC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~8
PC1L711 = ( VC1_q_b[10] & ( (!PC1L718 & (((!PC1L719)) # (PC1_D_iw[14]))) # (PC1L718 & (((PC1L26)))) ) ) # ( !VC1_q_b[10] & ( (!PC1L718 & (PC1_D_iw[14] & (PC1L719))) # (PC1L718 & (((PC1L26)))) ) );


--PC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~7
PC1L443 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[10])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[12])));


--PC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~9
PC1L712 = ( VC1_q_b[11] & ( (!PC1L718 & (((!PC1L719)) # (PC1_D_iw[15]))) # (PC1L718 & (((PC1L30)))) ) ) # ( !VC1_q_b[11] & ( (!PC1L718 & (PC1_D_iw[15] & (PC1L719))) # (PC1L718 & (((PC1L30)))) ) );


--PC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~8
PC1L444 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[11])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[13])));


--PC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~10
PC1L713 = ( VC1_q_b[12] & ( (!PC1L718 & (((!PC1L719)) # (PC1_D_iw[16]))) # (PC1L718 & (((PC1L34)))) ) ) # ( !VC1_q_b[12] & ( (!PC1L718 & (PC1_D_iw[16] & (PC1L719))) # (PC1L718 & (((PC1L34)))) ) );


--PC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

PC1_D_iw[18] = DFFEAS(PC1L614, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~9
PC1L445 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[12])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[14])));


--PC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~11
PC1L714 = ( VC1_q_b[13] & ( (!PC1L718 & ((!PC1L719) # ((PC1_D_iw[17])))) # (PC1L718 & (((PC1L38)))) ) ) # ( !VC1_q_b[13] & ( (!PC1L718 & (PC1L719 & (PC1_D_iw[17]))) # (PC1L718 & (((PC1L38)))) ) );


--PC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

PC1_D_iw[19] = DFFEAS(PC1L615, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10
PC1L446 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[13])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[15])));


--PC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12
PC1L715 = ( VC1_q_b[14] & ( (!PC1L718 & ((!PC1L719) # ((PC1_D_iw[18])))) # (PC1L718 & (((PC1L42)))) ) ) # ( !VC1_q_b[14] & ( (!PC1L718 & (PC1L719 & (PC1_D_iw[18]))) # (PC1L718 & (((PC1L42)))) ) );


--PC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

PC1_D_iw[20] = DFFEAS(PC1L616, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11
PC1L447 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[14])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[16])));


--PC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13
PC1L716 = ( VC1_q_b[15] & ( (!PC1L718 & ((!PC1L719) # ((PC1_D_iw[19])))) # (PC1L718 & (((PC1L46)))) ) ) # ( !VC1_q_b[15] & ( (!PC1L718 & (PC1L719 & (PC1_D_iw[19]))) # (PC1L718 & (((PC1L46)))) ) );


--PC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

PC1_D_iw[21] = DFFEAS(PC1L617, CLOCK_50, !X1_r_sync_rst,  , PC1L663,  ,  ,  ,  );


--PC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~12
PC1L448 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[15])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[17])));


--PC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~14
PC1L717 = ( VC1_q_b[16] & ( (!PC1L718 & ((!PC1L719) # ((PC1_D_iw[20])))) # (PC1L718 & (((PC1L50)))) ) ) # ( !VC1_q_b[16] & ( (!PC1L718 & (PC1L719 & (PC1_D_iw[20]))) # (PC1L718 & (((PC1L50)))) ) );


--PC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
PC1L720 = ( VC2_q_b[16] & ( (!PC1_R_ctrl_hi_imm16 & ((!PC1_R_src2_use_imm) # ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[6])))) ) ) # ( !VC2_q_b[16] & ( (!PC1_R_ctrl_hi_imm16 & (PC1_R_src2_use_imm & ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[6])))) ) );


--PC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

PC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(PC1L254, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
PC1L736 = (PC1_R_ctrl_unsigned_lo_imm16) # (PC1_R_ctrl_force_src2_zero);


--PC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_ld_stall~0
PC1L353 = (PC1_E_new_inst & PC1_R_ctrl_ld);


--PC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
PC1_d_read_nxt = ((PC1_d_read & DC1_WideOr1)) # (PC1L353);


--XB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
XB1L8 = (DC1_WideOr1 & (((PC1_d_read & XB1L11)) # (XB1_read_accepted)));


--VB6L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~1
VB6L13 = ( T1L5 & ( (!UB6_mem_used[1] & (XB1L9 & (!VB6_wait_latency_counter[0] $ (!TB6L2)))) ) );


--UB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~3
UB6L3 = (UB6_mem_used[0] & ((!VB6_read_latency_shift_reg[0]) # (UB6_mem_used[1])));


--UB6L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~4
UB6L4 = ( T1L5 & ( UB6L3 ) ) # ( !T1L5 & ( UB6L3 ) ) # ( T1L5 & ( !UB6L3 & ( (!UB6_mem_used[1] & (XB1L9 & (!VB6_wait_latency_counter[0] $ (!TB6L2)))) ) ) );


--PC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~13
PC1L435 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[2])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[4])));


--PC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~15
PC1L704 = ( VC1_q_b[3] & ( (!PC1L718 & (((!PC1L719) # (PC1_D_iw[7])))) # (PC1L718 & (PC1L54)) ) ) # ( !VC1_q_b[3] & ( (!PC1L718 & (((PC1L719 & PC1_D_iw[7])))) # (PC1L718 & (PC1L54)) ) );


--PC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2
PC1L740 = ( !PC1_R_ctrl_force_src2_zero & ( (!PC1_R_ctrl_hi_imm16 & ((!PC1L742 & ((PC1_D_iw[9]))) # (PC1L742 & (VC2_q_b[3])))) ) );


--PC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~14
PC1L434 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[1]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[3]));


--PC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~3
PC1L739 = ( PC1_D_iw[8] & ( (!PC1_R_ctrl_hi_imm16 & (!PC1_R_ctrl_force_src2_zero & ((!PC1L742) # (VC2_q_b[2])))) ) ) # ( !PC1_D_iw[8] & ( (VC2_q_b[2] & (PC1L742 & (!PC1_R_ctrl_hi_imm16 & !PC1_R_ctrl_force_src2_zero))) ) );


--PC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~16
PC1L703 = ( VC1_q_b[2] & ( (!PC1L718 & ((!PC1L719) # ((PC1_D_iw[6])))) # (PC1L718 & (((PC1L58)))) ) ) # ( !VC1_q_b[2] & ( (!PC1L718 & (PC1L719 & ((PC1_D_iw[6])))) # (PC1L718 & (((PC1L58)))) ) );


--PC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
PC1L251 = (PC1_D_iw[0] & (!PC1_D_iw[1] & ((!PC1_D_iw[4]) # (!PC1_D_iw[3]))));


--YB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~1
YB1L6 = (PC1_W_alu_result[5] & (!PC1_W_alu_result[4] & (YB1L2 & YB1L3)));


--VB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0
VB2L6 = ( VB2_wait_latency_counter[0] & ( YB1L7 & ( (!T1L4) # ((!S1L69) # ((!YB1L6) # (UB2_mem_used[1]))) ) ) ) # ( !VB2_wait_latency_counter[0] & ( YB1L7 & ( (T1L4 & (S1L69 & (YB1L6 & !UB2_mem_used[1]))) ) ) ) # ( VB2_wait_latency_counter[0] & ( !YB1L7 ) );


--UB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

UB2_mem_used[0] = DFFEAS(UB2L4, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
UB2L6 = (UB2_mem_used[1] & ((!VB2_read_latency_shift_reg[0]) # (!UB2_mem_used[0])));


--UB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1
UB2L7 = (!VB2_read_latency_shift_reg[0] & UB2_mem_used[0]);


--UB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2
UB2L8 = ( UB2L6 & ( UB2L7 ) ) # ( !UB2L6 & ( UB2L7 & ( (AB1_rst1 & (!VB2_wait_latency_counter[1] & (YB1L8 & VB2L6))) ) ) ) # ( UB2L6 & ( !UB2L7 ) );


--VB2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~0
VB2L12 = ( VB2_wait_latency_counter[0] & ( YB1L8 & ( (T1L4 & (S1L69 & (!UB2_mem_used[1] & !VB2_wait_latency_counter[1]))) ) ) ) # ( !VB2_wait_latency_counter[0] & ( YB1L8 & ( (S1L69 & (!UB2_mem_used[1] & VB2_wait_latency_counter[1])) ) ) );


--VB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
VB2L13 = ( !VB2_wait_latency_counter[0] & ( YB1L8 & ( (S1L69 & (!UB2_mem_used[1] & ((!T1L4) # (VB2_wait_latency_counter[1])))) ) ) );


--YB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~3
YB1L10 = (!PC1_W_alu_result[5] & (PC1_W_alu_result[4] & (PC1_d_read & !XB1_read_accepted)));


--VB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_waitrequest_generated~0
VB5L10 = ( VB5_wait_latency_counter[0] & ( YB1L10 & ( (!YB1L2) # ((!YB1L3) # ((!TB6L1) # (UB5_mem_used[1]))) ) ) ) # ( !VB5_wait_latency_counter[0] & ( YB1L10 & ( (YB1L2 & (YB1L3 & (TB6L1 & !UB5_mem_used[1]))) ) ) ) # ( VB5_wait_latency_counter[0] & ( !YB1L10 ) );


--UB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

UB5_mem_used[0] = DFFEAS(UB5L4, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB5L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~0
UB5L6 = (UB5_mem_used[1] & ((!VB5_read_latency_shift_reg[0]) # (!UB5_mem_used[0])));


--UB5L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~1
UB5L7 = (!VB5_read_latency_shift_reg[0] & UB5_mem_used[0]);


--UB5L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~2
UB5L8 = ( UB5L6 & ( UB5L7 ) ) # ( !UB5L6 & ( UB5L7 & ( (AB1_rst1 & (!VB5_wait_latency_counter[1] & (YB1L9 & VB5L10))) ) ) ) # ( UB5L6 & ( !UB5L7 ) );


--VB5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~0
VB5L16 = ( VB5_wait_latency_counter[0] & ( YB1L9 & ( (T1L4 & (S1L69 & (!UB5_mem_used[1] & !VB5_wait_latency_counter[1]))) ) ) ) # ( !VB5_wait_latency_counter[0] & ( YB1L9 & ( (S1L69 & (!UB5_mem_used[1] & VB5_wait_latency_counter[1])) ) ) );


--VB5L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~1
VB5L17 = ( !VB5_wait_latency_counter[0] & ( YB1L9 & ( (S1L69 & (!UB5_mem_used[1] & ((!T1L4) # (VB5_wait_latency_counter[1])))) ) ) );


--UB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

UB1_mem_used[0] = DFFEAS(UB1L3, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
VB1L27 = (AB1_rst1 & (PC1_d_read & !XB1_read_accepted));


--UB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
UB1L5 = ( UB1_mem_used[0] & ( VB1L27 & ( (!VB1_read_latency_shift_reg[0] & (((S1_av_waitrequest & YB1L5)) # (UB1_mem_used[1]))) ) ) ) # ( !UB1_mem_used[0] & ( VB1L27 & ( UB1_mem_used[1] ) ) ) # ( UB1_mem_used[0] & ( !VB1L27 & ( (UB1_mem_used[1] & !VB1_read_latency_shift_reg[0]) ) ) ) # ( !UB1_mem_used[0] & ( !VB1L27 & ( UB1_mem_used[1] ) ) );


--VB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
VB1L28 = ( YB1L3 & ( !UB1_mem_used[1] & ( (PC1_W_alu_result[3] & (PC1_W_alu_result[5] & (!PC1_W_alu_result[4] & YB1L2))) ) ) );


--S1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
S1L70 = (S1L69 & (!S1_av_waitrequest & VB1L28));


--GC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

GC1_top_priority_reg[0] = DFFEAS(GC1L6, CLOCK_50, !X1_r_sync_rst,  , GC1L5,  ,  ,  ,  );


--GC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

GC1_top_priority_reg[1] = DFFEAS(GC1L1, CLOCK_50, !X1_r_sync_rst,  , GC1L5,  ,  ,  ,  );


--PC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

PC1_i_read = DFFEAS(PC1L1012, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

XB2_read_accepted = DFFEAS(XB2L3, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

PC1_F_pc[13] = DFFEAS(PC1L656, CLOCK_50, !X1_r_sync_rst,  , PC1_W_valid,  ,  ,  ,  );


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
ZB1L1 = ( !PC1_F_pc[12] & ( !PC1_F_pc[10] & ( (PC1_F_pc[13] & (PC1_F_pc[9] & (!PC1_F_pc[11] & PC1_F_pc[14]))) ) ) );


--QB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
QB1L1 = (AB1_rst1 & (!PC1_i_read & (!XB2_read_accepted & ZB1L1)));


--GC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0
GC1L1 = ( GC1_top_priority_reg[1] & ( QB1L1 & ( (S1L69 & (YB1L1 & (!PB1L5 & !GC1_top_priority_reg[0]))) ) ) ) # ( !GC1_top_priority_reg[1] & ( QB1L1 & ( (S1L69 & (YB1L1 & (!PB1L5 & !GC1_top_priority_reg[0]))) ) ) ) # ( GC1_top_priority_reg[1] & ( !QB1L1 & ( (S1L69 & (YB1L1 & !PB1L5)) ) ) ) # ( !GC1_top_priority_reg[1] & ( !QB1L1 & ( (S1L69 & (YB1L1 & (!PB1L5 & !GC1_top_priority_reg[0]))) ) ) );


--PB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~1
PB1L6 = ( PC1_d_read & ( XB1_read_accepted & ( (!PC1_W_alu_result[5] & (!PC1_W_alu_result[4] & (YB1L2 & YB1L3))) ) ) ) # ( !PC1_d_read & ( XB1_read_accepted & ( (!PC1_W_alu_result[5] & (!PC1_W_alu_result[4] & (YB1L2 & YB1L3))) ) ) ) # ( PC1_d_read & ( !XB1_read_accepted & ( (!PC1_W_alu_result[5] & (YB1L2 & YB1L3)) ) ) ) # ( !PC1_d_read & ( !XB1_read_accepted & ( (!PC1_W_alu_result[5] & (!PC1_W_alu_result[4] & (YB1L2 & YB1L3))) ) ) );


--PB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~2
PB1L7 = ( YB1L1 & ( !PB1L6 & ( (S1L69 & ((!YB1L6) # ((!PC1_W_alu_result[3] & !XB1L9)))) ) ) );


--SB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress
--register power-up is low

SB1_packet_in_progress = DFFEAS(SB1L2, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]
--register power-up is low

SB1_saved_grant[1] = DFFEAS(GC1L2, CLOCK_50, !X1_r_sync_rst,  , SB1L54,  ,  ,  ,  );


--SB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~0
SB1L53 = ( SB1_saved_grant[1] & ( (AB1_rst1 & (!PC1_i_read & (!XB2_read_accepted & ZB1L1))) ) );


--SB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0
SB1L54 = ( SB1_saved_grant[1] & ( SB1L53 & ( UB3L19 ) ) ) # ( !SB1_saved_grant[1] & ( SB1L53 & ( (SB1_saved_grant[0] & UB3L19) ) ) ) # ( SB1_saved_grant[1] & ( !SB1L53 & ( (!SB1_saved_grant[0] & (((!SB1_packet_in_progress)))) # (SB1_saved_grant[0] & ((!PB1L7 & ((!SB1_packet_in_progress))) # (PB1L7 & (UB3L19)))) ) ) ) # ( !SB1_saved_grant[1] & ( !SB1L53 & ( (!SB1_saved_grant[0] & (((!SB1_packet_in_progress)))) # (SB1_saved_grant[0] & ((!PB1L7 & ((!SB1_packet_in_progress))) # (PB1L7 & (UB3L19)))) ) ) );


--SC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

SC1_write = DFFEAS(SC1L92, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

SC1_address[8] = DFFEAS(SB1_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

HD1_jtag_ram_access = DFFEAS(HD1L108, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
HD1L163 = (!SC1_address[8] & HD1_jtag_ram_access);


--SC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

SC1_read = DFFEAS(SC1L54, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

HD1_avalon_ociram_readdata_ready = DFFEAS(HD1L106, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
HD1L164 = ( HD1_avalon_ociram_readdata_ready & ( (!HD1_waitrequest) # ((!SC1_write & ((!SC1_read))) # (SC1_write & (HD1L163))) ) ) # ( !HD1_avalon_ociram_readdata_ready & ( (!HD1_waitrequest) # ((!SC1_write) # (HD1L163)) ) );


--UB3L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
UB3L16 = ( SB1_saved_grant[1] & ( (!XB1L9 & (((!PC1_i_read & !XB2_read_accepted)))) # (XB1L9 & (((!PC1_i_read & !XB2_read_accepted)) # (SB1_saved_grant[0]))) ) ) # ( !SB1_saved_grant[1] & ( (XB1L9 & SB1_saved_grant[0]) ) );


--UB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

UB3_mem_used[0] = DFFEAS(UB3L10, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
UB3L12 = (UB3_mem_used[1] & ((!VB3_read_latency_shift_reg[0]) # (!UB3_mem_used[0])));


--UB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
UB3L13 = (!UB3_mem_used[0]) # (VB3_read_latency_shift_reg[0]);


--UB3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2
UB3L14 = (!HD1_waitrequest & !UB3L13);


--UB3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3
UB3L15 = ( UB3L12 & ( UB3L14 ) ) # ( !UB3L12 & ( UB3L14 & ( (UB3L16 & (((SB1_saved_grant[0] & PB1L7)) # (SB1L53))) ) ) ) # ( UB3L12 & ( !UB3L14 ) );


--GC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

GC2_top_priority_reg[0] = DFFEAS(GC2L6, CLOCK_50, !X1_r_sync_rst,  , GC2L5,  ,  ,  ,  );


--GC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

GC2_top_priority_reg[1] = DFFEAS(GC2L1, CLOCK_50, !X1_r_sync_rst,  , GC2L5,  ,  ,  ,  );


--QB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
QB1L2 = (AB1_rst1 & (!PC1_i_read & (!XB2_read_accepted & !ZB1L1)));


--GC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
GC2L1 = ( GC2_top_priority_reg[1] & ( QB1L2 & ( (S1L69 & (!YB1L1 & (!PB1L5 & !GC2_top_priority_reg[0]))) ) ) ) # ( !GC2_top_priority_reg[1] & ( QB1L2 & ( (S1L69 & (!YB1L1 & (!PB1L5 & !GC2_top_priority_reg[0]))) ) ) ) # ( GC2_top_priority_reg[1] & ( !QB1L2 & ( (S1L69 & (!YB1L1 & !PB1L5)) ) ) ) # ( !GC2_top_priority_reg[1] & ( !QB1L2 & ( (S1L69 & (!YB1L1 & (!PB1L5 & !GC2_top_priority_reg[0]))) ) ) );


--PB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
PB1L8 = ( !YB1L1 & ( !PB1L6 & ( (S1L69 & ((!YB1L6) # ((!PC1_W_alu_result[3] & !XB1L9)))) ) ) );


--SB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress
--register power-up is low

SB2_packet_in_progress = DFFEAS(SB2L2, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]
--register power-up is low

SB2_saved_grant[1] = DFFEAS(GC2L2, CLOCK_50, !X1_r_sync_rst,  , SB2L57,  ,  ,  ,  );


--SB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0
SB2L57 = ( SB2_packet_in_progress & ( SB2_saved_grant[1] & ( (VB4L3 & (((SB2_saved_grant[0] & PB1L8)) # (QB1L2))) ) ) ) # ( !SB2_packet_in_progress & ( SB2_saved_grant[1] & ( ((!QB1L2 & ((!SB2_saved_grant[0]) # (!PB1L8)))) # (VB4L3) ) ) ) # ( SB2_packet_in_progress & ( !SB2_saved_grant[1] & ( (SB2_saved_grant[0] & (VB4L3 & PB1L8)) ) ) ) # ( !SB2_packet_in_progress & ( !SB2_saved_grant[1] & ( (!SB2_saved_grant[0]) # ((!PB1L8) # (VB4L3)) ) ) );


--SB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_valid~0
SB2L56 = ( SB2_saved_grant[1] & ( (AB1_rst1 & (!PC1_i_read & (!XB2_read_accepted & !ZB1L1))) ) );


--UB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
UB4L16 = ( SB2_saved_grant[1] & ( (!XB1L9 & (((!PC1_i_read & !XB2_read_accepted)))) # (XB1L9 & (((!PC1_i_read & !XB2_read_accepted)) # (SB2_saved_grant[0]))) ) ) # ( !SB2_saved_grant[1] & ( (XB1L9 & SB2_saved_grant[0]) ) );


--UB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

UB4_mem_used[0] = DFFEAS(UB4L10, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
UB4L12 = (UB4_mem_used[1] & ((!VB4_read_latency_shift_reg[0]) # (!UB4_mem_used[0])));


--UB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
UB4L13 = (!UB4_mem_used[0]) # (VB4_read_latency_shift_reg[0]);


--UB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2
UB4L14 = (AB1_rst1 & !UB4L13);


--UB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3
UB4L15 = ( UB4L12 & ( UB4L14 ) ) # ( !UB4L12 & ( UB4L14 & ( (UB4L16 & (((SB2_saved_grant[0] & PB1L8)) # (SB2L56))) ) ) ) # ( UB4L12 & ( !UB4L14 ) );


--XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
XB1L5 = (!T1L4 & (!XB1L9 & !XB1_end_begintransfer));


--XB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
XB1L6 = ( PB1L2 & ( !XB1L5 & ( !AB1_rst1 ) ) ) # ( !PB1L2 & ( !XB1L5 & ( (!AB1_rst1) # ((!PB1L3 & (!PB1L4 & !VB6L12))) ) ) );


--VB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2
VB1L29 = (S1_av_waitrequest & (VB1L27 & VB1L28));


--VB3L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
VB3L36 = ( SB1L53 & ( UB3L16 & ( (AB1_rst1 & UB3L19) ) ) ) # ( !SB1L53 & ( UB3L16 & ( (AB1_rst1 & (SB1_saved_grant[0] & (UB3L19 & PB1L7))) ) ) );


--UB3_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]
--register power-up is low

UB3_mem[1][74] = DFFEAS(UB3L17, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
UB3L17 = (!UB3_mem_used[1] & (SB1_saved_grant[1])) # (UB3_mem_used[1] & ((UB3_mem[1][74])));


--UB3_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]
--register power-up is low

UB3_mem[1][56] = DFFEAS(UB3L18, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
UB3L18 = (!UB3_mem_used[1] & (UB3L16)) # (UB3_mem_used[1] & ((UB3_mem[1][56])));


--VB4L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
VB4L4 = ( UB4L16 & ( (VB4L3 & (((SB2_saved_grant[0] & PB1L8)) # (SB2L56))) ) );


--UB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]
--register power-up is low

UB4_mem[1][74] = DFFEAS(UB4L17, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB4L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
UB4L17 = (!UB4_mem_used[1] & (SB2_saved_grant[1])) # (UB4_mem_used[1] & ((UB4_mem[1][74])));


--UB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]
--register power-up is low

UB4_mem[1][56] = DFFEAS(UB4L18, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB4L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
UB4L18 = (!UB4_mem_used[1] & (UB4L16)) # (UB4_mem_used[1] & ((UB4_mem[1][56])));


--PC1L802 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
PC1L802 = ( PC1_W_alu_result[1] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte0_data[1])))) ) ) # ( !PC1_W_alu_result[1] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte0_data[1]) ) );


--PC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
PC1L803 = ( PC1_av_ld_byte0_data[2] & ( ((PC1_W_alu_result[2] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte0_data[2] & ( (PC1_W_alu_result[2] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--PC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
PC1L804 = ( PC1_av_ld_byte0_data[3] & ( ((PC1_W_alu_result[3] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte0_data[3] & ( (PC1_W_alu_result[3] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--PC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
PC1L805 = ( PC1_av_ld_byte0_data[4] & ( ((PC1_W_alu_result[4] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte0_data[4] & ( (PC1_W_alu_result[4] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--PC1L806 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
PC1L806 = ( PC1_av_ld_byte0_data[5] & ( ((PC1_W_alu_result[5] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte0_data[5] & ( (PC1_W_alu_result[5] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--PC1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
PC1L807 = ( PC1_av_ld_byte0_data[6] & ( ((PC1_W_alu_result[6] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte0_data[6] & ( (PC1_W_alu_result[6] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--PC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
PC1L808 = ( PC1_av_ld_byte0_data[7] & ( ((PC1_W_alu_result[7] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte0_data[7] & ( (PC1_W_alu_result[7] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--AB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
AB1L44 = AMPP_FUNCTION(!A1L134, !A1L139, !A1L129);


--AB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
AB1L81 = AMPP_FUNCTION(!A1L130, !AB1_td_shift[0], !AB1_state, !AB1_user_saw_rvalid, !AB1L44, !AB1_count[0]);


--AB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

AB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, KB1_q_b[7], !X1_r_sync_rst, AB1L22);


--AB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
AB1L70 = AMPP_FUNCTION(!AB1_count[9], !AB1_td_shift[10], !AB1_rdata[7]);


--S1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

S1_t_dav = DFFEAS(JB2_b_full, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

AB1_write_stalled = AMPP_FUNCTION(A1L136, AB1L96, !A1L128, AB1L97);


--AB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
AB1L71 = AMPP_FUNCTION(!A1L130, !AB1_state, !AB1_count[1], !AB1_user_saw_rvalid, !AB1_td_shift[9]);


--AB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

AB1_td_shift[2] = AMPP_FUNCTION(A1L136, AB1L73, !A1L128, AB1L57);


--AB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
AB1L72 = AMPP_FUNCTION(!A1L130, !AB1_count[9], !A1L134, !AB1_write_stalled, !AB1L71, !AB1_td_shift[2]);


--AB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
AB1L15 = AMPP_FUNCTION(!A1L130, !AB1_state, !A1L137, !A1L134, !AB1_count[8]);


--AB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

AB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, AB1L42, !X1_r_sync_rst);


--AD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

AD1_monitor_ready = DFFEAS(AD1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
LD1L58 = ( HD1_MonDReg[1] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[1])))) # (JD1L2 & (((LD1_sr[3])))) ) ) # ( !HD1_MonDReg[1] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[1])))) # (JD1L2 & (((LD1_sr[3])))) ) );


--KD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

KD1_jdo[0] = DFFEAS(LD1_sr[0], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

KD1_jdo[36] = DFFEAS(LD1_sr[36], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

KD1_jdo[37] = DFFEAS(LD1_sr[37], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

KD1_ir[1] = DFFEAS(A1L143, CLOCK_50,  ,  , KD1_jxuir,  ,  ,  ,  );


--KD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

KD1_ir[0] = DFFEAS(A1L142, CLOCK_50,  ,  , KD1_jxuir,  ,  ,  ,  );


--KD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

KD1_enable_action_strobe = DFFEAS(KD1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YC1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~0
YC1L28 = (KD1_ir[1] & (!KD1_ir[0] & KD1_enable_action_strobe));


--YC1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~1
YC1L29 = (!KD1_jdo[36] & (!KD1_jdo[37] & YC1L28));


--KD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

KD1_jdo[35] = DFFEAS(LD1_sr[35], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
KD1_take_action_ocimem_b = (!KD1_ir[1] & (!KD1_ir[0] & (KD1_enable_action_strobe & KD1_jdo[35])));


--KD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

KD1_jdo[3] = DFFEAS(LD1_sr[3], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--HD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

HD1_jtag_ram_rd_d1 = DFFEAS(HD1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
HD1L89 = (!HD1_jtag_ram_rd_d1 & (HD1_MonAReg[2] & (!HD1_MonAReg[4] & !HD1_MonAReg[3])));


--HD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
HD1L90 = ( HD1L89 & ( (!KD1_take_action_ocimem_b) # (KD1_jdo[3]) ) ) # ( !HD1L89 & ( (!KD1_take_action_ocimem_b & (((HD1_jtag_ram_rd_d1 & UD1_q_a[0])))) # (KD1_take_action_ocimem_b & (KD1_jdo[3])) ) );


--HD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

HD1_jtag_rd_d1 = DFFEAS(HD1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
HD1L50 = ( HD1_jtag_rd_d1 & ( (((!KD1_enable_action_strobe) # (KD1_jdo[35])) # (KD1_ir[0])) # (KD1_ir[1]) ) ) # ( !HD1_jtag_rd_d1 & ( (!KD1_ir[1] & (!KD1_ir[0] & (KD1_enable_action_strobe & KD1_jdo[35]))) ) );


--PC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

PC1_hbreak_enabled = DFFEAS(PC1L1007, CLOCK_50, !X1_r_sync_rst,  , PC1_E_valid_from_R,  ,  ,  ,  );


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--PC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
PC1L555 = ( !PC1_D_iw[4] & ( !PC1_D_iw[5] & ( (!PC1_D_iw[0] & (!PC1_D_iw[1] & (!PC1_D_iw[2] & !PC1_D_iw[3]))) ) ) );


--PC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
PC1L568 = ( PC1_D_iw[15] & ( PC1_D_iw[16] & ( (!PC1_D_iw[11] & (PC1_D_iw[12] & (PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
PC1L569 = ( PC1_D_iw[15] & ( PC1_D_iw[16] & ( (PC1_D_iw[11] & (PC1_D_iw[12] & (PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
PC1L556 = ( !PC1_D_iw[4] & ( !PC1_D_iw[5] & ( (!PC1_D_iw[0] & (PC1_D_iw[1] & (!PC1_D_iw[2] & !PC1_D_iw[3]))) ) ) );


--PC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
PC1L557 = ( !PC1_D_iw[4] & ( PC1_D_iw[5] & ( (!PC1_D_iw[0] & (!PC1_D_iw[1] & (PC1_D_iw[2] & !PC1_D_iw[3]))) ) ) );


--PC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
PC1L558 = ( !PC1_D_iw[4] & ( PC1_D_iw[5] & ( (!PC1_D_iw[0] & (PC1_D_iw[1] & (!PC1_D_iw[2] & PC1_D_iw[3]))) ) ) );


--PC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
PC1L210 = ( !PC1L215 & ( !PC1L214 & ( (!PC1L556 & (!PC1L557 & (!PC1L558 & !PC1L216))) ) ) );


--PC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
PC1L206 = ( PC1_D_iw[5] & ( PC1_D_iw[4] & ( (!PC1_D_iw[1] & (!PC1_D_iw[0] & ((!PC1_D_iw[3]) # (PC1_D_iw[2])))) # (PC1_D_iw[1] & (PC1_D_iw[0] & ((!PC1_D_iw[3]) # (!PC1_D_iw[2])))) ) ) ) # ( !PC1_D_iw[5] & ( PC1_D_iw[4] & ( (!PC1_D_iw[1] & (((!PC1_D_iw[0])))) # (PC1_D_iw[1] & (PC1_D_iw[0] & ((!PC1_D_iw[3]) # (!PC1_D_iw[2])))) ) ) ) # ( PC1_D_iw[5] & ( !PC1_D_iw[4] & ( (!PC1_D_iw[1] & (!PC1_D_iw[0] & ((!PC1_D_iw[2]) # (PC1_D_iw[3])))) # (PC1_D_iw[1] & (((PC1_D_iw[0])))) ) ) ) # ( !PC1_D_iw[5] & ( !PC1_D_iw[4] & ( (!PC1_D_iw[1] & ((!PC1_D_iw[0]) # ((!PC1_D_iw[3] & !PC1_D_iw[2])))) # (PC1_D_iw[1] & (((PC1_D_iw[0])))) ) ) );


--PC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
PC1L258 = (!PC1L206 & ((PC1_D_iw[18]))) # (PC1L206 & (PC1_D_iw[23]));


--PC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
PC1L259 = ( PC1L210 & ( PC1L258 & ( (!PC1L548) # (((!PC1L223 & !PC1L222)) # (PC1L555)) ) ) ) # ( !PC1L210 & ( PC1L258 & ( PC1L555 ) ) ) # ( PC1L210 & ( !PC1L258 & ( PC1L555 ) ) ) # ( !PC1L210 & ( !PC1L258 & ( PC1L555 ) ) );


--PC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2
PC1L256 = (!PC1L206 & ((PC1_D_iw[17]))) # (PC1L206 & (PC1_D_iw[22]));


--PC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3
PC1L257 = ( PC1L210 & ( PC1L256 ) ) # ( !PC1L210 & ( PC1L256 ) ) # ( PC1L210 & ( !PC1L256 & ( ((PC1L548 & ((PC1L222) # (PC1L223)))) # (PC1L555) ) ) ) # ( !PC1L210 & ( !PC1L256 ) );


--PC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~4
PC1L262 = (!PC1L206 & ((PC1_D_iw[20]))) # (PC1L206 & (PC1_D_iw[25]));


--PC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~5
PC1L263 = ( PC1L210 & ( PC1L262 ) ) # ( !PC1L210 & ( PC1L262 ) ) # ( PC1L210 & ( !PC1L262 & ( ((PC1L548 & ((PC1L222) # (PC1L223)))) # (PC1L555) ) ) ) # ( !PC1L210 & ( !PC1L262 ) );


--PC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6
PC1L264 = (!PC1L206 & ((PC1_D_iw[21]))) # (PC1L206 & (PC1_D_iw[26]));


--PC1L265 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7
PC1L265 = ( PC1L210 & ( PC1L264 ) ) # ( !PC1L210 & ( PC1L264 ) ) # ( PC1L210 & ( !PC1L264 & ( ((PC1L548 & ((PC1L222) # (PC1L223)))) # (PC1L555) ) ) ) # ( !PC1L210 & ( !PC1L264 ) );


--PC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~8
PC1L260 = (!PC1L206 & ((PC1_D_iw[19]))) # (PC1L206 & (PC1_D_iw[24]));


--PC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~9
PC1L261 = ( PC1L210 & ( PC1L260 ) ) # ( !PC1L210 & ( PC1L260 ) ) # ( PC1L210 & ( !PC1L260 & ( ((PC1L548 & ((PC1L222) # (PC1L223)))) # (PC1L555) ) ) ) # ( !PC1L210 & ( !PC1L260 ) );


--PC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
PC1L559 = ( !PC1_D_iw[4] & ( !PC1_D_iw[5] & ( (PC1_D_iw[0] & (!PC1_D_iw[1] & (!PC1_D_iw[2] & !PC1_D_iw[3]))) ) ) );


--PC1L672 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2
PC1L672 = (PC1L670 & PC1L671);


--PC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
PC1L310 = (!PC1L559 & (!PC1L672 & !PC1L749));


--PC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
PC1_D_wr_dst_reg = ( PC1L261 & ( PC1L310 ) ) # ( !PC1L261 & ( PC1L310 & ( (((PC1L265) # (PC1L263)) # (PC1L257)) # (PC1L259) ) ) );


--PC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

PC1_av_ld_aligning_data = DFFEAS(PC1L848, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

PC1_av_ld_align_cycle[1] = DFFEAS(PC1L844, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

PC1_av_ld_align_cycle[0] = DFFEAS(PC1L843, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
PC1L235 = (PC1_D_iw[0] & (PC1_D_iw[3] & ((PC1_D_iw[2]) # (PC1_D_iw[1]))));


--PC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
PC1L846 = ( PC1L235 & ( (PC1_av_ld_aligning_data & ((!PC1_av_ld_align_cycle[1]) # (!PC1_D_iw[4] $ (!PC1_av_ld_align_cycle[0])))) ) ) # ( !PC1L235 & ( (PC1_av_ld_aligning_data & ((!PC1_av_ld_align_cycle[1]) # (!PC1_av_ld_align_cycle[0]))) ) );


--PC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
PC1L237 = (!PC1_D_iw[3] & PC1_D_iw[4]);


--PC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~1
PC1L238 = (PC1_D_iw[0] & (PC1_D_iw[2] & PC1L237));


--PC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
PC1L847 = ( !PC1_av_ld_aligning_data & ( PC1L237 & ( (PC1_d_read & (!DC1_WideOr1 & ((!PC1_D_iw[0]) # (!PC1_D_iw[2])))) ) ) ) # ( !PC1_av_ld_aligning_data & ( !PC1L237 & ( (PC1_d_read & !DC1_WideOr1) ) ) );


--PC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

PC1_av_ld_waiting_for_data = DFFEAS(PC1L963, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
PC1L963 = (!PC1_av_ld_waiting_for_data & (((PC1L353)))) # (PC1_av_ld_waiting_for_data & ((!PC1_d_read) # ((DC1_WideOr1))));


--PC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
PC1L542 = (!PC1_E_shift_rot_cnt[3] & (!PC1_E_shift_rot_cnt[2] & (!PC1_E_shift_rot_cnt[1] & !PC1_E_shift_rot_cnt[0])));


--PC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
PC1L543 = (PC1_R_ctrl_shift_rot & (((!PC1L542) # (PC1_E_shift_rot_cnt[4])) # (PC1_E_new_inst)));


--PC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
PC1L544 = ( PC1L963 & ( !PC1L543 & ( !PC1_R_ctrl_ld ) ) ) # ( !PC1L963 & ( !PC1L543 & ( (!PC1_R_ctrl_ld) # (((!PC1L846 & !PC1L847)) # (PC1L238)) ) ) );


--PC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
PC1L838 = ( PC1_E_valid_from_R & ( PC1L544 & ( (!PC1L972 & (!PC1L353 & ((!PC1_d_write) # (XB1L3)))) ) ) );


--PC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
PC1L228 = ( PC1_D_iw[2] & ( (PC1_D_iw[0] & (PC1_D_iw[1] & ((!PC1_D_iw[4]) # (!PC1_D_iw[3])))) ) );


--VB3_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

VB3_av_readdata_pre[0] = DFFEAS(SC1_readdata[0], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0]
--register power-up is low

VB2_av_readdata_pre[0] = DFFEAS(VCC, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0]
--register power-up is low

VB5_av_readdata_pre[0] = DFFEAS(Y1_readdata[0], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]
--register power-up is low

VB6_av_readdata_pre[0] = DFFEAS(T1_readdata[0], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
DC1L4 = ( VB5_av_readdata_pre[0] & ( VB6_av_readdata_pre[0] & ( (!VB6_read_latency_shift_reg[0] & (!VB5_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[0])))) ) ) ) # ( !VB5_av_readdata_pre[0] & ( VB6_av_readdata_pre[0] & ( (!VB6_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[0]))) ) ) ) # ( VB5_av_readdata_pre[0] & ( !VB6_av_readdata_pre[0] & ( (!VB5_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[0]))) ) ) ) # ( !VB5_av_readdata_pre[0] & ( !VB6_av_readdata_pre[0] & ( (!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[0]) ) ) );


--DC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1
DC1L5 = ( DC1L4 & ( (!VB2_read_latency_shift_reg[0] & ((!QB2L1) # ((!VB3_av_readdata_pre[0])))) # (VB2_read_latency_shift_reg[0] & (!VB2_av_readdata_pre[0] & ((!QB2L1) # (!VB3_av_readdata_pre[0])))) ) );


--DC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]
DC1_src_data[0] = (!DC1L5) # ((QB3L1 & VD1_q_a[0]));


--PC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

PC1_av_ld_byte1_data[0] = DFFEAS(PC1L870, CLOCK_50, !X1_r_sync_rst,  , PC1L868,  ,  ,  ,  );


--PC1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
PC1L961 = ( PC1_av_ld_align_cycle[0] & ( (PC1_W_alu_result[1] & (PC1_av_ld_aligning_data & !PC1_av_ld_align_cycle[1])) ) ) # ( !PC1_av_ld_align_cycle[0] & ( (PC1_av_ld_aligning_data & ((!PC1_W_alu_result[0] & (PC1_W_alu_result[1] & !PC1_av_ld_align_cycle[1])) # (PC1_W_alu_result[0] & ((!PC1_av_ld_align_cycle[1]) # (PC1_W_alu_result[1]))))) ) );


--PC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]~0
PC1L852 = ( PC1_av_ld_align_cycle[0] & ( (!PC1_av_ld_aligning_data) # ((PC1_W_alu_result[1] & !PC1_av_ld_align_cycle[1])) ) ) # ( !PC1_av_ld_align_cycle[0] & ( (!PC1_av_ld_aligning_data) # ((!PC1_W_alu_result[0] & (PC1_W_alu_result[1] & !PC1_av_ld_align_cycle[1])) # (PC1_W_alu_result[0] & ((!PC1_av_ld_align_cycle[1]) # (PC1_W_alu_result[1])))) ) );


--PC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

PC1_R_compare_op[0] = DFFEAS(PC1L302, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~15
PC1L371 = (!PC1_E_src2[17] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[17])) # (PC1_R_logic_op[1] & ((PC1_E_src1[17]))))) # (PC1_E_src2[17] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[17])))));


--PC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

PC1_E_src2[1] = DFFEAS(PC1L738, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~16
PC1L355 = (!PC1_E_src2[1] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[1])) # (PC1_R_logic_op[1] & ((PC1_E_src1[1]))))) # (PC1_E_src2[1] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[1])))));


--PC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
PC1L579 = (!PC1L371 & !PC1L355);


--PC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~17
PC1L377 = (!PC1_E_src2[23] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[23])) # (PC1_R_logic_op[1] & ((PC1_E_src1[23]))))) # (PC1_E_src2[23] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[23])))));


--PC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~18
PC1L376 = (!PC1_E_src2[22] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[22])) # (PC1_R_logic_op[1] & ((PC1_E_src1[22]))))) # (PC1_E_src2[22] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[22])))));


--PC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~19
PC1L375 = (!PC1_E_src2[21] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[21])) # (PC1_R_logic_op[1] & ((PC1_E_src1[21]))))) # (PC1_E_src2[21] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[21])))));


--PC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~20
PC1L374 = (!PC1_E_src2[20] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[20])) # (PC1_R_logic_op[1] & ((PC1_E_src1[20]))))) # (PC1_E_src2[20] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[20])))));


--PC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~21
PC1L373 = (!PC1_E_src2[19] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[19])) # (PC1_R_logic_op[1] & ((PC1_E_src1[19]))))) # (PC1_E_src2[19] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[19])))));


--PC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~22
PC1L372 = (!PC1_E_src2[18] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[18])) # (PC1_R_logic_op[1] & ((PC1_E_src1[18]))))) # (PC1_E_src2[18] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[18])))));


--PC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
PC1L580 = ( !PC1L373 & ( !PC1L372 & ( (!PC1L377 & (!PC1L376 & (!PC1L375 & !PC1L374))) ) ) );


--PC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
PC1L581 = ( PC1_E_src1[15] & ( PC1_E_src2[15] & ( (!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & ((PC1_E_src2[14]) # (PC1_E_src1[14])))) # (PC1_R_logic_op[1] & (PC1_R_logic_op[0] & (!PC1_E_src1[14] $ (PC1_E_src2[14])))) ) ) ) # ( !PC1_E_src1[15] & ( PC1_E_src2[15] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src2[14]) # (PC1_E_src1[14]))) # (PC1_R_logic_op[0] & ((!PC1_E_src1[14]) # (!PC1_E_src2[14]))))) ) ) ) # ( PC1_E_src1[15] & ( !PC1_E_src2[15] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src2[14]) # (PC1_E_src1[14]))) # (PC1_R_logic_op[0] & ((!PC1_E_src1[14]) # (!PC1_E_src2[14]))))) ) ) ) # ( !PC1_E_src1[15] & ( !PC1_E_src2[15] & ( (!PC1_E_src1[14] & ((!PC1_R_logic_op[1] & (PC1_R_logic_op[0])) # (PC1_R_logic_op[1] & ((!PC1_E_src2[14]))))) # (PC1_E_src1[14] & (PC1_R_logic_op[0] & (!PC1_R_logic_op[1] $ (PC1_E_src2[14])))) ) ) );


--PC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
PC1L582 = ( PC1_E_src1[13] & ( PC1_E_src2[13] & ( (!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & ((PC1_E_src2[12]) # (PC1_E_src1[12])))) # (PC1_R_logic_op[1] & (PC1_R_logic_op[0] & (!PC1_E_src1[12] $ (PC1_E_src2[12])))) ) ) ) # ( !PC1_E_src1[13] & ( PC1_E_src2[13] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src2[12]) # (PC1_E_src1[12]))) # (PC1_R_logic_op[0] & ((!PC1_E_src1[12]) # (!PC1_E_src2[12]))))) ) ) ) # ( PC1_E_src1[13] & ( !PC1_E_src2[13] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src2[12]) # (PC1_E_src1[12]))) # (PC1_R_logic_op[0] & ((!PC1_E_src1[12]) # (!PC1_E_src2[12]))))) ) ) ) # ( !PC1_E_src1[13] & ( !PC1_E_src2[13] & ( (!PC1_E_src1[12] & ((!PC1_R_logic_op[1] & (PC1_R_logic_op[0])) # (PC1_R_logic_op[1] & ((!PC1_E_src2[12]))))) # (PC1_E_src1[12] & (PC1_R_logic_op[0] & (!PC1_R_logic_op[1] $ (PC1_E_src2[12])))) ) ) );


--PC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
PC1L583 = ( PC1_E_src1[11] & ( PC1_E_src2[11] & ( (!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & ((PC1_E_src2[10]) # (PC1_E_src1[10])))) # (PC1_R_logic_op[1] & (PC1_R_logic_op[0] & (!PC1_E_src1[10] $ (PC1_E_src2[10])))) ) ) ) # ( !PC1_E_src1[11] & ( PC1_E_src2[11] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src2[10]) # (PC1_E_src1[10]))) # (PC1_R_logic_op[0] & ((!PC1_E_src1[10]) # (!PC1_E_src2[10]))))) ) ) ) # ( PC1_E_src1[11] & ( !PC1_E_src2[11] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src2[10]) # (PC1_E_src1[10]))) # (PC1_R_logic_op[0] & ((!PC1_E_src1[10]) # (!PC1_E_src2[10]))))) ) ) ) # ( !PC1_E_src1[11] & ( !PC1_E_src2[11] & ( (!PC1_E_src1[10] & ((!PC1_R_logic_op[1] & (PC1_R_logic_op[0])) # (PC1_R_logic_op[1] & ((!PC1_E_src2[10]))))) # (PC1_E_src1[10] & (PC1_R_logic_op[0] & (!PC1_R_logic_op[1] $ (PC1_E_src2[10])))) ) ) );


--PC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
PC1L584 = ( PC1_E_src1[9] & ( PC1_E_src2[9] & ( (!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & ((PC1_E_src2[8]) # (PC1_E_src1[8])))) # (PC1_R_logic_op[1] & (PC1_R_logic_op[0] & (!PC1_E_src1[8] $ (PC1_E_src2[8])))) ) ) ) # ( !PC1_E_src1[9] & ( PC1_E_src2[9] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src2[8]) # (PC1_E_src1[8]))) # (PC1_R_logic_op[0] & ((!PC1_E_src1[8]) # (!PC1_E_src2[8]))))) ) ) ) # ( PC1_E_src1[9] & ( !PC1_E_src2[9] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src2[8]) # (PC1_E_src1[8]))) # (PC1_R_logic_op[0] & ((!PC1_E_src1[8]) # (!PC1_E_src2[8]))))) ) ) ) # ( !PC1_E_src1[9] & ( !PC1_E_src2[9] & ( (!PC1_E_src1[8] & ((!PC1_R_logic_op[1] & (PC1_R_logic_op[0])) # (PC1_R_logic_op[1] & ((!PC1_E_src2[8]))))) # (PC1_E_src1[8] & (PC1_R_logic_op[0] & (!PC1_R_logic_op[1] $ (PC1_E_src2[8])))) ) ) );


--PC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
PC1L585 = ( PC1_E_src2[4] & ( PC1_E_src1[4] & ( (!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & ((PC1_E_src2[5]) # (PC1_E_src1[5])))) # (PC1_R_logic_op[1] & (PC1_R_logic_op[0] & (!PC1_E_src1[5] $ (PC1_E_src2[5])))) ) ) ) # ( !PC1_E_src2[4] & ( PC1_E_src1[4] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src2[5]) # (PC1_E_src1[5]))) # (PC1_R_logic_op[0] & ((!PC1_E_src1[5]) # (!PC1_E_src2[5]))))) ) ) ) # ( PC1_E_src2[4] & ( !PC1_E_src1[4] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src2[5]) # (PC1_E_src1[5]))) # (PC1_R_logic_op[0] & ((!PC1_E_src1[5]) # (!PC1_E_src2[5]))))) ) ) ) # ( !PC1_E_src2[4] & ( !PC1_E_src1[4] & ( (!PC1_E_src1[5] & ((!PC1_R_logic_op[1] & (PC1_R_logic_op[0])) # (PC1_R_logic_op[1] & ((!PC1_E_src2[5]))))) # (PC1_E_src1[5] & (PC1_R_logic_op[0] & (!PC1_R_logic_op[1] $ (PC1_E_src2[5])))) ) ) );


--PC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
PC1L586 = ( PC1L584 & ( PC1L585 & ( (!PC1L360 & (!PC1L361 & (PC1L582 & PC1L583))) ) ) );


--PC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
PC1L587 = ( PC1_E_src2[24] & ( PC1_E_src1[24] & ( (!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & ((PC1_E_src1[25]) # (PC1_E_src2[25])))) # (PC1_R_logic_op[1] & (PC1_R_logic_op[0] & (!PC1_E_src2[25] $ (PC1_E_src1[25])))) ) ) ) # ( !PC1_E_src2[24] & ( PC1_E_src1[24] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src1[25]) # (PC1_E_src2[25]))) # (PC1_R_logic_op[0] & ((!PC1_E_src2[25]) # (!PC1_E_src1[25]))))) ) ) ) # ( PC1_E_src2[24] & ( !PC1_E_src1[24] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src1[25]) # (PC1_E_src2[25]))) # (PC1_R_logic_op[0] & ((!PC1_E_src2[25]) # (!PC1_E_src1[25]))))) ) ) ) # ( !PC1_E_src2[24] & ( !PC1_E_src1[24] & ( (!PC1_E_src2[25] & ((!PC1_R_logic_op[1] & (PC1_R_logic_op[0])) # (PC1_R_logic_op[1] & ((!PC1_E_src1[25]))))) # (PC1_E_src2[25] & (PC1_R_logic_op[0] & (!PC1_R_logic_op[1] $ (PC1_E_src1[25])))) ) ) );


--PC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
PC1L588 = ( PC1_E_src2[26] & ( PC1_E_src1[26] & ( (!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & ((PC1_E_src1[27]) # (PC1_E_src2[27])))) # (PC1_R_logic_op[1] & (PC1_R_logic_op[0] & (!PC1_E_src2[27] $ (PC1_E_src1[27])))) ) ) ) # ( !PC1_E_src2[26] & ( PC1_E_src1[26] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src1[27]) # (PC1_E_src2[27]))) # (PC1_R_logic_op[0] & ((!PC1_E_src2[27]) # (!PC1_E_src1[27]))))) ) ) ) # ( PC1_E_src2[26] & ( !PC1_E_src1[26] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src1[27]) # (PC1_E_src2[27]))) # (PC1_R_logic_op[0] & ((!PC1_E_src2[27]) # (!PC1_E_src1[27]))))) ) ) ) # ( !PC1_E_src2[26] & ( !PC1_E_src1[26] & ( (!PC1_E_src2[27] & ((!PC1_R_logic_op[1] & (PC1_R_logic_op[0])) # (PC1_R_logic_op[1] & ((!PC1_E_src1[27]))))) # (PC1_E_src2[27] & (PC1_R_logic_op[0] & (!PC1_R_logic_op[1] $ (PC1_E_src1[27])))) ) ) );


--PC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
PC1L589 = ( PC1_E_src2[28] & ( PC1_E_src1[28] & ( (!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & ((PC1_E_src1[29]) # (PC1_E_src2[29])))) # (PC1_R_logic_op[1] & (PC1_R_logic_op[0] & (!PC1_E_src2[29] $ (PC1_E_src1[29])))) ) ) ) # ( !PC1_E_src2[28] & ( PC1_E_src1[28] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src1[29]) # (PC1_E_src2[29]))) # (PC1_R_logic_op[0] & ((!PC1_E_src2[29]) # (!PC1_E_src1[29]))))) ) ) ) # ( PC1_E_src2[28] & ( !PC1_E_src1[28] & ( (!PC1_R_logic_op[1] & ((!PC1_R_logic_op[0] & ((PC1_E_src1[29]) # (PC1_E_src2[29]))) # (PC1_R_logic_op[0] & ((!PC1_E_src2[29]) # (!PC1_E_src1[29]))))) ) ) ) # ( !PC1_E_src2[28] & ( !PC1_E_src1[28] & ( (!PC1_E_src2[29] & ((!PC1_R_logic_op[1] & (PC1_R_logic_op[0])) # (PC1_R_logic_op[1] & ((!PC1_E_src1[29]))))) # (PC1_E_src2[29] & (PC1_R_logic_op[0] & (!PC1_R_logic_op[1] $ (PC1_E_src1[29])))) ) ) );


--PC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

PC1_E_src2[0] = DFFEAS(PC1L737, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~23
PC1L354 = (!PC1_E_src2[0] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[0])) # (PC1_R_logic_op[1] & ((PC1_E_src1[0]))))) # (PC1_E_src2[0] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[0])))));


--PC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

PC1_E_src2[31] = DFFEAS(PC1L735, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~24
PC1L385 = (!PC1_E_src2[31] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[31])) # (PC1_R_logic_op[1] & ((PC1_E_src1[31]))))) # (PC1_E_src2[31] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[31])))));


--PC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~25
PC1L384 = (!PC1_E_src2[30] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[30])) # (PC1_R_logic_op[1] & ((PC1_E_src1[30]))))) # (PC1_E_src2[30] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[30])))));


--PC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
PC1L590 = ( !PC1L385 & ( !PC1L384 & ( (!PC1L357 & (!PC1L356 & (!PC1L370 & !PC1L354))) ) ) );


--PC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
PC1L591 = ( PC1L589 & ( PC1L590 & ( (PC1L581 & (PC1L586 & (PC1L587 & PC1L588))) ) ) );


--PC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

PC1_R_compare_op[1] = DFFEAS(PC1L303, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
PC1L346 = ( PC1L591 & ( PC1_R_compare_op[1] & ( (!PC1_R_compare_op[0] & (PC1L126)) # (PC1_R_compare_op[0] & (((!PC1L579) # (!PC1L580)))) ) ) ) # ( !PC1L591 & ( PC1_R_compare_op[1] & ( (PC1_R_compare_op[0]) # (PC1L126) ) ) ) # ( PC1L591 & ( !PC1_R_compare_op[1] & ( (!PC1_R_compare_op[0] & (((PC1L579 & PC1L580)))) # (PC1_R_compare_op[0] & (!PC1L126)) ) ) ) # ( !PC1L591 & ( !PC1_R_compare_op[1] & ( (!PC1L126 & PC1_R_compare_op[0]) ) ) );


--PC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

PC1_W_status_reg_pie = DFFEAS(PC1L836, CLOCK_50, !X1_r_sync_rst,  , PC1_E_valid_from_R,  ,  ,  ,  );


--PC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
PC1L592 = ( !PC1_D_iw[10] & ( (!PC1_D_iw[7] & (!PC1_D_iw[9] & (!PC1_D_iw[6] & !PC1_D_iw[8]))) ) );


--PC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
PC1L593 = ( !PC1_D_iw[10] & ( (!PC1_D_iw[7] & (!PC1_D_iw[9] & (PC1_D_iw[6] & !PC1_D_iw[8]))) ) );


--PC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

PC1_W_bstatus_reg = DFFEAS(PC1L786, CLOCK_50, !X1_r_sync_rst,  , PC1_E_valid_from_R,  ,  ,  ,  );


--PC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
PC1L594 = ( !PC1_D_iw[10] & ( (PC1_D_iw[7] & (!PC1_D_iw[9] & (!PC1_D_iw[6] & !PC1_D_iw[8]))) ) );


--PC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

PC1_W_ienable_reg[0] = DFFEAS(PC1L794, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0
PC1L595 = ( !PC1_D_iw[10] & ( (PC1_D_iw[7] & (!PC1_D_iw[9] & (PC1_D_iw[6] & !PC1_D_iw[8]))) ) );


--PC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

PC1_W_ipending_reg[0] = DFFEAS(PC1L797, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
PC1L347 = ( !PC1_D_iw[10] & ( PC1_W_ipending_reg[0] & ( (!PC1_D_iw[7] & (!PC1_D_iw[9] & (!PC1_D_iw[6] & PC1_D_iw[8]))) ) ) );


--PC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
PC1L348 = ( PC1L347 & ( (!PC1_W_bstatus_reg & PC1L594) ) ) # ( !PC1L347 & ( (!PC1L594 & (((!PC1_W_ienable_reg[0]) # (!PC1L595)))) # (PC1L594 & (!PC1_W_bstatus_reg)) ) );


--PC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
PC1L349 = ( PC1L348 & ( (!PC1L592 & (((PC1L593 & PC1_W_estatus_reg)))) # (PC1L592 & (PC1_W_status_reg_pie)) ) ) # ( !PC1L348 & ( (!PC1L592 & (((!PC1L593) # (PC1_W_estatus_reg)))) # (PC1L592 & (PC1_W_status_reg_pie)) ) );


--PC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16
PC1L311 = ( PC1L130 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L354)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[0])))) ) ) # ( !PC1L130 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L354))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[0])))) ) );


--PC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req
PC1_intr_req = (PC1_W_status_reg_pie & PC1_W_ipending_reg[0]);


--VB3_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

VB3_av_readdata_pre[22] = DFFEAS(SC1_readdata[22], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src1_valid~0
QB2L2 = (VB3_read_latency_shift_reg[0] & (UB3_mem[0][74] & UB3_mem[0][56]));


--QB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
QB3L2 = (VB4_read_latency_shift_reg[0] & (UB4_mem[0][74] & UB4_mem[0][56]));


--PC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0
PC1L618 = ( QB3L2 & ( (!PC1_intr_req & (((VB3_av_readdata_pre[22] & QB2L2)) # (VD1_q_a[22]))) ) ) # ( !QB3L2 & ( (!PC1_intr_req & (VB3_av_readdata_pre[22] & QB2L2)) ) );


--PC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

PC1_hbreak_pending = DFFEAS(PC1L1009, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

AD1_jtag_break = DFFEAS(AD1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

PC1_wait_for_one_post_bret_inst = DFFEAS(PC1L1015, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L1010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
PC1L1010 = ( PC1_wait_for_one_post_bret_inst & ( (PC1_W_valid & (!PC1_hbreak_enabled & ((AD1_jtag_break) # (PC1_hbreak_pending)))) ) ) # ( !PC1_wait_for_one_post_bret_inst & ( (!PC1_hbreak_enabled & ((AD1_jtag_break) # (PC1_hbreak_pending))) ) );


--PC1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
PC1L663 = (!PC1_i_read & ((QB3L2) # (QB2L2)));


--VB3_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

VB3_av_readdata_pre[23] = DFFEAS(SC1_readdata[23], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1
PC1L619 = ( VD1_q_a[23] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[23])) # (QB3L2))) ) ) # ( !VD1_q_a[23] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[23])) ) );


--VB3_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

VB3_av_readdata_pre[24] = DFFEAS(SC1_readdata[24], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2
PC1L620 = ( VD1_q_a[24] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[24])) # (QB3L2))) ) ) # ( !VD1_q_a[24] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[24])) ) );


--VB3_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

VB3_av_readdata_pre[25] = DFFEAS(SC1_readdata[25], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3
PC1L621 = ( VD1_q_a[25] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[25])) # (QB3L2))) ) ) # ( !VD1_q_a[25] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[25])) ) );


--VB3_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

VB3_av_readdata_pre[26] = DFFEAS(SC1_readdata[26], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4
PC1L622 = ( VD1_q_a[26] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[26])) # (QB3L2))) ) ) # ( !VD1_q_a[26] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[26])) ) );


--X1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

X1_altera_reset_synchronizer_int_chain[1] = DFFEAS(X1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

X1_r_sync_rst_chain[3] = DFFEAS(X1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1L18 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1
X1L18 = (X1_altera_reset_synchronizer_int_chain[2] & X1_r_sync_rst_chain[3]);


--VB3_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

VB3_av_readdata_pre[11] = DFFEAS(SC1_readdata[11], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L273 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]~0
PC1L273 = (!PC1_intr_req & !PC1L1010);


--PC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
PC1L607 = ( PC1L273 & ( (!QB2L2 & (QB3L2 & ((VD1_q_a[11])))) # (QB2L2 & (((QB3L2 & VD1_q_a[11])) # (VB3_av_readdata_pre[11]))) ) ) # ( !PC1L273 );


--VB3_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

VB3_av_readdata_pre[12] = DFFEAS(SC1_readdata[12], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
PC1L608 = ( VD1_q_a[12] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[12])) # (QB3L2))) ) ) # ( !VD1_q_a[12] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[12])) ) );


--VB3_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

VB3_av_readdata_pre[13] = DFFEAS(SC1_readdata[13], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
PC1L609 = ( VD1_q_a[13] & ( ((!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[13]))) # (QB3L2) ) ) # ( !VD1_q_a[13] & ( (!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[13])) ) );


--VB3_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

VB3_av_readdata_pre[14] = DFFEAS(SC1_readdata[14], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8
PC1L610 = ( VD1_q_a[14] & ( (((QB2L2 & VB3_av_readdata_pre[14])) # (QB3L2)) # (PC1_intr_req) ) ) # ( !VD1_q_a[14] & ( ((QB2L2 & VB3_av_readdata_pre[14])) # (PC1_intr_req) ) );


--VB3_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

VB3_av_readdata_pre[15] = DFFEAS(SC1_readdata[15], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9
PC1L611 = ( VD1_q_a[15] & ( ((!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[15]))) # (QB3L2) ) ) # ( !VD1_q_a[15] & ( (!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[15])) ) );


--VB3_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

VB3_av_readdata_pre[16] = DFFEAS(SC1_readdata[16], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10
PC1L612 = ( VD1_q_a[16] & ( ((!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[16]))) # (QB3L2) ) ) # ( !VD1_q_a[16] & ( (!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[16])) ) );


--PC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11
PC1L596 = ( QB3L2 & ( (!PC1_intr_req & (((VB3_av_readdata_pre[0] & QB2L2)) # (VD1_q_a[0]))) ) ) # ( !QB3L2 & ( (VB3_av_readdata_pre[0] & (!PC1_intr_req & QB2L2)) ) );


--VB3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

VB3_av_readdata_pre[1] = DFFEAS(SC1_readdata[1], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12
PC1L597 = ( VD1_q_a[1] & ( ((!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[1]))) # (QB3L2) ) ) # ( !VD1_q_a[1] & ( (!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[1])) ) );


--VB3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

VB3_av_readdata_pre[2] = DFFEAS(SC1_readdata[2], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13
PC1L598 = ( VD1_q_a[2] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[2])) # (QB3L2))) ) ) # ( !VD1_q_a[2] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[2])) ) );


--VB3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

VB3_av_readdata_pre[3] = DFFEAS(SC1_readdata[3], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14
PC1L599 = ( VD1_q_a[3] & ( ((!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[3]))) # (QB3L2) ) ) # ( !VD1_q_a[3] & ( (!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[3])) ) );


--VB3_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

VB3_av_readdata_pre[4] = DFFEAS(SC1_readdata[4], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15
PC1L600 = ( VD1_q_a[4] & ( ((!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[4]))) # (QB3L2) ) ) # ( !VD1_q_a[4] & ( (!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[4])) ) );


--VB3_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

VB3_av_readdata_pre[5] = DFFEAS(SC1_readdata[5], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
PC1L601 = ( VD1_q_a[5] & ( ((!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[5]))) # (QB3L2) ) ) # ( !VD1_q_a[5] & ( (!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[5])) ) );


--PC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
PC1L245 = (PC1_D_iw[12] & (((PC1_D_iw[11] & !PC1_D_iw[16])) # (PC1_D_iw[15])));


--PC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
PC1L246 = (!PC1_D_iw[13] & (PC1_D_iw[14] & (PC1L548 & PC1L245)));


--PC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~2
PC1L848 = ( PC1L235 & ( PC1L847 ) ) # ( !PC1L235 & ( PC1L847 ) ) # ( PC1L235 & ( !PC1L847 & ( (PC1_av_ld_aligning_data & ((!PC1_av_ld_align_cycle[1]) # (!PC1_D_iw[4] $ (!PC1_av_ld_align_cycle[0])))) ) ) ) # ( !PC1L235 & ( !PC1L847 & ( (PC1_av_ld_aligning_data & ((!PC1_av_ld_align_cycle[1]) # (!PC1_av_ld_align_cycle[0]))) ) ) );


--PC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~3
PC1L545 = ( PC1L963 & ( PC1L543 & ( PC1_E_valid_from_R ) ) ) # ( !PC1L963 & ( PC1L543 & ( PC1_E_valid_from_R ) ) ) # ( PC1L963 & ( !PC1L543 & ( (PC1_R_ctrl_ld & PC1_E_valid_from_R) ) ) ) # ( !PC1L963 & ( !PC1L543 & ( (PC1_R_ctrl_ld & (PC1_E_valid_from_R & (!PC1L238 & PC1L848))) ) ) );


--PC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
PC1L547 = ( PC1_R_valid & ( PC1L545 ) ) # ( !PC1_R_valid & ( PC1L545 ) ) # ( PC1_R_valid & ( !PC1L545 ) ) # ( !PC1_R_valid & ( !PC1L545 & ( (((PC1_d_write & !XB1L3)) # (PC1L353)) # (PC1L972) ) ) );


--PC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

PC1_D_valid = DFFEAS(PC1L663, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
PC1L211 = (!PC1L558 & (!PC1L216 & (!PC1L215 & !PC1L214)));


--PC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
PC1L570 = ( PC1_D_iw[15] & ( PC1_D_iw[16] & ( (!PC1_D_iw[11] & (!PC1_D_iw[12] & (PC1_D_iw[13] & !PC1_D_iw[14]))) ) ) );


--PC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
PC1L571 = ( PC1_D_iw[15] & ( PC1_D_iw[16] & ( (PC1_D_iw[11] & (!PC1_D_iw[12] & (PC1_D_iw[13] & !PC1_D_iw[14]))) ) ) );


--PC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
PC1L572 = ( PC1_D_iw[15] & ( PC1_D_iw[16] & ( (PC1_D_iw[11] & (!PC1_D_iw[12] & (PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
PC1L573 = ( PC1_D_iw[15] & ( !PC1_D_iw[16] & ( (PC1_D_iw[11] & (!PC1_D_iw[12] & (PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
PC1L239 = (!PC1L555 & (!PC1L556 & ((!PC1L548) # (!PC1L241))));


--PC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
PC1L240 = ( PC1L242 & ( PC1L239 & ( ((!PC1L211) # (PC1L557)) # (PC1L548) ) ) ) # ( !PC1L242 & ( PC1L239 & ( ((!PC1L211) # ((PC1L548 & PC1L223))) # (PC1L557) ) ) ) # ( PC1L242 & ( !PC1L239 ) ) # ( !PC1L242 & ( !PC1L239 ) );


--PC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
PC1L227 = ( !PC1_D_iw[5] & ( (!PC1_D_iw[1] & (!PC1_D_iw[2] & (!PC1_D_iw[3] & !PC1_D_iw[4]))) ) );


--VB3_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

VB3_av_readdata_pre[9] = DFFEAS(SC1_readdata[9], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17
PC1L605 = ( VD1_q_a[9] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[9])) # (QB3L2))) ) ) # ( !VD1_q_a[9] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[9])) ) );


--PC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
PC1L249 = (!PC1_D_iw[11] & ((!PC1_D_iw[14] & ((!PC1_D_iw[16]))) # (PC1_D_iw[14] & (PC1_D_iw[15]))));


--PC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
PC1L250 = (PC1_D_iw[12] & (!PC1_D_iw[13] & (PC1L548 & PC1L249)));


--PC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
PC1L220 = ( PC1_D_iw[2] & ( PC1_D_iw[5] & ( (!PC1_D_iw[0] & (!PC1_D_iw[1] & ((PC1_D_iw[3]) # (PC1_D_iw[4])))) ) ) );


--PC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
PC1L221 = ( !PC1L224 & ( (!PC1L568 & (!PC1L569 & (!PC1L226 & !PC1L225))) ) );


--PC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
PC1L574 = ( !PC1_D_iw[15] & ( !PC1_D_iw[16] & ( (PC1_D_iw[11] & (!PC1_D_iw[12] & (PC1_D_iw[13] & !PC1_D_iw[14]))) ) ) );


--PC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
PC1L575 = ( !PC1_D_iw[15] & ( !PC1_D_iw[16] & ( (PC1_D_iw[11] & (!PC1_D_iw[12] & (PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
PC1L217 = ( !PC1L575 & ( (!PC1L570 & (!PC1L571 & (!PC1L572 & !PC1L574))) ) );


--PC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
PC1L576 = ( !PC1_D_iw[15] & ( !PC1_D_iw[16] & ( (PC1_D_iw[11] & (!PC1_D_iw[12] & (!PC1_D_iw[13] & !PC1_D_iw[14]))) ) ) );


--PC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
PC1L577 = ( !PC1_D_iw[15] & ( !PC1_D_iw[16] & ( (PC1_D_iw[11] & (!PC1_D_iw[12] & (!PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
PC1L218 = (!PC1L559 & ((!PC1L548) # ((!PC1L576 & !PC1L577))));


--PC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
PC1L219 = ( PC1L239 & ( PC1L218 & ( (!PC1L211) # ((PC1L548 & ((!PC1L221) # (!PC1L217)))) ) ) ) # ( !PC1L239 & ( PC1L218 ) ) # ( PC1L239 & ( !PC1L218 ) ) # ( !PC1L239 & ( !PC1L218 ) );


--PC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
PC1L744 = ( PC1L749 ) # ( !PC1L749 & ( (((PC1_R_valid & PC1L672)) # (PC1L745)) # (PC1L206) ) );


--PC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
PC1L560 = ( PC1_D_iw[4] & ( !PC1_D_iw[5] & ( (!PC1_D_iw[0] & (PC1_D_iw[1] & (PC1_D_iw[2] & !PC1_D_iw[3]))) ) ) );


--PC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
PC1L345 = ( PC1L203 & ( PC1_R_valid ) ) # ( !PC1L203 & ( (PC1_R_valid & (((PC1L548 & PC1L204)) # (PC1L205))) ) );


--VB3_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

VB3_av_readdata_pre[10] = DFFEAS(SC1_readdata[10], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18
PC1L606 = ( VD1_q_a[10] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[10])) # (QB3L2))) ) ) # ( !VD1_q_a[10] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[10])) ) );


--VB3_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

VB3_av_readdata_pre[8] = DFFEAS(SC1_readdata[8], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19
PC1L604 = ( VD1_q_a[8] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[8])) # (QB3L2))) ) ) # ( !VD1_q_a[8] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[8])) ) );


--PC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~7
PC1L809 = ( PC1_av_ld_byte1_data[0] & ( ((PC1_W_alu_result[8] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte1_data[0] & ( (PC1_W_alu_result[8] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--PC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

PC1_av_ld_byte1_data[1] = DFFEAS(PC1L875, CLOCK_50, !X1_r_sync_rst,  , PC1L868,  ,  ,  ,  );


--PC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~8
PC1L810 = ( PC1_av_ld_byte1_data[1] & ( ((PC1_W_alu_result[9] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte1_data[1] & ( (PC1_W_alu_result[9] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--PC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

PC1_av_ld_byte1_data[2] = DFFEAS(PC1L880, CLOCK_50, !X1_r_sync_rst,  , PC1L868,  ,  ,  ,  );


--PC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~9
PC1L811 = ( PC1_av_ld_byte1_data[2] & ( ((PC1_W_alu_result[10] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte1_data[2] & ( (PC1_W_alu_result[10] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--PC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

PC1_av_ld_byte1_data[3] = DFFEAS(PC1L884, CLOCK_50, !X1_r_sync_rst,  , PC1L868,  ,  ,  ,  );


--PC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~10
PC1L812 = ( PC1_av_ld_byte1_data[3] & ( ((PC1_W_alu_result[11] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte1_data[3] & ( (PC1_W_alu_result[11] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--VB3_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

VB3_av_readdata_pre[17] = DFFEAS(SC1_readdata[17], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~20
PC1L613 = ( VD1_q_a[17] & ( (((QB2L2 & VB3_av_readdata_pre[17])) # (QB3L2)) # (PC1_intr_req) ) ) # ( !VD1_q_a[17] & ( ((QB2L2 & VB3_av_readdata_pre[17])) # (PC1_intr_req) ) );


--PC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

PC1_av_ld_byte1_data[4] = DFFEAS(PC1L887, CLOCK_50, !X1_r_sync_rst,  , PC1L868,  ,  ,  ,  );


--PC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~11
PC1L813 = ( PC1_av_ld_byte1_data[4] & ( ((PC1_W_alu_result[12] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte1_data[4] & ( (PC1_W_alu_result[12] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--VB3_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

VB3_av_readdata_pre[18] = DFFEAS(SC1_readdata[18], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~21
PC1L614 = ( VB3_av_readdata_pre[18] & ( VD1_q_a[18] & ( ((!PC1_intr_req & ((QB3L2) # (QB2L2)))) # (PC1L1010) ) ) ) # ( !VB3_av_readdata_pre[18] & ( VD1_q_a[18] & ( ((!PC1_intr_req & QB3L2)) # (PC1L1010) ) ) ) # ( VB3_av_readdata_pre[18] & ( !VD1_q_a[18] & ( ((!PC1_intr_req & QB2L2)) # (PC1L1010) ) ) ) # ( !VB3_av_readdata_pre[18] & ( !VD1_q_a[18] & ( PC1L1010 ) ) );


--PC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

PC1_av_ld_byte1_data[5] = DFFEAS(PC1L892, CLOCK_50, !X1_r_sync_rst,  , PC1L868,  ,  ,  ,  );


--PC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~12
PC1L814 = ( PC1_av_ld_byte1_data[5] & ( ((PC1_W_alu_result[13] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte1_data[5] & ( (PC1_W_alu_result[13] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--VB3_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

VB3_av_readdata_pre[19] = DFFEAS(SC1_readdata[19], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22
PC1L615 = ( VD1_q_a[19] & ( ((!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[19]))) # (QB3L2) ) ) # ( !VD1_q_a[19] & ( (!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[19])) ) );


--PC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

PC1_av_ld_byte1_data[6] = DFFEAS(PC1L897, CLOCK_50, !X1_r_sync_rst,  , PC1L868,  ,  ,  ,  );


--PC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13
PC1L815 = ( PC1_av_ld_byte1_data[6] & ( ((PC1_W_alu_result[14] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte1_data[6] & ( (PC1_W_alu_result[14] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--VB3_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

VB3_av_readdata_pre[20] = DFFEAS(SC1_readdata[20], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~23
PC1L616 = ( VD1_q_a[20] & ( ((!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[20]))) # (QB3L2) ) ) # ( !VD1_q_a[20] & ( (!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[20])) ) );


--PC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

PC1_av_ld_byte1_data[7] = DFFEAS(PC1L902, CLOCK_50, !X1_r_sync_rst,  , PC1L868,  ,  ,  ,  );


--PC1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~14
PC1L816 = ( PC1_av_ld_byte1_data[7] & ( ((PC1_W_alu_result[15] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte1_data[7] & ( (PC1_W_alu_result[15] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--VB3_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

VB3_av_readdata_pre[21] = DFFEAS(SC1_readdata[21], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~24
PC1L617 = ( VD1_q_a[21] & ( ((!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[21]))) # (QB3L2) ) ) # ( !VD1_q_a[21] & ( (!PC1L273) # ((QB2L2 & VB3_av_readdata_pre[21])) ) );


--PC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15
PC1L449 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[16])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[18])));


--PC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

PC1_av_ld_byte2_data[0] = DFFEAS(PC1L916, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15
PC1L817 = ( PC1_av_ld_byte2_data[0] & ( ((PC1_W_alu_result[16] & (!PC1_R_ctrl_rd_ctl_reg & !PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld) ) ) # ( !PC1_av_ld_byte2_data[0] & ( (PC1_W_alu_result[16] & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp & !PC1_R_ctrl_ld))) ) );


--VB3_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

VB3_av_readdata_pre[6] = DFFEAS(SC1_readdata[6], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~25
PC1L602 = ( VD1_q_a[6] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[6])) # (QB3L2))) ) ) # ( !VD1_q_a[6] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[6])) ) );


--PC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
PC1L254 = ((PC1L232) # (PC1L745)) # (PC1L255);


--VB3_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

VB3_av_readdata_pre[7] = DFFEAS(SC1_readdata[7], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~26
PC1L603 = ( VD1_q_a[7] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[7])) # (QB3L2))) ) ) # ( !VD1_q_a[7] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[7])) ) );


--PC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~16
PC1L433 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[0]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[2]));


--UB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3
UB2L3 = (UB2_mem_used[0] & ((!VB2_read_latency_shift_reg[0]) # (UB2_mem_used[1])));


--UB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4
UB2L4 = ( VB2L6 & ( UB2L3 ) ) # ( !VB2L6 & ( UB2L3 ) ) # ( VB2L6 & ( !UB2L3 & ( (AB1_rst1 & (!UB2_mem_used[1] & (!VB2_wait_latency_counter[1] & YB1L8))) ) ) );


--UB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~3
UB5L3 = (UB5_mem_used[0] & ((!VB5_read_latency_shift_reg[0]) # (UB5_mem_used[1])));


--UB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~4
UB5L4 = ( VB5L10 & ( UB5L3 ) ) # ( !VB5L10 & ( UB5L3 ) ) # ( VB5L10 & ( !UB5L3 & ( (AB1_rst1 & (!UB5_mem_used[1] & (!VB5_wait_latency_counter[1] & YB1L9))) ) ) );


--UB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
UB1L3 = ( UB1_mem_used[0] & ( VB1L27 & ( ((!VB1_read_latency_shift_reg[0]) # ((S1_av_waitrequest & YB1L5))) # (UB1_mem_used[1]) ) ) ) # ( !UB1_mem_used[0] & ( VB1L27 & ( (!UB1_mem_used[1] & (S1_av_waitrequest & YB1L5)) ) ) ) # ( UB1_mem_used[0] & ( !VB1L27 & ( (!VB1_read_latency_shift_reg[0]) # (UB1_mem_used[1]) ) ) );


--GC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~1
GC1L2 = ( GC1_top_priority_reg[1] & ( QB1L1 ) ) # ( !GC1_top_priority_reg[1] & ( QB1L1 & ( (!GC1_top_priority_reg[0] & ((!S1L69) # ((!YB1L1) # (PB1L5)))) ) ) );


--GC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
GC1L5 = ( SB1_packet_in_progress & ( SB1_saved_grant[1] & ( (UB3L19 & (((SB1_saved_grant[0] & PB1L7)) # (QB1L1))) ) ) ) # ( !SB1_packet_in_progress & ( SB1_saved_grant[1] & ( (!QB1L1 & (PB1L7 & ((!SB1_saved_grant[0]) # (UB3L19)))) # (QB1L1 & (((UB3L19)))) ) ) ) # ( SB1_packet_in_progress & ( !SB1_saved_grant[1] & ( (SB1_saved_grant[0] & (UB3L19 & PB1L7)) ) ) ) # ( !SB1_packet_in_progress & ( !SB1_saved_grant[1] & ( (!PB1L7 & (((QB1L1)))) # (PB1L7 & ((!SB1_saved_grant[0]) # ((UB3L19)))) ) ) );


--PC1L1012 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
PC1L1012 = (!PC1_W_valid & (((QB3L2) # (QB2L2)) # (PC1_i_read)));


--XB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
XB2L2 = ( SB2_saved_grant[1] & ( (!ZB1L1 & (((!UB4_mem_used[1])))) # (ZB1L1 & (UB3L19 & ((SB1_saved_grant[1])))) ) ) # ( !SB2_saved_grant[1] & ( (UB3L19 & (ZB1L1 & SB1_saved_grant[1])) ) );


--XB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
XB2L3 = ( !QB3L2 & ( XB2L2 & ( (!QB2L2 & (((AB1_rst1 & !PC1_i_read)) # (XB2_read_accepted))) ) ) ) # ( !QB3L2 & ( !XB2L2 & ( (XB2_read_accepted & !QB2L2) ) ) );


--PC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

PC1_R_ctrl_exception = DFFEAS(PC1L212, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

PC1_R_ctrl_break = DFFEAS(PC1L209, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

PC1_R_ctrl_uncond_cti_non_br = DFFEAS(PC1L253, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

PC1_R_ctrl_br_uncond = DFFEAS(PC1L551, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
PC1L662 = (!PC1_R_ctrl_uncond_cti_non_br & (!PC1_R_ctrl_br_uncond & ((!PC1_W_cmp_result) # (!PC1_R_ctrl_br))));


--PC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0
PC1L656 = ( PC1L662 & ( (!PC1_R_ctrl_exception & ((!PC1L46) # (PC1_R_ctrl_break))) ) ) # ( !PC1L662 & ( (!PC1_R_ctrl_exception & ((!PC1L106) # (PC1_R_ctrl_break))) ) );


--PC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
PC1L659 = (!PC1_R_ctrl_exception & PC1_R_ctrl_break);


--PC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
PC1L660 = (!PC1_R_ctrl_exception & !PC1_R_ctrl_break);


--PC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1
PC1L661 = (PC1L660 & !PC1L662);


--PC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1
PC1L652 = ((!PC1L661 & ((PC1L30))) # (PC1L661 & (PC1L90))) # (PC1L659);


--PC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~2
PC1L654 = (!PC1L659 & ((!PC1L661 & ((PC1L38))) # (PC1L661 & (PC1L98))));


--PC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~3
PC1L657 = ((!PC1L661 & ((PC1L50))) # (PC1L661 & (PC1L110))) # (PC1L659);


--PC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~4
PC1L655 = (!PC1L659 & ((!PC1L661 & ((PC1L42))) # (PC1L661 & (PC1L102))));


--PC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~5
PC1L653 = (!PC1L659 & ((!PC1L661 & ((PC1L34))) # (PC1L661 & (PC1L94))));


--SB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[46]
SB1_src_data[46] = (!PC1_W_alu_result[10] & (((SB1_saved_grant[1] & PC1_F_pc[8])))) # (PC1_W_alu_result[10] & (((SB1_saved_grant[1] & PC1_F_pc[8])) # (SB1_saved_grant[0])));


--KD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
KD1L49 = (!KD1_ir[1] & (!KD1_ir[0] & KD1_enable_action_strobe));


--KD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

KD1_jdo[34] = DFFEAS(LD1_sr[34], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

KD1_jdo[17] = DFFEAS(LD1_sr[17], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--HD1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
HD1L108 = ( HD1L2 & ( (KD1L49 & (((!KD1_jdo[34]) # (!KD1_jdo[17])) # (KD1_jdo[35]))) ) ) # ( !HD1L2 & ( (KD1L49 & (!KD1_jdo[35] & (KD1_jdo[34] & !KD1_jdo[17]))) ) );


--HD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
HD1L106 = ( HD1_avalon_ociram_readdata_ready & ( (HD1_waitrequest & (((!HD1L163 & SC1_read)) # (SC1_write))) ) ) # ( !HD1_avalon_ociram_readdata_ready & ( (HD1_waitrequest & (!SC1_write & (!HD1L163 & SC1_read))) ) );


--UB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4
UB3L9 = (UB3_mem_used[0] & ((!VB3_read_latency_shift_reg[0]) # (UB3_mem_used[1])));


--UB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5
UB3L10 = ( UB3L16 & ( UB3L9 ) ) # ( !UB3L16 & ( UB3L9 ) ) # ( UB3L16 & ( !UB3L9 & ( (UB3L19 & (((SB1_saved_grant[0] & PB1L7)) # (SB1L53))) ) ) );


--GC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
GC2L2 = ( GC2_top_priority_reg[1] & ( QB1L2 ) ) # ( !GC2_top_priority_reg[1] & ( QB1L2 & ( (!GC2_top_priority_reg[0] & ((!S1L69) # ((PB1L5) # (YB1L1)))) ) ) );


--GC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
GC2L5 = ( SB2_packet_in_progress & ( SB2_saved_grant[1] & ( (VB4L3 & (((SB2_saved_grant[0] & PB1L8)) # (QB1L2))) ) ) ) # ( !SB2_packet_in_progress & ( SB2_saved_grant[1] & ( (!QB1L2 & (PB1L8 & ((!SB2_saved_grant[0]) # (VB4L3)))) # (QB1L2 & (((VB4L3)))) ) ) ) # ( SB2_packet_in_progress & ( !SB2_saved_grant[1] & ( (SB2_saved_grant[0] & (VB4L3 & PB1L8)) ) ) ) # ( !SB2_packet_in_progress & ( !SB2_saved_grant[1] & ( (!PB1L8 & (((QB1L2)))) # (PB1L8 & ((!SB2_saved_grant[0]) # ((VB4L3)))) ) ) );


--UB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4
UB4L9 = (UB4_mem_used[0] & ((!VB4_read_latency_shift_reg[0]) # (UB4_mem_used[1])));


--UB4L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5
UB4L10 = ( UB4L16 & ( UB4L9 ) ) # ( !UB4L16 & ( UB4L9 ) ) # ( UB4L16 & ( !UB4L9 & ( (VB4L3 & (((SB2_saved_grant[0] & PB1L8)) # (SB2L56))) ) ) );


--VB5_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[1]
--register power-up is low

VB5_av_readdata_pre[1] = DFFEAS(Y1_readdata[1], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1]
--register power-up is low

VB6_av_readdata_pre[1] = DFFEAS(T1_readdata[1], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~2
DC1L7 = ( VB5_av_readdata_pre[1] & ( VB6_av_readdata_pre[1] & ( (!VB6_read_latency_shift_reg[0] & (!VB5_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[1])))) ) ) ) # ( !VB5_av_readdata_pre[1] & ( VB6_av_readdata_pre[1] & ( (!VB6_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[1]))) ) ) ) # ( VB5_av_readdata_pre[1] & ( !VB6_av_readdata_pre[1] & ( (!VB5_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[1]))) ) ) ) # ( !VB5_av_readdata_pre[1] & ( !VB6_av_readdata_pre[1] & ( (!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[1]) ) ) );


--DC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]
DC1_src_data[1] = ( DC1L7 & ( (!QB2L1 & (QB3L1 & ((VD1_q_a[1])))) # (QB2L1 & (((QB3L1 & VD1_q_a[1])) # (VB3_av_readdata_pre[1]))) ) ) # ( !DC1L7 );


--PC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17
PC1L312 = ( PC1L355 & ( (!PC1_R_ctrl_shift_rot & (((PC1L122)) # (PC1_R_ctrl_logic))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[1])))) ) ) # ( !PC1L355 & ( (!PC1_R_ctrl_shift_rot & (!PC1_R_ctrl_logic & ((PC1L122)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[1])))) ) );


--VB5_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2]
--register power-up is low

VB5_av_readdata_pre[2] = DFFEAS(Y1_readdata[2], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2]
--register power-up is low

VB6_av_readdata_pre[2] = DFFEAS(T1_readdata[2], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~3
DC1L9 = ( VB5_av_readdata_pre[2] & ( VB6_av_readdata_pre[2] & ( (!VB6_read_latency_shift_reg[0] & (!VB5_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[2])))) ) ) ) # ( !VB5_av_readdata_pre[2] & ( VB6_av_readdata_pre[2] & ( (!VB6_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[2]))) ) ) ) # ( VB5_av_readdata_pre[2] & ( !VB6_av_readdata_pre[2] & ( (!VB5_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[2]))) ) ) ) # ( !VB5_av_readdata_pre[2] & ( !VB6_av_readdata_pre[2] & ( (!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[2]) ) ) );


--DC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]
DC1_src_data[2] = ( DC1L9 & ( (!QB2L1 & (QB3L1 & ((VD1_q_a[2])))) # (QB2L1 & (((QB3L1 & VD1_q_a[2])) # (VB3_av_readdata_pre[2]))) ) ) # ( !DC1L9 );


--VB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3]
--register power-up is low

VB6_av_readdata_pre[3] = DFFEAS(T1_readdata[3], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
DC1L21 = (VB6_read_latency_shift_reg[0] & VB6_av_readdata_pre[3]);


--VB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

VB2_av_readdata_pre[30] = DFFEAS(PC1_W_alu_result[2], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
DC1L22 = (VB2_read_latency_shift_reg[0] & VB2_av_readdata_pre[30]);


--VB5_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3]
--register power-up is low

VB5_av_readdata_pre[3] = DFFEAS(Y1_readdata[3], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~4
DC1L11 = ( VB5_av_readdata_pre[3] & ( (!VB5_read_latency_shift_reg[0] & (!DC1L22 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[3])))) ) ) # ( !VB5_av_readdata_pre[3] & ( (!DC1L22 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[3]))) ) );


--DC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]
DC1_src_data[3] = ( DC1L21 & ( DC1L11 ) ) # ( !DC1L21 & ( DC1L11 & ( (!QB2L1 & (QB3L1 & ((VD1_q_a[3])))) # (QB2L1 & (((QB3L1 & VD1_q_a[3])) # (VB3_av_readdata_pre[3]))) ) ) ) # ( DC1L21 & ( !DC1L11 ) ) # ( !DC1L21 & ( !DC1L11 ) );


--VB5_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[4]
--register power-up is low

VB5_av_readdata_pre[4] = DFFEAS(Y1_readdata[4], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4]
--register power-up is low

VB6_av_readdata_pre[4] = DFFEAS(T1_readdata[4], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~5
DC1L13 = ( VB5_av_readdata_pre[4] & ( VB6_av_readdata_pre[4] & ( (!VB6_read_latency_shift_reg[0] & (!VB5_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[4])))) ) ) ) # ( !VB5_av_readdata_pre[4] & ( VB6_av_readdata_pre[4] & ( (!VB6_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[4]))) ) ) ) # ( VB5_av_readdata_pre[4] & ( !VB6_av_readdata_pre[4] & ( (!VB5_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[4]))) ) ) ) # ( !VB5_av_readdata_pre[4] & ( !VB6_av_readdata_pre[4] & ( (!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[4]) ) ) );


--DC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~6
DC1L14 = ( DC1L13 & ( (!VB2_read_latency_shift_reg[0] & ((!QB2L1) # ((!VB3_av_readdata_pre[4])))) # (VB2_read_latency_shift_reg[0] & (!VB2_av_readdata_pre[0] & ((!QB2L1) # (!VB3_av_readdata_pre[4])))) ) );


--DC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]
DC1_src_data[4] = (!DC1L14) # ((QB3L1 & VD1_q_a[4]));


--VB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5]
--register power-up is low

VB6_av_readdata_pre[5] = DFFEAS(T1_readdata[5], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
DC1L23 = (VB6_read_latency_shift_reg[0] & VB6_av_readdata_pre[5]);


--VB5_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]
--register power-up is low

VB5_av_readdata_pre[5] = DFFEAS(Y1_readdata[5], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~7
DC1L16 = ( VB5_av_readdata_pre[5] & ( (!VB5_read_latency_shift_reg[0] & (!DC1L22 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[5])))) ) ) # ( !VB5_av_readdata_pre[5] & ( (!DC1L22 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[5]))) ) );


--DC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]
DC1_src_data[5] = ( DC1L23 & ( DC1L16 ) ) # ( !DC1L23 & ( DC1L16 & ( (!QB2L1 & (QB3L1 & ((VD1_q_a[5])))) # (QB2L1 & (((QB3L1 & VD1_q_a[5])) # (VB3_av_readdata_pre[5]))) ) ) ) # ( DC1L23 & ( !DC1L16 ) ) # ( !DC1L23 & ( !DC1L16 ) );


--VB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]
--register power-up is low

VB6_av_readdata_pre[6] = DFFEAS(T1_readdata[6], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
DC1L24 = (VB6_read_latency_shift_reg[0] & VB6_av_readdata_pre[6]);


--VB5_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[6]
--register power-up is low

VB5_av_readdata_pre[6] = DFFEAS(Y1_readdata[6], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~8
DC1L18 = ( VB5_av_readdata_pre[6] & ( (!VB5_read_latency_shift_reg[0] & (!DC1L22 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[6])))) ) ) # ( !VB5_av_readdata_pre[6] & ( (!DC1L22 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[6]))) ) );


--DC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]
DC1_src_data[6] = ( DC1L24 & ( DC1L18 ) ) # ( !DC1L24 & ( DC1L18 & ( (!QB2L1 & (QB3L1 & ((VD1_q_a[6])))) # (QB2L1 & (((QB3L1 & VD1_q_a[6])) # (VB3_av_readdata_pre[6]))) ) ) ) # ( DC1L24 & ( !DC1L18 ) ) # ( !DC1L24 & ( !DC1L18 ) );


--VB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7]
--register power-up is low

VB6_av_readdata_pre[7] = DFFEAS(T1_readdata[7], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
DC1L25 = (VB6_read_latency_shift_reg[0] & VB6_av_readdata_pre[7]);


--VB5_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7]
--register power-up is low

VB5_av_readdata_pre[7] = DFFEAS(Y1_readdata[7], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~9
DC1L20 = ( VB5_av_readdata_pre[7] & ( (!VB5_read_latency_shift_reg[0] & (!DC1L22 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[7])))) ) ) # ( !VB5_av_readdata_pre[7] & ( (!DC1L22 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[7]))) ) );


--DC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]
DC1_src_data[7] = ( DC1L25 & ( DC1L20 ) ) # ( !DC1L25 & ( DC1L20 & ( (!QB2L1 & (QB3L1 & ((VD1_q_a[7])))) # (QB2L1 & (((QB3L1 & VD1_q_a[7])) # (VB3_av_readdata_pre[7]))) ) ) ) # ( DC1L25 & ( !DC1L20 ) ) # ( !DC1L25 & ( !DC1L20 ) );


--S1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

S1_r_val = DFFEAS(S1L85, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

AB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, AB1L41, !X1_r_sync_rst);


--AB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
AB1L22 = AMPP_FUNCTION(!S1_r_val, !AB1_r_ena1);


--JB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

JB2_b_full = DFFEAS(JB2L7, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
AB1L96 = AMPP_FUNCTION(!A1L137, !AB1_tck_t_dav, !AB1_td_shift[10], !AB1_write_stalled);


--AB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
AB1L97 = AMPP_FUNCTION(!A1L130, !AB1_state, !AB1_count[1], !A1L134, !A1L139, !A1L129);


--AB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

AB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, KB1_q_b[0], !X1_r_sync_rst, AB1L22);


--AB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

AB1_td_shift[3] = AMPP_FUNCTION(A1L136, AB1L74, !A1L128, AB1L57);


--AB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
AB1L73 = AMPP_FUNCTION(!A1L130, !AB1_count[9], !A1L134, !AB1L71, !AB1_rdata[0], !AB1_td_shift[3]);


--AB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
AB1L41 = AMPP_FUNCTION(!AB1_rvalid0, !S1_r_val, !AB1_r_ena1);


--AB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

AB1_read_req = AMPP_FUNCTION(A1L136, AB1_td_shift[9], !A1L128, AB1L97);


--AB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

AB1_read1 = AMPP_FUNCTION(CLOCK_50, AB1_read, !X1_r_sync_rst);


--AB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

AB1_read2 = AMPP_FUNCTION(CLOCK_50, AB1_read1, !X1_r_sync_rst);


--AB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

AB1_rst2 = AMPP_FUNCTION(CLOCK_50, AB1_rst1, !X1_r_sync_rst);


--AB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
AB1L42 = AMPP_FUNCTION(!AB1_user_saw_rvalid, !AB1L41, !AB1_read_req, !AB1_read1, !AB1_read2, !AB1_rst2);


--KD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
KD1_take_action_ocimem_a = ( KD1_jdo[34] & ( (!KD1_ir[1] & (!KD1_ir[0] & (KD1_enable_action_strobe & !KD1_jdo[35]))) ) );


--KD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

KD1_jdo[25] = DFFEAS(LD1_sr[25], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--SC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

SC1_writedata[0] = DFFEAS(SB1L20, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

SC1_address[0] = DFFEAS(SB1_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

SC1_address[2] = DFFEAS(SB1_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

SC1_address[1] = DFFEAS(SB1_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

SC1_address[7] = DFFEAS(SB1_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

SC1_address[6] = DFFEAS(SB1_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

SC1_address[5] = DFFEAS(SB1_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

SC1_address[4] = DFFEAS(SB1_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

SC1_address[3] = DFFEAS(SB1_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
XC1L1 = ( !SC1_address[4] & ( !SC1_address[3] & ( (SC1_address[8] & (!SC1_address[7] & (!SC1_address[6] & !SC1_address[5]))) ) ) );


--XC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
XC1L2 = (!SC1_address[2] & (!SC1_address[1] & XC1L1));


--SC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

SC1_debugaccess = DFFEAS(SB1L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
XC1L12 = (SC1_write & (!SC1_address[0] & (XC1L2 & SC1_debugaccess)));


--AD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
AD1L10 = ( XC1L12 & ( (!AD1_monitor_ready & (SC1_writedata[0] & ((!KD1_take_action_ocimem_a) # (!KD1_jdo[25])))) # (AD1_monitor_ready & ((!KD1_take_action_ocimem_a) # ((!KD1_jdo[25])))) ) ) # ( !XC1L12 & ( (AD1_monitor_ready & ((!KD1_take_action_ocimem_a) # (!KD1_jdo[25]))) ) );


--LD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
LD1L59 = ( HD1_MonDReg[2] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[2])))) # (JD1L2 & (((LD1_sr[4])))) ) ) # ( !HD1_MonDReg[2] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[2])))) # (JD1L2 & (((LD1_sr[4])))) ) );


--KD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

KD1_jdo[1] = DFFEAS(LD1_sr[1], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

KD1_jdo[4] = DFFEAS(LD1_sr[4], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--HD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~3
HD1L58 = (!KD1_take_action_ocimem_b & !HD1_jtag_ram_rd_d1);


--KD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

KD1_update_jdo_strobe = DFFEAS(KD1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

LD1_sr[36] = DFFEAS(LD1L61, A1L162,  ,  , LD1L52,  ,  ,  ,  );


--LD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

LD1_sr[37] = DFFEAS(LD1L62, A1L162,  ,  , LD1L52,  ,  ,  ,  );


--KD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

KD1_jxuir = DFFEAS(KD1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

LD1_sr[35] = DFFEAS(LD1L63, A1L162,  ,  ,  ,  ,  ,  ,  );


--HD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

HD1_jtag_ram_rd = DFFEAS(HD1L111, CLOCK_50,  ,  , !KD1_take_action_ocimem_b,  ,  ,  ,  );


--HD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

HD1_jtag_ram_wr = DFFEAS(HD1L113, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
HD1L161 = ( HD1_jtag_ram_wr & ( ((SC1_write & (!SC1_address[8] & SC1_debugaccess))) # (HD1_jtag_ram_access) ) ) # ( !HD1_jtag_ram_wr & ( (SC1_write & (!SC1_address[8] & (!HD1_jtag_ram_access & SC1_debugaccess))) ) );


--X1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

X1_r_early_rst = DFFEAS(X1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
HD1_ociram_reset_req = (!X1_r_early_rst) # (HD1_jtag_ram_access);


--HD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
HD1L129 = (!HD1_jtag_ram_access & ((SC1_writedata[0]))) # (HD1_jtag_ram_access & (HD1_MonDReg[0]));


--HD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
HD1L116 = (!HD1_jtag_ram_access & ((SC1_address[0]))) # (HD1_jtag_ram_access & (HD1_MonAReg[2]));


--HD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
HD1L117 = (!HD1_jtag_ram_access & ((SC1_address[1]))) # (HD1_jtag_ram_access & (HD1_MonAReg[3]));


--HD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
HD1L118 = (!HD1_jtag_ram_access & ((SC1_address[2]))) # (HD1_jtag_ram_access & (HD1_MonAReg[4]));


--HD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
HD1L119 = (!HD1_jtag_ram_access & ((SC1_address[3]))) # (HD1_jtag_ram_access & (HD1_MonAReg[5]));


--HD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
HD1L120 = (!HD1_jtag_ram_access & ((SC1_address[4]))) # (HD1_jtag_ram_access & (HD1_MonAReg[6]));


--HD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
HD1L121 = (!HD1_jtag_ram_access & ((SC1_address[5]))) # (HD1_jtag_ram_access & (HD1_MonAReg[7]));


--HD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
HD1L122 = (!HD1_jtag_ram_access & ((SC1_address[6]))) # (HD1_jtag_ram_access & (HD1_MonAReg[8]));


--HD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
HD1L123 = (!HD1_jtag_ram_access & ((SC1_address[7]))) # (HD1_jtag_ram_access & (HD1_MonAReg[9]));


--SC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

SC1_byteenable[0] = DFFEAS(SB1_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
HD1L124 = (SC1_byteenable[0]) # (HD1_jtag_ram_access);


--KD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

KD1_jdo[26] = DFFEAS(LD1_sr[26], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

KD1_jdo[28] = DFFEAS(LD1_sr[28], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

KD1_jdo[27] = DFFEAS(LD1_sr[27], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--HD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

HD1_jtag_rd = DFFEAS(KD1L50, CLOCK_50,  ,  , !KD1_take_action_ocimem_b,  ,  ,  ,  );


--PC1_D_op_bret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_bret
PC1_D_op_bret = (PC1L548 & PC1L577);


--PC1L1007 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
PC1L1007 = ((PC1_hbreak_enabled & !PC1_D_op_bret)) # (PC1_R_ctrl_break);


--PC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
PC1L844 = (!PC1_d_read & ((!PC1_av_ld_align_cycle[1] $ (!PC1_av_ld_align_cycle[0])))) # (PC1_d_read & (DC1_WideOr1 & (!PC1_av_ld_align_cycle[1] $ (!PC1_av_ld_align_cycle[0]))));


--PC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
PC1L843 = (!PC1_av_ld_align_cycle[0] & ((!PC1_d_read) # (DC1_WideOr1)));


--PC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
PC1L197 = !PC1_E_shift_rot_cnt[4] $ (!PC1L542);


--PC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
PC1L198 = !PC1_E_shift_rot_cnt[3] $ ((((PC1_E_shift_rot_cnt[0]) # (PC1_E_shift_rot_cnt[1])) # (PC1_E_shift_rot_cnt[2])));


--PC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
PC1L199 = !PC1_E_shift_rot_cnt[2] $ (((PC1_E_shift_rot_cnt[0]) # (PC1_E_shift_rot_cnt[1])));


--PC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
PC1L200 = !PC1_E_shift_rot_cnt[1] $ (PC1_E_shift_rot_cnt[0]);


--W1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
W1L1 = (PC1_d_write & (!XB1_write_accepted & (SB2_saved_grant[0] & !UB4_mem_used[1])));


--W1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1
W1L2 = ( !SB2L56 & ( W1L1 & ( (!S1L69) # ((!SB2_saved_grant[0]) # ((PB1L5) # (YB1L1))) ) ) ) # ( SB2L56 & ( !W1L1 ) ) # ( !SB2L56 & ( !W1L1 ) );


--SB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~0
SB2L24 = (PC1_d_writedata[0] & SB2_saved_grant[0]);


--SB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[38]
SB2_src_data[38] = (!PC1_W_alu_result[2] & (((PC1_F_pc[0] & SB2_saved_grant[1])))) # (PC1_W_alu_result[2] & (((PC1_F_pc[0] & SB2_saved_grant[1])) # (SB2_saved_grant[0])));


--SB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[39]
SB2_src_data[39] = (!PC1_W_alu_result[3] & (((PC1_F_pc[1] & SB2_saved_grant[1])))) # (PC1_W_alu_result[3] & (((PC1_F_pc[1] & SB2_saved_grant[1])) # (SB2_saved_grant[0])));


--SB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[40]
SB2_src_data[40] = (!PC1_W_alu_result[4] & (((SB2_saved_grant[1] & PC1_F_pc[2])))) # (PC1_W_alu_result[4] & (((SB2_saved_grant[1] & PC1_F_pc[2])) # (SB2_saved_grant[0])));


--SB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[41]
SB2_src_data[41] = (!PC1_W_alu_result[5] & (((SB2_saved_grant[1] & PC1_F_pc[3])))) # (PC1_W_alu_result[5] & (((SB2_saved_grant[1] & PC1_F_pc[3])) # (SB2_saved_grant[0])));


--SB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[42]
SB2_src_data[42] = (!PC1_W_alu_result[6] & (((SB2_saved_grant[1] & PC1_F_pc[4])))) # (PC1_W_alu_result[6] & (((SB2_saved_grant[1] & PC1_F_pc[4])) # (SB2_saved_grant[0])));


--SB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[43]
SB2_src_data[43] = (!PC1_W_alu_result[7] & (((SB2_saved_grant[1] & PC1_F_pc[5])))) # (PC1_W_alu_result[7] & (((SB2_saved_grant[1] & PC1_F_pc[5])) # (SB2_saved_grant[0])));


--SB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[44]
SB2_src_data[44] = (!PC1_W_alu_result[8] & (((SB2_saved_grant[1] & PC1_F_pc[6])))) # (PC1_W_alu_result[8] & (((SB2_saved_grant[1] & PC1_F_pc[6])) # (SB2_saved_grant[0])));


--SB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[45]
SB2_src_data[45] = (!PC1_W_alu_result[9] & (((SB2_saved_grant[1] & PC1_F_pc[7])))) # (PC1_W_alu_result[9] & (((SB2_saved_grant[1] & PC1_F_pc[7])) # (SB2_saved_grant[0])));


--SB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[46]
SB2_src_data[46] = (!PC1_W_alu_result[10] & (((SB2_saved_grant[1] & PC1_F_pc[8])))) # (PC1_W_alu_result[10] & (((SB2_saved_grant[1] & PC1_F_pc[8])) # (SB2_saved_grant[0])));


--SB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[47]
SB2_src_data[47] = (!PC1_W_alu_result[11] & (((PC1_F_pc[9] & SB2_saved_grant[1])))) # (PC1_W_alu_result[11] & (((PC1_F_pc[9] & SB2_saved_grant[1])) # (SB2_saved_grant[0])));


--SB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[48]
SB2_src_data[48] = (!PC1_W_alu_result[12] & (((PC1_F_pc[10] & SB2_saved_grant[1])))) # (PC1_W_alu_result[12] & (((PC1_F_pc[10] & SB2_saved_grant[1])) # (SB2_saved_grant[0])));


--SB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[49]
SB2_src_data[49] = (!PC1_W_alu_result[13] & (((PC1_F_pc[11] & SB2_saved_grant[1])))) # (PC1_W_alu_result[13] & (((PC1_F_pc[11] & SB2_saved_grant[1])) # (SB2_saved_grant[0])));


--SB2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[50]
SB2_src_data[50] = (!PC1_W_alu_result[14] & (((PC1_F_pc[12] & SB2_saved_grant[1])))) # (PC1_W_alu_result[14] & (((PC1_F_pc[12] & SB2_saved_grant[1])) # (SB2_saved_grant[0])));


--PC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

PC1_d_byteenable[0] = DFFEAS(PC1L389, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[32]
SB2_src_data[32] = ((SB2_saved_grant[0] & PC1_d_byteenable[0])) # (SB2_saved_grant[1]);


--S1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

S1_ien_AF = DFFEAS(PC1_d_writedata[0], CLOCK_50, !X1_r_sync_rst,  , S1L80,  ,  ,  ,  );


--S1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

S1_read_0 = DFFEAS(S1L76, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_readdata[0] is nios_system:u0|nios_system_switches:switches|readdata[0]
--register power-up is low

Y1_readdata[0] = DFFEAS(Y1_read_mux_out[0], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0]
T1_readdata[0] = (T1_data_out[0] & (!PC1_W_alu_result[3] & !PC1_W_alu_result[2]));


--PC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
PC1L664 = (!PC1_W_alu_result[1] & (PC1_W_alu_result[0] & (!PC1_av_ld_align_cycle[1] & !PC1_av_ld_align_cycle[0]))) # (PC1_W_alu_result[1] & ((!PC1_av_ld_align_cycle[1]) # ((PC1_W_alu_result[0] & !PC1_av_ld_align_cycle[0]))));


--VB2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]
--register power-up is low

VB2_av_readdata_pre[28] = DFFEAS(VB2L4, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
DC1L26 = (VB2_read_latency_shift_reg[0] & VB2_av_readdata_pre[28]);


--VB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

VB1_av_readdata_pre[8] = DFFEAS(S1L66, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

PC1_R_ctrl_ld_signed = DFFEAS(PC1L228, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
PC1L839 = ( PC1_R_ctrl_ld_signed & ( (!PC1_D_iw[4] & ((!PC1L235 & (PC1_av_ld_byte0_data[7])) # (PC1L235 & ((PC1_av_ld_byte1_data[7]))))) # (PC1_D_iw[4] & (PC1_av_ld_byte0_data[7])) ) );


--PC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
PC1L868 = ((!PC1L235) # (PC1L852)) # (PC1_D_iw[4]);


--PC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~2
PC1L721 = ( VC2_q_b[17] & ( (!PC1_R_ctrl_hi_imm16 & (((!PC1_R_src2_use_imm) # (PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[7])) ) ) # ( !VC2_q_b[17] & ( (!PC1_R_ctrl_hi_imm16 & (((PC1_R_src2_use_imm & PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[7])) ) );


--PC1L488 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]~0
PC1L488 = (PC1L719) # (PC1L718);


--PC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
PC1L738 = ( !PC1_R_ctrl_force_src2_zero & ( (!PC1_R_ctrl_hi_imm16 & ((!PC1L742 & ((PC1_D_iw[7]))) # (PC1L742 & (VC2_q_b[1])))) ) );


--PC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~3
PC1L727 = ( VC2_q_b[23] & ( (!PC1_R_ctrl_hi_imm16 & (((!PC1_R_src2_use_imm) # (PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[13])) ) ) # ( !VC2_q_b[23] & ( (!PC1_R_ctrl_hi_imm16 & (((PC1_R_src2_use_imm & PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[13])) ) );


--PC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~4
PC1L726 = ( VC2_q_b[22] & ( (!PC1_R_ctrl_hi_imm16 & (((!PC1_R_src2_use_imm) # (PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[12])) ) ) # ( !VC2_q_b[22] & ( (!PC1_R_ctrl_hi_imm16 & (((PC1_R_src2_use_imm & PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[12])) ) );


--PC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~5
PC1L725 = ( VC2_q_b[21] & ( (!PC1_R_ctrl_hi_imm16 & (((!PC1_R_src2_use_imm) # (PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[11])) ) ) # ( !VC2_q_b[21] & ( (!PC1_R_ctrl_hi_imm16 & (((PC1_R_src2_use_imm & PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[11])) ) );


--PC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~6
PC1L724 = ( VC2_q_b[20] & ( (!PC1_R_ctrl_hi_imm16 & ((!PC1_R_src2_use_imm) # ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[10])))) ) ) # ( !VC2_q_b[20] & ( (!PC1_R_ctrl_hi_imm16 & (PC1_R_src2_use_imm & ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[10])))) ) );


--PC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~7
PC1L723 = ( VC2_q_b[19] & ( (!PC1_R_ctrl_hi_imm16 & ((!PC1_R_src2_use_imm) # ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[9])))) ) ) # ( !VC2_q_b[19] & ( (!PC1_R_ctrl_hi_imm16 & (PC1_R_src2_use_imm & ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[9])))) ) );


--PC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~8
PC1L722 = ( VC2_q_b[18] & ( (!PC1_R_ctrl_hi_imm16 & ((!PC1_R_src2_use_imm) # ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[8])))) ) ) # ( !VC2_q_b[18] & ( (!PC1_R_ctrl_hi_imm16 & (PC1_R_src2_use_imm & ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[8])))) ) );


--PC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~9
PC1L729 = ( VC2_q_b[25] & ( (!PC1_R_ctrl_hi_imm16 & (((!PC1_R_src2_use_imm) # (PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[15])) ) ) # ( !VC2_q_b[25] & ( (!PC1_R_ctrl_hi_imm16 & (((PC1_R_src2_use_imm & PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[15])) ) );


--PC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~10
PC1L728 = ( VC2_q_b[24] & ( (!PC1_R_ctrl_hi_imm16 & (((!PC1_R_src2_use_imm) # (PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[14])) ) ) # ( !VC2_q_b[24] & ( (!PC1_R_ctrl_hi_imm16 & (((PC1_R_src2_use_imm & PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[14])) ) );


--PC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~11
PC1L731 = ( VC2_q_b[27] & ( (!PC1_R_ctrl_hi_imm16 & ((!PC1_R_src2_use_imm) # ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[17])))) ) ) # ( !VC2_q_b[27] & ( (!PC1_R_ctrl_hi_imm16 & (PC1_R_src2_use_imm & ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[17])))) ) );


--PC1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~12
PC1L730 = ( VC2_q_b[26] & ( (!PC1_R_ctrl_hi_imm16 & (((!PC1_R_src2_use_imm) # (PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[16])) ) ) # ( !VC2_q_b[26] & ( (!PC1_R_ctrl_hi_imm16 & (((PC1_R_src2_use_imm & PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (PC1_D_iw[16])) ) );


--PC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~13
PC1L733 = ( VC2_q_b[29] & ( (!PC1_R_ctrl_hi_imm16 & ((!PC1_R_src2_use_imm) # ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[19])))) ) ) # ( !VC2_q_b[29] & ( (!PC1_R_ctrl_hi_imm16 & (PC1_R_src2_use_imm & ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[19])))) ) );


--PC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~14
PC1L732 = ( VC2_q_b[28] & ( (!PC1_R_ctrl_hi_imm16 & ((!PC1_R_src2_use_imm) # ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[18])))) ) ) # ( !VC2_q_b[28] & ( (!PC1_R_ctrl_hi_imm16 & (PC1_R_src2_use_imm & ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[18])))) ) );


--PC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
PC1L737 = ( PC1_D_iw[6] & ( (!PC1_R_ctrl_hi_imm16 & (!PC1_R_ctrl_force_src2_zero & ((!PC1L742) # (VC2_q_b[0])))) ) ) # ( !PC1_D_iw[6] & ( (VC2_q_b[0] & (PC1L742 & (!PC1_R_ctrl_hi_imm16 & !PC1_R_ctrl_force_src2_zero))) ) );


--PC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15
PC1L735 = ( VC2_q_b[31] & ( (!PC1L736 & (((!PC1_R_src2_use_imm & !PC1_R_ctrl_hi_imm16)) # (PC1_D_iw[21]))) ) ) # ( !VC2_q_b[31] & ( (PC1_D_iw[21] & (!PC1L736 & ((PC1_R_ctrl_hi_imm16) # (PC1_R_src2_use_imm)))) ) );


--PC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16
PC1L734 = ( VC2_q_b[30] & ( (!PC1_R_ctrl_hi_imm16 & ((!PC1_R_src2_use_imm) # ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[20])))) ) ) # ( !VC2_q_b[30] & ( (!PC1_R_ctrl_hi_imm16 & (PC1_R_src2_use_imm & ((PC1_D_iw[21])))) # (PC1_R_ctrl_hi_imm16 & (((PC1_D_iw[20])))) ) );


--PC1_D_op_eret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_eret
PC1_D_op_eret = (PC1L548 & PC1L576);


--PC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

PC1_R_ctrl_wrctl_inst = DFFEAS(PC1_D_op_wrctl, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
PC1L835 = (!PC1L592 & (((PC1_W_status_reg_pie)))) # (PC1L592 & ((!PC1_R_ctrl_wrctl_inst & ((PC1_W_status_reg_pie))) # (PC1_R_ctrl_wrctl_inst & (PC1_E_src1[0]))));


--PC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
PC1L836 = ( PC1L660 & ( PC1L835 & ( (!PC1_D_op_eret & (((!PC1_D_op_bret) # (PC1_W_bstatus_reg)))) # (PC1_D_op_eret & (PC1_W_estatus_reg)) ) ) ) # ( PC1L660 & ( !PC1L835 & ( (!PC1_D_op_eret & (((PC1_W_bstatus_reg & PC1_D_op_bret)))) # (PC1_D_op_eret & (PC1_W_estatus_reg)) ) ) );


--PC1L791 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
PC1L791 = (!PC1L593 & (((PC1_W_estatus_reg)))) # (PC1L593 & ((!PC1_R_ctrl_wrctl_inst & ((PC1_W_estatus_reg))) # (PC1_R_ctrl_wrctl_inst & (PC1_E_src1[0]))));


--PC1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
PC1L786 = ( PC1_R_ctrl_break & ( PC1_R_ctrl_wrctl_inst & ( PC1_W_status_reg_pie ) ) ) # ( !PC1_R_ctrl_break & ( PC1_R_ctrl_wrctl_inst & ( (!PC1L594 & ((PC1_W_bstatus_reg))) # (PC1L594 & (PC1_E_src1[0])) ) ) ) # ( PC1_R_ctrl_break & ( !PC1_R_ctrl_wrctl_inst & ( PC1_W_status_reg_pie ) ) ) # ( !PC1_R_ctrl_break & ( !PC1_R_ctrl_wrctl_inst & ( PC1_W_bstatus_reg ) ) );


--PC1L794 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0
PC1L794 = ( PC1_R_ctrl_wrctl_inst & ( (!PC1_E_valid_from_R & (((PC1_W_ienable_reg[0])))) # (PC1_E_valid_from_R & ((!PC1L595 & ((PC1_W_ienable_reg[0]))) # (PC1L595 & (PC1_E_src1[0])))) ) ) # ( !PC1_R_ctrl_wrctl_inst & ( PC1_W_ienable_reg[0] ) );


--XC1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

XC1_oci_ienable[0] = DFFEAS(XC1L5, CLOCK_50, !X1_r_sync_rst,  , XC1L11,  ,  ,  ,  );


--S1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

S1_fifo_AE = DFFEAS(S1L58, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

S1_ien_AE = DFFEAS(PC1_d_writedata[1], CLOCK_50, !X1_r_sync_rst,  , S1L80,  ,  ,  ,  );


--S1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
S1_av_readdata[9] = (S1_fifo_AE & S1_ien_AE);


--S1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

S1_pause_irq = DFFEAS(S1L83, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

S1_fifo_AF = DFFEAS(S1L60, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L66 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
S1L66 = (S1_ien_AF & ((S1_fifo_AF) # (S1_pause_irq)));


--PC1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
PC1L797 = (PC1_W_ienable_reg[0] & (!XC1_oci_ienable[0] & ((S1L66) # (S1_av_readdata[9]))));


--PC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

PC1_R_ctrl_shift_logical = DFFEAS(PC1L244, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

PC1_R_ctrl_rot_right = DFFEAS(PC1_R_ctrl_rot_right_nxt, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L398 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
PC1L398 = (!PC1_R_ctrl_shift_logical & ((!PC1_R_ctrl_rot_right & ((PC1_E_shift_rot_result[31]))) # (PC1_R_ctrl_rot_right & (PC1_E_shift_rot_result[0]))));


--PC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17
PC1L432 = (!PC1_R_ctrl_shift_rot_right & ((PC1L398))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[1]));


--SB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~1
SB2L25 = (SB2_saved_grant[0] & PC1_d_writedata[22]);


--PC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

PC1_d_byteenable[2] = DFFEAS(PC1L387, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[34]
SB2_src_data[34] = ((SB2_saved_grant[0] & PC1_d_byteenable[2])) # (SB2_saved_grant[1]);


--PC1L1009 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
PC1L1009 = (!PC1_hbreak_pending & ((PC1L1010))) # (PC1_hbreak_pending & (!PC1_hbreak_enabled));


--KD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

KD1_jdo[21] = DFFEAS(LD1_sr[21], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

KD1_jdo[20] = DFFEAS(LD1_sr[20], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--AD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

AD1_break_on_reset = DFFEAS(AD1L2, CLOCK_50,  ,  , KD1_take_action_ocimem_a,  ,  ,  ,  );


--ND1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

ND1_dreg[0] = DFFEAS(ND1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
AD1L4 = ( AD1_break_on_reset & ( ND1_dreg[0] & ( (!KD1_take_action_ocimem_a) # (((AD1_jtag_break & !KD1_jdo[20])) # (KD1_jdo[21])) ) ) ) # ( !AD1_break_on_reset & ( ND1_dreg[0] & ( (KD1_take_action_ocimem_a & (((AD1_jtag_break & !KD1_jdo[20])) # (KD1_jdo[21]))) ) ) ) # ( AD1_break_on_reset & ( !ND1_dreg[0] & ( (!KD1_take_action_ocimem_a & (AD1_jtag_break)) # (KD1_take_action_ocimem_a & (((AD1_jtag_break & !KD1_jdo[20])) # (KD1_jdo[21]))) ) ) ) # ( !AD1_break_on_reset & ( !ND1_dreg[0] & ( (!KD1_take_action_ocimem_a & (AD1_jtag_break)) # (KD1_take_action_ocimem_a & (((AD1_jtag_break & !KD1_jdo[20])) # (KD1_jdo[21]))) ) ) );


--XC1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

XC1_oci_single_step_mode = DFFEAS(XC1L10, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L1015 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
PC1L1015 = (XC1_oci_single_step_mode & (((PC1_wait_for_one_post_bret_inst & !PC1L663)) # (PC1_hbreak_enabled)));


--SB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~2
SB2L26 = (SB2_saved_grant[0] & PC1_d_writedata[23]);


--PC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

PC1_d_writedata[24] = DFFEAS(PC1L533, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~3
SB2L27 = (SB2_saved_grant[0] & PC1_d_writedata[24]);


--PC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

PC1_d_byteenable[3] = DFFEAS(PC1L388, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[35]
SB2_src_data[35] = ((SB2_saved_grant[0] & PC1_d_byteenable[3])) # (SB2_saved_grant[1]);


--PC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

PC1_d_writedata[25] = DFFEAS(PC1L534, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~4
SB2L28 = (SB2_saved_grant[0] & PC1_d_writedata[25]);


--PC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

PC1_d_writedata[26] = DFFEAS(PC1L535, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~5
SB2L29 = (SB2_saved_grant[0] & PC1_d_writedata[26]);


--X1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

X1_altera_reset_synchronizer_int_chain[0] = DFFEAS(WD1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~6
SB2L30 = (SB2_saved_grant[0] & PC1_d_writedata[11]);


--PC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

PC1_d_byteenable[1] = DFFEAS(PC1L386, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[33]
SB2_src_data[33] = ((SB2_saved_grant[0] & PC1_d_byteenable[1])) # (SB2_saved_grant[1]);


--SB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~7
SB2L31 = (SB2_saved_grant[0] & PC1_d_writedata[12]);


--SB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~8
SB2L32 = (SB2_saved_grant[0] & PC1_d_writedata[13]);


--SB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~9
SB2L33 = (SB2_saved_grant[0] & PC1_d_writedata[14]);


--SB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~10
SB2L34 = (SB2_saved_grant[0] & PC1_d_writedata[15]);


--SB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~11
SB2L35 = (SB2_saved_grant[0] & PC1_d_writedata[16]);


--SB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~12
SB2L36 = (PC1_d_writedata[1] & SB2_saved_grant[0]);


--SB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~13
SB2L37 = (PC1_d_writedata[2] & SB2_saved_grant[0]);


--SB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~14
SB2L38 = (PC1_d_writedata[3] & SB2_saved_grant[0]);


--SB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~15
SB2L39 = (PC1_d_writedata[4] & SB2_saved_grant[0]);


--SB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~16
SB2L40 = (PC1_d_writedata[5] & SB2_saved_grant[0]);


--SB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~17
SB2L41 = (SB2_saved_grant[0] & PC1_d_writedata[9]);


--PC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~6
PC1L658 = ((!PC1L661 & ((PC1L2))) # (PC1L661 & (PC1L62))) # (PC1L659);


--VB3_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

VB3_av_readdata_pre[27] = DFFEAS(SC1_readdata[27], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
PC1L623 = ( VD1_q_a[27] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[27])) # (QB3L2))) ) ) # ( !VD1_q_a[27] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[27])) ) );


--VB3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

VB3_av_readdata_pre[28] = DFFEAS(SC1_readdata[28], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
PC1L624 = ( VD1_q_a[28] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[28])) # (QB3L2))) ) ) # ( !VD1_q_a[28] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[28])) ) );


--VB3_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

VB3_av_readdata_pre[29] = DFFEAS(SC1_readdata[29], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
PC1L625 = ( VD1_q_a[29] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[29])) # (QB3L2))) ) ) # ( !VD1_q_a[29] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[29])) ) );


--VB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

VB3_av_readdata_pre[30] = DFFEAS(SC1_readdata[30], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
PC1L626 = ( VD1_q_a[30] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[30])) # (QB3L2))) ) ) # ( !VD1_q_a[30] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[30])) ) );


--VB3_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

VB3_av_readdata_pre[31] = DFFEAS(SC1_readdata[31], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
PC1L627 = ( VD1_q_a[31] & ( (!PC1_intr_req & (((QB2L2 & VB3_av_readdata_pre[31])) # (QB3L2))) ) ) # ( !VD1_q_a[31] & ( (!PC1_intr_req & (QB2L2 & VB3_av_readdata_pre[31])) ) );


--SB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~18
SB2L42 = (SB2_saved_grant[0] & PC1_d_writedata[10]);


--SB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~19
SB2L43 = (SB2_saved_grant[0] & PC1_d_writedata[8]);


--PC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~7
PC1L646 = (!PC1L659 & ((!PC1L661 & ((PC1L6))) # (PC1L661 & (PC1L66))));


--PC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~8
PC1L647 = (!PC1L659 & ((!PC1L661 & ((PC1L10))) # (PC1L661 & (PC1L70))));


--PC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~9
PC1L648 = (!PC1L659 & ((!PC1L661 & ((PC1L14))) # (PC1L661 & (PC1L74))));


--PC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~10
PC1L649 = (!PC1L659 & ((!PC1L661 & ((PC1L18))) # (PC1L661 & (PC1L78))));


--PC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~11
PC1L650 = (!PC1L659 & ((!PC1L661 & ((PC1L22))) # (PC1L661 & (PC1L82))));


--VB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

VB1_av_readdata_pre[9] = DFFEAS(S1_av_readdata[9], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

PC1_av_ld_byte2_data[1] = DFFEAS(PC1L921, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~12
PC1L651 = (!PC1L659 & ((!PC1L661 & ((PC1L26))) # (PC1L661 & (PC1L86))));


--VB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

VB1_av_readdata_pre[10] = DFFEAS(S1_ac, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

PC1_av_ld_byte2_data[2] = DFFEAS(PC1L926, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

PC1_av_ld_byte2_data[3] = DFFEAS(PC1L931, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0
PC1L884 = ( VD1_q_a[11] & ( PC1L885 & ( (!PC1_av_ld_aligning_data & (((QB3L1)))) # (PC1_av_ld_aligning_data & (!PC1L664 & (PC1L839))) ) ) ) # ( !VD1_q_a[11] & ( PC1L885 & ( (PC1_av_ld_aligning_data & (!PC1L664 & PC1L839)) ) ) ) # ( VD1_q_a[11] & ( !PC1L885 & ( (!PC1_av_ld_aligning_data) # ((PC1L839) # (PC1L664)) ) ) ) # ( !VD1_q_a[11] & ( !PC1L885 & ( (!PC1_av_ld_aligning_data) # ((PC1L839) # (PC1L664)) ) ) );


--SB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~20
SB2L44 = (SB2_saved_grant[0] & PC1_d_writedata[17]);


--VB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

VB1_av_readdata_pre[12] = DFFEAS(JB2_b_non_empty, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

PC1_av_ld_byte2_data[4] = DFFEAS(PC1L936, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~21
SB2L45 = (SB2_saved_grant[0] & PC1_d_writedata[18]);


--VB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

VB1_av_readdata_pre[13] = DFFEAS(VB1L15, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

PC1_av_ld_byte2_data[5] = DFFEAS(PC1L941, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~22
SB2L46 = (SB2_saved_grant[0] & PC1_d_writedata[19]);


--VB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

VB1_av_readdata_pre[14] = DFFEAS(S1_woverflow, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

PC1_av_ld_byte2_data[6] = DFFEAS(PC1L946, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~23
SB2L47 = (SB2_saved_grant[0] & PC1_d_writedata[20]);


--VB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

VB1_av_readdata_pre[15] = DFFEAS(S1_rvalid, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

PC1_av_ld_byte2_data[7] = DFFEAS(PC1L950, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~24
SB2L48 = (SB2_saved_grant[0] & PC1_d_writedata[21]);


--PC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18
PC1L450 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[17])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[19])));


--SB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~25
SB2L49 = (PC1_d_writedata[6] & SB2_saved_grant[0]);


--PC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~13
PC1L645 = (!PC1L659 & ((!PC1L661 & ((PC1L54))) # (PC1L661 & (PC1L114))));


--SB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~26
SB2L50 = (PC1_d_writedata[7] & SB2_saved_grant[0]);


--PC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~14
PC1L644 = (!PC1L659 & ((!PC1L661 & ((PC1L58))) # (PC1L661 & (PC1L118))));


--PC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
PC1L212 = (!PC1L210) # ((PC1L548 & ((PC1L213) # (PC1L223))));


--PC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
PC1L209 = ( PC1_D_iw[16] & ( PC1L548 & ( (!PC1_D_iw[12] & (PC1_D_iw[13] & (!PC1_D_iw[14] & PC1_D_iw[15]))) ) ) );


--PC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
PC1L252 = (PC1L548 & (((PC1L575) # (PC1L574)) # (PC1L573)));


--PC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
PC1L253 = (((PC1L227) # (PC1L252)) # (PC1_D_op_bret)) # (PC1_D_op_eret);


--LD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

LD1_sr[34] = DFFEAS(LD1L64, A1L162,  ,  , LD1L41,  ,  ,  ,  );


--Y1_readdata[1] is nios_system:u0|nios_system_switches:switches|readdata[1]
--register power-up is low

Y1_readdata[1] = DFFEAS(Y1_read_mux_out[1], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1]
T1_readdata[1] = (T1_data_out[1] & (!PC1_W_alu_result[3] & !PC1_W_alu_result[2]));


--Y1_readdata[2] is nios_system:u0|nios_system_switches:switches|readdata[2]
--register power-up is low

Y1_readdata[2] = DFFEAS(Y1_read_mux_out[2], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2]
T1_readdata[2] = (T1_data_out[2] & (!PC1_W_alu_result[3] & !PC1_W_alu_result[2]));


--T1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3]
T1_readdata[3] = (T1_data_out[3] & (!PC1_W_alu_result[3] & !PC1_W_alu_result[2]));


--Y1_readdata[3] is nios_system:u0|nios_system_switches:switches|readdata[3]
--register power-up is low

Y1_readdata[3] = DFFEAS(Y1_read_mux_out[3], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_readdata[4] is nios_system:u0|nios_system_switches:switches|readdata[4]
--register power-up is low

Y1_readdata[4] = DFFEAS(Y1_read_mux_out[4], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4]
T1_readdata[4] = (T1_data_out[4] & (!PC1_W_alu_result[3] & !PC1_W_alu_result[2]));


--T1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5]
T1_readdata[5] = (T1_data_out[5] & (!PC1_W_alu_result[3] & !PC1_W_alu_result[2]));


--Y1_readdata[5] is nios_system:u0|nios_system_switches:switches|readdata[5]
--register power-up is low

Y1_readdata[5] = DFFEAS(Y1_read_mux_out[5], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6]
T1_readdata[6] = (T1_data_out[6] & (!PC1_W_alu_result[3] & !PC1_W_alu_result[2]));


--Y1_readdata[6] is nios_system:u0|nios_system_switches:switches|readdata[6]
--register power-up is low

Y1_readdata[6] = DFFEAS(Y1_read_mux_out[6], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7]
T1_readdata[7] = (T1_data_out[7] & (!PC1_W_alu_result[3] & !PC1_W_alu_result[2]));


--Y1_readdata[7] is nios_system:u0|nios_system_switches:switches|readdata[7]
--register power-up is low

Y1_readdata[7] = DFFEAS(Y1_read_mux_out[7], CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

S1_fifo_wr = DFFEAS(S1L78, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

JB1_b_non_empty = DFFEAS(JB1L8, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
S1L85 = (!AB1_rvalid0 & (JB1_b_non_empty & ((!S1_r_val) # (!AB1_r_ena1))));


--LB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

LB2_counter_reg_bit[0] = DFFEAS(LB2_counter_comb_bita0, CLOCK_50, !X1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--LB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

LB2_counter_reg_bit[1] = DFFEAS(LB2_counter_comb_bita1, CLOCK_50, !X1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--LB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

LB2_counter_reg_bit[2] = DFFEAS(LB2_counter_comb_bita2, CLOCK_50, !X1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--LB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

LB2_counter_reg_bit[3] = DFFEAS(LB2_counter_comb_bita3, CLOCK_50, !X1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--LB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

LB2_counter_reg_bit[4] = DFFEAS(LB2_counter_comb_bita4, CLOCK_50, !X1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--LB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

LB2_counter_reg_bit[5] = DFFEAS(LB2_counter_comb_bita5, CLOCK_50, !X1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--LB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

LB1_counter_reg_bit[0] = DFFEAS(LB1_counter_comb_bita0, CLOCK_50, !X1_r_sync_rst,  , S1L85,  ,  ,  ,  );


--LB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

LB1_counter_reg_bit[1] = DFFEAS(LB1_counter_comb_bita1, CLOCK_50, !X1_r_sync_rst,  , S1L85,  ,  ,  ,  );


--LB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

LB1_counter_reg_bit[2] = DFFEAS(LB1_counter_comb_bita2, CLOCK_50, !X1_r_sync_rst,  , S1L85,  ,  ,  ,  );


--LB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

LB1_counter_reg_bit[3] = DFFEAS(LB1_counter_comb_bita3, CLOCK_50, !X1_r_sync_rst,  , S1L85,  ,  ,  ,  );


--LB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

LB1_counter_reg_bit[4] = DFFEAS(LB1_counter_comb_bita4, CLOCK_50, !X1_r_sync_rst,  , S1L85,  ,  ,  ,  );


--LB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

LB1_counter_reg_bit[5] = DFFEAS(LB1_counter_comb_bita5, CLOCK_50, !X1_r_sync_rst,  , S1L85,  ,  ,  ,  );


--JB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

JB2_b_non_empty = DFFEAS(JB2L9, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
S1L74 = (!PC1_W_alu_result[2] & !S1_av_waitrequest);


--MB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

MB2_counter_reg_bit[1] = DFFEAS(MB2_counter_comb_bita1, CLOCK_50, !X1_r_sync_rst,  , JB2L3,  ,  ,  ,  );


--MB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

MB2_counter_reg_bit[0] = DFFEAS(MB2_counter_comb_bita0, CLOCK_50, !X1_r_sync_rst,  , JB2L3,  ,  ,  ,  );


--AB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

AB1L50Q = AMPP_FUNCTION(CLOCK_50, AB1L49, !X1_r_sync_rst);


--MB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

MB2_counter_reg_bit[5] = DFFEAS(MB2_counter_comb_bita5, CLOCK_50, !X1_r_sync_rst,  , JB2L3,  ,  ,  ,  );


--MB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

MB2_counter_reg_bit[4] = DFFEAS(MB2_counter_comb_bita4, CLOCK_50, !X1_r_sync_rst,  , JB2L3,  ,  ,  ,  );


--MB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

MB2_counter_reg_bit[3] = DFFEAS(MB2_counter_comb_bita3, CLOCK_50, !X1_r_sync_rst,  , JB2L3,  ,  ,  ,  );


--MB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

MB2_counter_reg_bit[2] = DFFEAS(MB2_counter_comb_bita2, CLOCK_50, !X1_r_sync_rst,  , JB2L3,  ,  ,  ,  );


--JB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
JB2L5 = ( MB2_counter_reg_bit[2] & ( (JB2_b_non_empty & (MB2_counter_reg_bit[5] & (MB2_counter_reg_bit[4] & MB2_counter_reg_bit[3]))) ) );


--JB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
JB2L6 = ( JB2L5 & ( (!JB2_b_full & ((!MB2_counter_reg_bit[1]) # ((!MB2_counter_reg_bit[0]) # (!AB1L50Q)))) ) ) # ( !JB2L5 & ( !JB2_b_full ) );


--JB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~2
JB2L7 = ( !JB2L6 & ( (!VB1L27) # ((!VB1L28) # ((!JB2_b_non_empty) # (!S1L74))) ) );


--AB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

AB1_td_shift[4] = AMPP_FUNCTION(A1L136, AB1L75, !A1L128, AB1L57);


--AB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

AB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, KB1_q_b[1], !X1_r_sync_rst, AB1L22);


--AB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
AB1L74 = AMPP_FUNCTION(!AB1_count[9], !A1L134, !AB1L71, !AB1_td_shift[4], !AB1_rdata[1]);


--AB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

AB1_read = AMPP_FUNCTION(A1L136, AB1L36, !A1L128, AB1L97);


--SB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~0
SB1L20 = (PC1_d_writedata[0] & SB1_saved_grant[0]);


--SB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[38]
SB1_src_data[38] = (!PC1_W_alu_result[2] & (((PC1_F_pc[0] & SB1_saved_grant[1])))) # (PC1_W_alu_result[2] & (((PC1_F_pc[0] & SB1_saved_grant[1])) # (SB1_saved_grant[0])));


--SB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[40]
SB1_src_data[40] = (!PC1_W_alu_result[4] & (((SB1_saved_grant[1] & PC1_F_pc[2])))) # (PC1_W_alu_result[4] & (((SB1_saved_grant[1] & PC1_F_pc[2])) # (SB1_saved_grant[0])));


--SB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[39]
SB1_src_data[39] = (!PC1_W_alu_result[3] & (((PC1_F_pc[1] & SB1_saved_grant[1])))) # (PC1_W_alu_result[3] & (((PC1_F_pc[1] & SB1_saved_grant[1])) # (SB1_saved_grant[0])));


--SB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[45]
SB1_src_data[45] = (!PC1_W_alu_result[9] & (((SB1_saved_grant[1] & PC1_F_pc[7])))) # (PC1_W_alu_result[9] & (((SB1_saved_grant[1] & PC1_F_pc[7])) # (SB1_saved_grant[0])));


--SB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[44]
SB1_src_data[44] = (!PC1_W_alu_result[8] & (((SB1_saved_grant[1] & PC1_F_pc[6])))) # (PC1_W_alu_result[8] & (((SB1_saved_grant[1] & PC1_F_pc[6])) # (SB1_saved_grant[0])));


--SB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[43]
SB1_src_data[43] = (!PC1_W_alu_result[7] & (((SB1_saved_grant[1] & PC1_F_pc[5])))) # (PC1_W_alu_result[7] & (((SB1_saved_grant[1] & PC1_F_pc[5])) # (SB1_saved_grant[0])));


--SB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[42]
SB1_src_data[42] = (!PC1_W_alu_result[6] & (((SB1_saved_grant[1] & PC1_F_pc[4])))) # (PC1_W_alu_result[6] & (((SB1_saved_grant[1] & PC1_F_pc[4])) # (SB1_saved_grant[0])));


--SB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[41]
SB1_src_data[41] = (!PC1_W_alu_result[5] & (((SB1_saved_grant[1] & PC1_F_pc[3])))) # (PC1_W_alu_result[5] & (((SB1_saved_grant[1] & PC1_F_pc[3])) # (SB1_saved_grant[0])));


--SB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~1
SB1L21 = (SB1_saved_grant[0] & PC1_hbreak_enabled);


--LD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
LD1L60 = ( HD1_MonDReg[3] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[3])))) # (JD1L2 & (((LD1_sr[5])))) ) ) # ( !HD1_MonDReg[3] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[3])))) # (JD1L2 & (((LD1_sr[5])))) ) );


--KD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

KD1_jdo[2] = DFFEAS(LD1_sr[2], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

KD1_jdo[5] = DFFEAS(LD1_sr[5], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--SC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

SC1_writedata[1] = DFFEAS(SB1L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
HD1L130 = (!HD1_jtag_ram_access & ((SC1_writedata[1]))) # (HD1_jtag_ram_access & (HD1_MonDReg[1]));


--KD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

KD1_sync2_udr = DFFEAS(ND4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

ND4_dreg[0] = DFFEAS(ND4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
KD1L53 = (!KD1_sync2_udr & ND4_dreg[0]);


--LD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
LD1L61 = (A1L155 & (!A1L166 & (A1L141 & LD1_sr[37])));


--LD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15
LD1L52 = ( A1L142 & ( A1L143 & ( (A1L155 & (!A1L166 & A1L141)) ) ) ) # ( !A1L142 & ( A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( !A1L142 & ( !A1L143 & ( (A1L155 & (!A1L166 & A1L141)) ) ) );


--LD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
LD1L62 = (A1L155 & (!A1L166 & (A1L141 & A1L164)));


--KD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

KD1_sync2_uir = DFFEAS(ND5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

ND5_dreg[0] = DFFEAS(ND5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
KD1L45 = (!KD1_sync2_uir & ND5_dreg[0]);


--JD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
JD1_virtual_state_cdr = (!A1L166 & (A1L141 & A1L146));


--LD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

LD1_DRsize.100 = DFFEAS(LD1L4, A1L162,  ,  , JD1_virtual_state_uir,  ,  ,  ,  );


--LD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
LD1L63 = ( LD1L98 & ( (!JD1L2) # ((!LD1_DRsize.100 & ((LD1_sr[36]))) # (LD1_DRsize.100 & (A1L164))) ) ) # ( !LD1L98 & ( (JD1L2 & ((!LD1_DRsize.100 & ((LD1_sr[36]))) # (LD1_DRsize.100 & (A1L164)))) ) );


--KD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
KD1L50 = (!KD1_ir[1] & (!KD1_ir[0] & (KD1_enable_action_strobe & !KD1_jdo[35])));


--HD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
HD1L111 = (KD1L50 & ((!KD1_jdo[34] & ((HD1L2))) # (KD1_jdo[34] & (!KD1_jdo[17]))));


--HD1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
HD1L113 = (KD1L49 & ((!KD1_jdo[35] & ((HD1_jtag_ram_wr))) # (KD1_jdo[35] & (HD1L2))));


--WD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

WD2_altera_reset_synchronizer_int_chain_out = DFFEAS(WD2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1L9 is nios_system:u0|altera_reset_controller:rst_controller|always2~0
X1L9 = (!X1_r_sync_rst_chain[2]) # (WD2_altera_reset_synchronizer_int_chain_out);


--KD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

KD1_jdo[29] = DFFEAS(LD1_sr[29], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

KD1_jdo[30] = DFFEAS(LD1_sr[30], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

KD1_jdo[31] = DFFEAS(LD1_sr[31], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

KD1_jdo[32] = DFFEAS(LD1_sr[32], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

KD1_jdo[33] = DFFEAS(LD1_sr[33], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--SB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[32]
SB1_src_data[32] = ((SB1_saved_grant[0] & PC1_d_byteenable[0])) # (SB1_saved_grant[1]);


--PC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
PC1L236 = (!PC1_D_iw[4] & PC1L235);


--PC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
PC1L233 = (PC1_D_iw[0] & (!PC1_D_iw[3] & ((PC1_D_iw[2]) # (PC1_D_iw[1]))));


--PC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
PC1L234 = (!PC1L233) # (PC1_D_iw[4]);


--PC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
PC1L389 = (!PC1L122 & (((!PC1L130) # (PC1L234)) # (PC1L236))) # (PC1L122 & (!PC1L236 $ (((!PC1L234)))));


--AD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

AD1_monitor_error = DFFEAS(AD1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0
XC1L7 = (XC1L2 & ((!SC1_address[0] & ((AD1_monitor_error))) # (SC1_address[0] & (!XC1_oci_ienable[0]))));


--S1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0
S1L64 = (PC1_d_write & (!XB1_write_accepted & AB1_rst1));


--S1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
S1L80 = (PC1_W_alu_result[2] & (!S1_av_waitrequest & (VB1L28 & S1L64)));


--S1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
S1_wr_rfifo = (!JB2_b_full & AB1L50Q);


--S1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
S1L75 = (VB1L27 & (VB1L28 & (JB2_b_non_empty & S1L74)));


--AB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

AB1_wdata[0] = AMPP_FUNCTION(A1L136, A1L137, !A1L128, AB1L97);


--LB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

LB4_counter_reg_bit[0] = DFFEAS(LB4_counter_comb_bita0, CLOCK_50, !X1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--LB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

LB4_counter_reg_bit[1] = DFFEAS(LB4_counter_comb_bita1, CLOCK_50, !X1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--LB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

LB4_counter_reg_bit[2] = DFFEAS(LB4_counter_comb_bita2, CLOCK_50, !X1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--LB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

LB4_counter_reg_bit[3] = DFFEAS(LB4_counter_comb_bita3, CLOCK_50, !X1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--LB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

LB4_counter_reg_bit[4] = DFFEAS(LB4_counter_comb_bita4, CLOCK_50, !X1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--LB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

LB4_counter_reg_bit[5] = DFFEAS(LB4_counter_comb_bita5, CLOCK_50, !X1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--LB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

LB3_counter_reg_bit[0] = DFFEAS(LB3_counter_comb_bita0, CLOCK_50, !X1_r_sync_rst,  , S1L75,  ,  ,  ,  );


--LB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

LB3_counter_reg_bit[1] = DFFEAS(LB3_counter_comb_bita1, CLOCK_50, !X1_r_sync_rst,  , S1L75,  ,  ,  ,  );


--LB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

LB3_counter_reg_bit[2] = DFFEAS(LB3_counter_comb_bita2, CLOCK_50, !X1_r_sync_rst,  , S1L75,  ,  ,  ,  );


--LB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

LB3_counter_reg_bit[3] = DFFEAS(LB3_counter_comb_bita3, CLOCK_50, !X1_r_sync_rst,  , S1L75,  ,  ,  ,  );


--LB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

LB3_counter_reg_bit[4] = DFFEAS(LB3_counter_comb_bita4, CLOCK_50, !X1_r_sync_rst,  , S1L75,  ,  ,  ,  );


--LB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

LB3_counter_reg_bit[5] = DFFEAS(LB3_counter_comb_bita5, CLOCK_50, !X1_r_sync_rst,  , S1L75,  ,  ,  ,  );


--S1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
S1L76 = (VB1L27 & (VB1L28 & S1L74));


--Y1_read_mux_out[0] is nios_system:u0|nios_system_switches:switches|read_mux_out[0]
Y1_read_mux_out[0] = (!PC1_W_alu_result[3] & (!PC1_W_alu_result[2] & sw_d2[0]));


--PC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

PC1_E_invert_arith_src_msb = DFFEAS(PC1L352, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~16
PC1L818 = ( PC1_W_alu_result[17] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte2_data[1])))) ) ) # ( !PC1_W_alu_result[17] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte2_data[1]) ) );


--PC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~17
PC1L824 = ( PC1_W_alu_result[23] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte2_data[7])))) ) ) # ( !PC1_W_alu_result[23] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte2_data[7]) ) );


--PC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~18
PC1L823 = ( PC1_W_alu_result[22] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte2_data[6])))) ) ) # ( !PC1_W_alu_result[22] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte2_data[6]) ) );


--PC1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~19
PC1L822 = ( PC1_W_alu_result[21] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte2_data[5])))) ) ) # ( !PC1_W_alu_result[21] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte2_data[5]) ) );


--PC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~20
PC1L821 = ( PC1_W_alu_result[20] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte2_data[4])))) ) ) # ( !PC1_W_alu_result[20] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte2_data[4]) ) );


--PC1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~21
PC1L820 = ( PC1_W_alu_result[19] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte2_data[3])))) ) ) # ( !PC1_W_alu_result[19] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte2_data[3]) ) );


--PC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~22
PC1L819 = ( PC1_W_alu_result[18] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte2_data[2])))) ) ) # ( !PC1_W_alu_result[18] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte2_data[2]) ) );


--PC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~23
PC1L826 = ( PC1_W_alu_result[25] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte3_data[1])))) ) ) # ( !PC1_W_alu_result[25] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte3_data[1]) ) );


--PC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~24
PC1L825 = ( PC1_W_alu_result[24] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte3_data[0])))) ) ) # ( !PC1_W_alu_result[24] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte3_data[0]) ) );


--PC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~25
PC1L828 = ( PC1_W_alu_result[27] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte3_data[3])))) ) ) # ( !PC1_W_alu_result[27] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte3_data[3]) ) );


--PC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~26
PC1L827 = ( PC1_W_alu_result[26] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte3_data[2])))) ) ) # ( !PC1_W_alu_result[26] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte3_data[2]) ) );


--PC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27
PC1L830 = ( PC1_W_alu_result[29] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte3_data[5])))) ) ) # ( !PC1_W_alu_result[29] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte3_data[5]) ) );


--PC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28
PC1L829 = ( PC1_W_alu_result[28] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte3_data[4])))) ) ) # ( !PC1_W_alu_result[28] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte3_data[4]) ) );


--PC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29
PC1L832 = ( PC1_W_alu_result[31] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte3_data[7])))) ) ) # ( !PC1_W_alu_result[31] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte3_data[7]) ) );


--PC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30
PC1L831 = ( PC1_W_alu_result[30] & ( (!PC1_R_ctrl_ld & (!PC1_R_ctrl_rd_ctl_reg & (!PC1_R_ctrl_br_cmp))) # (PC1_R_ctrl_ld & (((PC1_av_ld_byte3_data[6])))) ) ) # ( !PC1_W_alu_result[30] & ( (PC1_R_ctrl_ld & PC1_av_ld_byte3_data[6]) ) );


--PC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17
PC1L578 = ( !PC1_D_iw[15] & ( PC1_D_iw[16] & ( (!PC1_D_iw[11] & (PC1_D_iw[12] & (PC1_D_iw[13] & PC1_D_iw[14]))) ) ) );


--PC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
PC1_D_op_wrctl = (PC1L548 & PC1L578);


--XC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
XC1L11 = ( XC1L1 & ( SC1_debugaccess & ( (SC1_write & (SC1_address[0] & (!SC1_address[2] & !SC1_address[1]))) ) ) );


--JB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

JB1_b_full = DFFEAS(JB1L4, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

MB1_counter_reg_bit[3] = DFFEAS(MB1_counter_comb_bita3, CLOCK_50, !X1_r_sync_rst,  , JB1L1,  ,  ,  ,  );


--MB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

MB1_counter_reg_bit[0] = DFFEAS(MB1_counter_comb_bita0, CLOCK_50, !X1_r_sync_rst,  , JB1L1,  ,  ,  ,  );


--MB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

MB1_counter_reg_bit[2] = DFFEAS(MB1_counter_comb_bita2, CLOCK_50, !X1_r_sync_rst,  , JB1L1,  ,  ,  ,  );


--MB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

MB1_counter_reg_bit[1] = DFFEAS(MB1_counter_comb_bita1, CLOCK_50, !X1_r_sync_rst,  , JB1L1,  ,  ,  ,  );


--S1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
S1L57 = (MB1_counter_reg_bit[3] & (((MB1_counter_reg_bit[1]) # (MB1_counter_reg_bit[2])) # (MB1_counter_reg_bit[0])));


--MB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

MB1_counter_reg_bit[5] = DFFEAS(MB1_counter_comb_bita5, CLOCK_50, !X1_r_sync_rst,  , JB1L1,  ,  ,  ,  );


--MB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

MB1_counter_reg_bit[4] = DFFEAS(MB1_counter_comb_bita4, CLOCK_50, !X1_r_sync_rst,  , JB1L1,  ,  ,  ,  );


--S1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
S1L58 = (!JB1_b_full & (!S1L57 & (!MB1_counter_reg_bit[5] & !MB1_counter_reg_bit[4])));


--AB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

AB1L52Q = AMPP_FUNCTION(CLOCK_50, AB1L51, !X1_r_sync_rst);


--S1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
S1L83 = (!S1_read_0 & (((JB2_b_non_empty & AB1L52Q)) # (S1_pause_irq))) # (S1_read_0 & (((JB2_b_non_empty & AB1L52Q))));


--S1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
S1L59 = (S1L18 & (((S1L26) # (S1L22)) # (MB2_counter_reg_bit[0])));


--S1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
S1L60 = ( !S1L59 & ( (!S1L2 & (!S1L6 & (!S1L10 & !S1L14))) ) );


--PC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1
PC1L244 = (PC1L548 & (((PC1L243) # (PC1L563)) # (PC1L561)));


--PC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
PC1_R_ctrl_rot_right_nxt = (PC1L562 & PC1L548);


--PC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19
PC1L463 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[30]))) # (PC1_R_ctrl_shift_rot_right & (PC1L398));


--XC1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

XC1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !X1_r_sync_rst,  , XC1L11,  ,  ,  ,  );


--XC1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1
XC1L8 = (SC1_address[0] & (XC1L2 & XC1_oci_ienable[31]));


--PC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
PC1L532 = ((!PC1L235 & !PC1L233)) # (PC1_D_iw[4]);


--PC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1
PC1L387 = (!PC1L122 & (!PC1L236 $ (((!PC1L234))))) # (PC1L122 & (((!PC1L130) # (PC1L234)) # (PC1L236)));


--KD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

KD1_jdo[19] = DFFEAS(LD1_sr[19], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

KD1_jdo[18] = DFFEAS(LD1_sr[18], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--AD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
AD1L2 = ((AD1_break_on_reset & !KD1_jdo[18])) # (KD1_jdo[19]);


--ND1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

ND1_din_s1 = DFFEAS(X1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

SC1_writedata[3] = DFFEAS(SB1L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
XC1L10 = (!XC1L12 & (XC1_oci_single_step_mode)) # (XC1L12 & ((SC1_writedata[3])));


--PC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
PC1L533 = ( PC1L234 & ( (!PC1L236 & ((VC2_q_b[24]))) # (PC1L236 & (VC2_q_b[8])) ) ) # ( !PC1L234 & ( VC2_q_b[0] ) );


--PC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2
PC1L388 = (!PC1L122 & (!PC1L236 $ (((!PC1L234))))) # (PC1L122 & (((PC1L234) # (PC1L130)) # (PC1L236)));


--PC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
PC1L534 = ( PC1L234 & ( (!PC1L236 & ((VC2_q_b[25]))) # (PC1L236 & (VC2_q_b[9])) ) ) # ( !PC1L234 & ( VC2_q_b[1] ) );


--PC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
PC1L535 = ( PC1L234 & ( (!PC1L236 & ((VC2_q_b[26]))) # (PC1L236 & (VC2_q_b[10])) ) ) # ( !PC1L234 & ( VC2_q_b[2] ) );


--WD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

WD1_altera_reset_synchronizer_int_chain_out = DFFEAS(WD1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !X1L10,  ,  ,  ,  ,  ,  );


--PC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3
PC1L386 = (!PC1L122 & (((PC1L234) # (PC1L130)) # (PC1L236))) # (PC1L122 & (!PC1L236 $ (((!PC1L234)))));


--SC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
SC1L51 = (XC1L2 & ((!SC1_address[0] & (AD1_monitor_ready)) # (SC1_address[0] & ((XC1_oci_ienable[31])))));


--AD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

AD1_monitor_go = DFFEAS(AD1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
SC1L52 = (XC1L2 & ((!SC1_address[0] & ((AD1_monitor_go))) # (SC1_address[0] & (XC1_oci_ienable[31]))));


--SC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
SC1L53 = (XC1L2 & ((!SC1_address[0] & (XC1_oci_single_step_mode)) # (SC1_address[0] & ((XC1_oci_ienable[31])))));


--PC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

PC1_d_writedata[27] = DFFEAS(PC1L536, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~27
SB2L51 = (SB2_saved_grant[0] & PC1_d_writedata[27]);


--PC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

PC1_d_writedata[28] = DFFEAS(PC1L537, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~28
SB2L52 = (SB2_saved_grant[0] & PC1_d_writedata[28]);


--PC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

PC1_d_writedata[29] = DFFEAS(PC1L538, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~29
SB2L53 = (SB2_saved_grant[0] & PC1_d_writedata[29]);


--PC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

PC1_d_writedata[30] = DFFEAS(PC1L539, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~30
SB2L54 = (SB2_saved_grant[0] & PC1_d_writedata[30]);


--PC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

PC1_d_writedata[31] = DFFEAS(PC1L540, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~31
SB2L55 = (SB2_saved_grant[0] & PC1_d_writedata[31]);


--S1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

S1_ac = DFFEAS(S1L63, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

S1_woverflow = DFFEAS(S1L91, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

S1_rvalid = DFFEAS(S1L88, CLOCK_50, !X1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~0
PC1L950 = ( VD1_q_a[23] & ( PC1L951 & ( (!PC1_av_ld_aligning_data) # ((PC1L839) # (PC1L664)) ) ) ) # ( !VD1_q_a[23] & ( PC1L951 & ( (!PC1_av_ld_aligning_data) # ((PC1L839) # (PC1L664)) ) ) ) # ( VD1_q_a[23] & ( !PC1L951 & ( (!PC1_av_ld_aligning_data & (((QB3L1)))) # (PC1_av_ld_aligning_data & (!PC1L664 & (PC1L839))) ) ) ) # ( !VD1_q_a[23] & ( !PC1L951 & ( (PC1_av_ld_aligning_data & (!PC1L664 & PC1L839)) ) ) );


--PC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20
PC1L451 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[18])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[20])));


--DC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
DC1L27 = ( DC1L26 ) # ( !DC1L26 & ( (!QB2L1 & (QB3L1 & ((VD1_q_a[24])))) # (QB2L1 & (((QB3L1 & VD1_q_a[24])) # (VB3_av_readdata_pre[24]))) ) );


--LD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
LD1L4 = (!A1L142 & !A1L143);


--LD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
LD1L64 = (!JD1L2 & (LD1L4 & ((AD1_monitor_error)))) # (JD1L2 & (((LD1_sr[35]))));


--LD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]~19
LD1L41 = ( A1L142 & ( A1L143 & ( (A1L155 & (!A1L166 & A1L141)) ) ) ) # ( !A1L142 & ( A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( !A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) );


--LD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
LD1L65 = ( HD1_MonDReg[16] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[16])))) # (JD1L2 & (((LD1_sr[18])))) ) ) # ( !HD1_MonDReg[16] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[16])))) # (JD1L2 & (((LD1_sr[18])))) ) );


--LD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]~21
LD1L42 = ( !A1L143 & ( (A1L142 & ((!A1L155) # ((!A1L141) # (A1L166)))) ) );


--AB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

AB1_wdata[1] = AMPP_FUNCTION(A1L136, AB1_td_shift[5], !A1L128, AB1L85);


--Y1_read_mux_out[1] is nios_system:u0|nios_system_switches:switches|read_mux_out[1]
Y1_read_mux_out[1] = (!PC1_W_alu_result[3] & (!PC1_W_alu_result[2] & sw_d2[1]));


--AB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

AB1_wdata[2] = AMPP_FUNCTION(A1L136, AB1_td_shift[6], !A1L128, AB1L85);


--Y1_read_mux_out[2] is nios_system:u0|nios_system_switches:switches|read_mux_out[2]
Y1_read_mux_out[2] = (!PC1_W_alu_result[3] & (!PC1_W_alu_result[2] & sw_d2[2]));


--AB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

AB1_wdata[3] = AMPP_FUNCTION(A1L136, AB1_td_shift[7], !A1L128, AB1L85);


--Y1_read_mux_out[3] is nios_system:u0|nios_system_switches:switches|read_mux_out[3]
Y1_read_mux_out[3] = (!PC1_W_alu_result[3] & (!PC1_W_alu_result[2] & sw_d2[3]));


--AB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

AB1_wdata[4] = AMPP_FUNCTION(A1L136, AB1_td_shift[8], !A1L128, AB1L85);


--Y1_read_mux_out[4] is nios_system:u0|nios_system_switches:switches|read_mux_out[4]
Y1_read_mux_out[4] = (!PC1_W_alu_result[3] & (!PC1_W_alu_result[2] & sw_d2[4]));


--AB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

AB1_wdata[5] = AMPP_FUNCTION(A1L136, AB1_td_shift[9], !A1L128, AB1L85);


--Y1_read_mux_out[5] is nios_system:u0|nios_system_switches:switches|read_mux_out[5]
Y1_read_mux_out[5] = (!PC1_W_alu_result[3] & (!PC1_W_alu_result[2] & sw_d2[5]));


--AB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

AB1_wdata[6] = AMPP_FUNCTION(A1L136, AB1_td_shift[10], !A1L128, AB1L85);


--Y1_read_mux_out[6] is nios_system:u0|nios_system_switches:switches|read_mux_out[6]
Y1_read_mux_out[6] = (!PC1_W_alu_result[3] & (!PC1_W_alu_result[2] & sw_d2[6]));


--AB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

AB1_wdata[7] = AMPP_FUNCTION(A1L136, A1L137, !A1L128, AB1L85);


--Y1_read_mux_out[7] is nios_system:u0|nios_system_switches:switches|read_mux_out[7]
Y1_read_mux_out[7] = (!PC1_W_alu_result[3] & (!PC1_W_alu_result[2] & sw_d2[7]));


--S1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
S1L78 = ( !JB1_b_full & ( (!PC1_W_alu_result[2] & (!S1_av_waitrequest & (VB1L28 & S1L64))) ) );


--JB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
JB1L6 = (!MB1_counter_reg_bit[2] & (!MB1_counter_reg_bit[1] & (!MB1_counter_reg_bit[5] & !MB1_counter_reg_bit[4])));


--JB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
JB1L7 = (S1L85 & (!MB1_counter_reg_bit[3] & (MB1_counter_reg_bit[0] & JB1L6)));


--JB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
JB1L8 = (((JB1_b_non_empty & !JB1L7)) # (JB1_b_full)) # (S1_fifo_wr);


--JB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
JB2L1 = (!MB2_counter_reg_bit[5] & (!MB2_counter_reg_bit[4] & (!MB2_counter_reg_bit[3] & !S1_wr_rfifo)));


--JB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
JB2L2 = (((!MB2_counter_reg_bit[0]) # (!JB2L1)) # (MB2_counter_reg_bit[1])) # (MB2_counter_reg_bit[2]);


--JB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
JB2L3 = ( S1_wr_rfifo & ( (!VB1L27) # ((!VB1L28) # ((!JB2_b_non_empty) # (!S1L74))) ) ) # ( !S1_wr_rfifo & ( (VB1L27 & (VB1L28 & (JB2_b_non_empty & S1L74))) ) );


--AB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

AB1_write1 = AMPP_FUNCTION(CLOCK_50, AB1_write, !X1_r_sync_rst);


--AB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

AB1_write2 = AMPP_FUNCTION(CLOCK_50, AB1_write1, !X1_r_sync_rst);


--AB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
AB1L2 = AMPP_FUNCTION(!AB1_write1, !AB1_write2);


--AB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

AB1_write_valid = AMPP_FUNCTION(A1L136, AB1_td_shift[10], !A1L128, AB1L97);


--AB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
AB1L49 = AMPP_FUNCTION(!S1_t_dav, !AB1_write_stalled, !AB1_rst2, !AB1L50Q, !AB1L2, !AB1_write_valid);


--AB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

AB1_td_shift[5] = AMPP_FUNCTION(A1L136, AB1L76, !A1L128, AB1L57);


--AB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

AB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, KB1_q_b[2], !X1_r_sync_rst, AB1L22);


--AB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
AB1L75 = AMPP_FUNCTION(!AB1_count[9], !A1L134, !AB1L71, !AB1_td_shift[5], !AB1_rdata[2]);


--LD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
LD1L66 = ( HD1_MonDReg[24] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[24])))) # (JD1L2 & (((LD1_sr[26])))) ) ) # ( !HD1_MonDReg[24] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[24])))) # (JD1L2 & (((LD1_sr[26])))) ) );


--HD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

HD1_MonDReg[4] = DFFEAS(HD1L91, CLOCK_50,  ,  , HD1L50,  ,  ,  ,  );


--LD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
LD1L67 = ( HD1_MonDReg[4] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[4])))) # (JD1L2 & (((LD1_sr[6])))) ) ) # ( !HD1_MonDReg[4] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[4])))) # (JD1L2 & (((LD1_sr[6])))) ) );


--KD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

KD1_jdo[6] = DFFEAS(LD1_sr[6], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--SC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

SC1_writedata[2] = DFFEAS(SB1L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
HD1L131 = (!HD1_jtag_ram_access & ((SC1_writedata[2]))) # (HD1_jtag_ram_access & (HD1_MonDReg[2]));


--SB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~2
SB1L22 = (PC1_d_writedata[1] & SB1_saved_grant[0]);


--ND4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

ND4_din_s1 = DFFEAS(JD1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

ND5_din_s1 = DFFEAS(JD1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

WD2_altera_reset_synchronizer_int_chain[0] = DFFEAS(WD2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

LD1_sr[31] = DFFEAS(LD1L79, A1L162,  ,  ,  ,  ,  ,  ,  );


--LD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

LD1_sr[33] = DFFEAS(LD1L81, A1L162,  ,  , LD1L41,  ,  ,  ,  );


--LD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
LD1L68 = ( HD1_MonDReg[25] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[25])))) # (JD1L2 & (((LD1_sr[27])))) ) ) # ( !HD1_MonDReg[25] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[25])))) # (JD1L2 & (((LD1_sr[27])))) ) );


--LD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
LD1L69 = ( HD1_MonDReg[27] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[27])))) # (JD1L2 & (((LD1_sr[29])))) ) ) # ( !HD1_MonDReg[27] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[27])))) # (JD1L2 & (((LD1_sr[29])))) ) );


--LD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
LD1L70 = ( HD1_MonDReg[26] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[26])))) # (JD1L2 & (((LD1_sr[28])))) ) ) # ( !HD1_MonDReg[26] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[26])))) # (JD1L2 & (((LD1_sr[28])))) ) );


--AD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
AD1L6 = ( AD1_monitor_error & ( (!KD1_take_action_ocimem_a) # (!KD1_jdo[25]) ) ) # ( !AD1_monitor_error & ( (XC1L12 & (SC1_writedata[1] & ((!KD1_take_action_ocimem_a) # (!KD1_jdo[25])))) ) );


--PC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
PC1L351 = ( PC1L566 & ( (!PC1L548 & (!PC1L549 & !PC1L550)) ) ) # ( !PC1L566 & ( (!PC1L549 & (!PC1L550 & ((!PC1L548) # (!PC1L564)))) ) );


--PC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
PC1L352 = (PC1_R_valid & (((!PC1L351) # (PC1L560)) # (PC1L554)));


--PC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~18
PC1L328 = ( PC1L150 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L371)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[17])))) ) ) # ( !PC1L150 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & ((PC1L371)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[17])))) ) );


--PC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~19
PC1L334 = ( PC1L154 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L377)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[23])))) ) ) # ( !PC1L154 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L377))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[23])))) ) );


--PC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~20
PC1L333 = ( PC1L158 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L376)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[22])))) ) ) # ( !PC1L158 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L376))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[22])))) ) );


--PC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~21
PC1L332 = ( PC1L162 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L375)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[21])))) ) ) # ( !PC1L162 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L375))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[21])))) ) );


--PC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~22
PC1L331 = ( PC1L166 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L374)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[20])))) ) ) # ( !PC1L166 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L374))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[20])))) ) );


--PC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~23
PC1L330 = ( PC1L170 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L373)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[19])))) ) ) # ( !PC1L170 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L373))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[19])))) ) );


--PC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~24
PC1L329 = ( PC1L174 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L372)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[18])))) ) ) # ( !PC1L174 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L372))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[18])))) ) );


--DC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
DC1L28 = (!QB2L1 & (QB3L1 & ((VD1_q_a[25])))) # (QB2L1 & (((QB3L1 & VD1_q_a[25])) # (VB3_av_readdata_pre[25])));


--PC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~26
PC1L379 = (!PC1_E_src2[25] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[25])) # (PC1_R_logic_op[1] & ((PC1_E_src1[25]))))) # (PC1_E_src2[25] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[25])))));


--PC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~25
PC1L336 = ( PC1L178 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L379)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[25])))) ) ) # ( !PC1L178 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L379))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[25])))) ) );


--PC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~27
PC1L378 = (!PC1_E_src2[24] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[24])) # (PC1_R_logic_op[1] & ((PC1_E_src1[24]))))) # (PC1_E_src2[24] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[24])))));


--PC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~26
PC1L335 = ( PC1L182 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L378)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[24])))) ) ) # ( !PC1L182 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L378))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[24])))) ) );


--DC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
DC1L29 = (!QB2L1 & (QB3L1 & ((VD1_q_a[27])))) # (QB2L1 & (((QB3L1 & VD1_q_a[27])) # (VB3_av_readdata_pre[27])));


--PC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28
PC1L381 = (!PC1_E_src2[27] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[27])) # (PC1_R_logic_op[1] & ((PC1_E_src1[27]))))) # (PC1_E_src2[27] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[27])))));


--PC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~27
PC1L338 = ( PC1L186 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L381)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[27])))) ) ) # ( !PC1L186 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L381))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[27])))) ) );


--DC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
DC1L30 = (!QB2L1 & (QB3L1 & ((VD1_q_a[26])))) # (QB2L1 & (((QB3L1 & VD1_q_a[26])) # (VB3_av_readdata_pre[26])));


--PC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~29
PC1L380 = (!PC1_E_src2[26] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[26])) # (PC1_R_logic_op[1] & ((PC1_E_src1[26]))))) # (PC1_E_src2[26] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[26])))));


--PC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~28
PC1L337 = ( PC1L190 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L380)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[26])))) ) ) # ( !PC1L190 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L380))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[26])))) ) );


--DC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
DC1L31 = ( VD1_q_a[29] & ( (((QB2L1 & VB3_av_readdata_pre[29])) # (DC1L22)) # (QB3L1) ) ) # ( !VD1_q_a[29] & ( ((QB2L1 & VB3_av_readdata_pre[29])) # (DC1L22) ) );


--PC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~30
PC1L383 = (!PC1_E_src2[29] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[29])) # (PC1_R_logic_op[1] & ((PC1_E_src1[29]))))) # (PC1_E_src2[29] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[29])))));


--PC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29
PC1L340 = ( PC1_E_shift_rot_result[29] & ( ((!PC1_R_ctrl_logic & ((PC1L146))) # (PC1_R_ctrl_logic & (PC1L383))) # (PC1_R_ctrl_shift_rot) ) ) # ( !PC1_E_shift_rot_result[29] & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic & ((PC1L146))) # (PC1_R_ctrl_logic & (PC1L383)))) ) );


--DC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
DC1L32 = ( VD1_q_a[28] & ( (((QB2L1 & VB3_av_readdata_pre[28])) # (DC1L26)) # (QB3L1) ) ) # ( !VD1_q_a[28] & ( ((QB2L1 & VB3_av_readdata_pre[28])) # (DC1L26) ) );


--PC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~31
PC1L382 = (!PC1_E_src2[28] & ((!PC1_R_logic_op[1] & (!PC1_R_logic_op[0] & !PC1_E_src1[28])) # (PC1_R_logic_op[1] & ((PC1_E_src1[28]))))) # (PC1_E_src2[28] & (!PC1_R_logic_op[1] $ (((!PC1_R_logic_op[0]) # (!PC1_E_src1[28])))));


--PC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30
PC1L339 = ( PC1L194 & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic) # ((PC1L382)))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[28])))) ) ) # ( !PC1L194 & ( (!PC1_R_ctrl_shift_rot & (PC1_R_ctrl_logic & (PC1L382))) # (PC1_R_ctrl_shift_rot & (((PC1_E_shift_rot_result[28])))) ) );


--DC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
DC1L33 = (!QB2L1 & (QB3L1 & ((VD1_q_a[31])))) # (QB2L1 & (((QB3L1 & VD1_q_a[31])) # (VB3_av_readdata_pre[31])));


--PC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31
PC1L342 = ( PC1_E_shift_rot_result[31] & ( ((!PC1_R_ctrl_logic & ((PC1L134))) # (PC1_R_ctrl_logic & (PC1L385))) # (PC1_R_ctrl_shift_rot) ) ) # ( !PC1_E_shift_rot_result[31] & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic & ((PC1L134))) # (PC1_R_ctrl_logic & (PC1L385)))) ) );


--DC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
DC1L34 = ( VD1_q_a[30] & ( (((QB2L1 & VB3_av_readdata_pre[30])) # (DC1L22)) # (QB3L1) ) ) # ( !VD1_q_a[30] & ( ((QB2L1 & VB3_av_readdata_pre[30])) # (DC1L22) ) );


--PC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32
PC1L341 = ( PC1_E_shift_rot_result[30] & ( ((!PC1_R_ctrl_logic & ((PC1L142))) # (PC1_R_ctrl_logic & (PC1L384))) # (PC1_R_ctrl_shift_rot) ) ) # ( !PC1_E_shift_rot_result[30] & ( (!PC1_R_ctrl_shift_rot & ((!PC1_R_ctrl_logic & ((PC1L142))) # (PC1_R_ctrl_logic & (PC1L384)))) ) );


--JB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
JB1L3 = ( MB1_counter_reg_bit[4] & ( (S1_fifo_wr & (JB1_b_non_empty & (MB1_counter_reg_bit[3] & MB1_counter_reg_bit[5]))) ) );


--JB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
JB1L4 = ( MB1_counter_reg_bit[1] & ( JB1L3 & ( (!S1L85 & (((MB1_counter_reg_bit[0] & MB1_counter_reg_bit[2])) # (JB1_b_full))) ) ) ) # ( !MB1_counter_reg_bit[1] & ( JB1L3 & ( (!S1L85 & JB1_b_full) ) ) ) # ( MB1_counter_reg_bit[1] & ( !JB1L3 & ( (!S1L85 & JB1_b_full) ) ) ) # ( !MB1_counter_reg_bit[1] & ( !JB1L3 & ( (!S1L85 & JB1_b_full) ) ) );


--JB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
JB1L1 = ( JB1_b_non_empty & ( !S1_fifo_wr $ ((((S1_r_val & AB1_r_ena1)) # (AB1_rvalid0))) ) ) # ( !JB1_b_non_empty & ( S1_fifo_wr ) );


--AB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

AB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, AB1_jupdate, !X1_r_sync_rst);


--AB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

AB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, AB1_jupdate1, !X1_r_sync_rst);


--AB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
AB1L3 = AMPP_FUNCTION(!AB1_jupdate1, !AB1_jupdate2);


--AB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
AB1L51 = AMPP_FUNCTION(!S1_t_dav, !AB1_write_stalled, !AB1_rst2, !AB1L2, !AB1_write_valid, !AB1L3);


--PC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21
PC1L462 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[29]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[31]));


--SC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

SC1_writedata[22] = DFFEAS(SB1L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3
HD1L151 = (!HD1_jtag_ram_access & ((SC1_writedata[22]))) # (HD1_jtag_ram_access & (HD1_MonDReg[22]));


--SC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

SC1_byteenable[2] = DFFEAS(SB1_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
HD1L126 = (SC1_byteenable[2]) # (HD1_jtag_ram_access);


--LD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
LD1L71 = ( HD1_MonDReg[20] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[20])))) # (JD1L2 & (((LD1_sr[22])))) ) ) # ( !HD1_MonDReg[20] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[20])))) # (JD1L2 & (((LD1_sr[22])))) ) );


--LD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
LD1L72 = ( HD1_MonDReg[19] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[19])))) # (JD1L2 & (((LD1_sr[21])))) ) ) # ( !HD1_MonDReg[19] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[19])))) # (JD1L2 & (((LD1_sr[21])))) ) );


--SB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~3
SB1L23 = (PC1_d_writedata[3] & SB1_saved_grant[0]);


--SC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

SC1_writedata[23] = DFFEAS(SB1L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4
HD1L152 = (!HD1_jtag_ram_access & ((SC1_writedata[23]))) # (HD1_jtag_ram_access & (HD1_MonDReg[23]));


--SC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

SC1_writedata[24] = DFFEAS(SB1L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5
HD1L153 = (!HD1_jtag_ram_access & ((SC1_writedata[24]))) # (HD1_jtag_ram_access & (HD1_MonDReg[24]));


--SC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

SC1_byteenable[3] = DFFEAS(SB1_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
HD1L127 = (SC1_byteenable[3]) # (HD1_jtag_ram_access);


--SC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

SC1_writedata[25] = DFFEAS(SB1L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6
HD1L154 = (!HD1_jtag_ram_access & ((SC1_writedata[25]))) # (HD1_jtag_ram_access & (HD1_MonDReg[25]));


--SC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

SC1_writedata[26] = DFFEAS(SB1L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7
HD1L155 = (!HD1_jtag_ram_access & ((SC1_writedata[26]))) # (HD1_jtag_ram_access & (HD1_MonDReg[26]));


--WD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

WD1_altera_reset_synchronizer_int_chain[0] = DFFEAS(WD1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !X1L10,  ,  ,  ,  ,  ,  );


--AD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

AD1_resetrequest = DFFEAS(KD1_jdo[22], CLOCK_50,  ,  , KD1_take_action_ocimem_a,  ,  ,  ,  );


--X1L10 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0
X1L10 = (!key0_d3) # (AD1_resetrequest);


--SC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

SC1_writedata[11] = DFFEAS(SB1L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8
HD1L140 = (!HD1_jtag_ram_access & ((SC1_writedata[11]))) # (HD1_jtag_ram_access & (HD1_MonDReg[11]));


--SC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

SC1_byteenable[1] = DFFEAS(SB1_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
HD1L125 = (SC1_byteenable[1]) # (HD1_jtag_ram_access);


--HD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

HD1_MonDReg[12] = DFFEAS(HD1L92, CLOCK_50,  ,  , HD1L50,  ,  ,  ,  );


--SC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

SC1_writedata[12] = DFFEAS(SB1L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9
HD1L141 = (!HD1_jtag_ram_access & ((SC1_writedata[12]))) # (HD1_jtag_ram_access & (HD1_MonDReg[12]));


--SC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

SC1_writedata[13] = DFFEAS(SB1L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10
HD1L142 = (!HD1_jtag_ram_access & ((SC1_writedata[13]))) # (HD1_jtag_ram_access & (HD1_MonDReg[13]));


--SC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

SC1_writedata[14] = DFFEAS(SB1L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11
HD1L143 = (!HD1_jtag_ram_access & ((SC1_writedata[14]))) # (HD1_jtag_ram_access & (HD1_MonDReg[14]));


--HD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

HD1_MonDReg[15] = DFFEAS(HD1L69, CLOCK_50,  ,  , HD1L68,  ,  ,  ,  );


--SC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

SC1_writedata[15] = DFFEAS(SB1L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12
HD1L144 = (!HD1_jtag_ram_access & ((SC1_writedata[15]))) # (HD1_jtag_ram_access & (HD1_MonDReg[15]));


--SC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

SC1_writedata[16] = DFFEAS(SB1L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13
HD1L145 = (!HD1_jtag_ram_access & ((SC1_writedata[16]))) # (HD1_jtag_ram_access & (HD1_MonDReg[16]));


--KD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

KD1_jdo[23] = DFFEAS(LD1_sr[23], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--A1L154 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L154 = INPUT();


--AD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
AD1L8 = (!KD1_take_action_ocimem_a & (AD1_monitor_go & ((!A1L154)))) # (KD1_take_action_ocimem_a & (((AD1_monitor_go & !A1L154)) # (KD1_jdo[23])));


--HD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14
HD1L132 = (!HD1_jtag_ram_access & ((SC1_writedata[3]))) # (HD1_jtag_ram_access & (HD1_MonDReg[3]));


--SC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

SC1_writedata[4] = DFFEAS(SB1L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15
HD1L133 = (!HD1_jtag_ram_access & ((SC1_writedata[4]))) # (HD1_jtag_ram_access & (HD1_MonDReg[4]));


--HD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

HD1_MonDReg[5] = DFFEAS(HD1L101, CLOCK_50,  ,  , HD1L50,  ,  ,  ,  );


--SC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

SC1_writedata[5] = DFFEAS(SB1L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
HD1L134 = (!HD1_jtag_ram_access & ((SC1_writedata[5]))) # (HD1_jtag_ram_access & (HD1_MonDReg[5]));


--SC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

SC1_writedata[9] = DFFEAS(SB1L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17
HD1L138 = (!HD1_jtag_ram_access & ((SC1_writedata[9]))) # (HD1_jtag_ram_access & (HD1_MonDReg[9]));


--PC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
PC1L536 = ( PC1L234 & ( (!PC1L236 & ((VC2_q_b[27]))) # (PC1L236 & (VC2_q_b[11])) ) ) # ( !PC1L234 & ( VC2_q_b[3] ) );


--PC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
PC1L537 = ( PC1L234 & ( (!PC1L236 & ((VC2_q_b[28]))) # (PC1L236 & (VC2_q_b[12])) ) ) # ( !PC1L234 & ( VC2_q_b[4] ) );


--PC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
PC1L538 = ( PC1L234 & ( (!PC1L236 & ((VC2_q_b[29]))) # (PC1L236 & (VC2_q_b[13])) ) ) # ( !PC1L234 & ( VC2_q_b[5] ) );


--PC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
PC1L539 = ( PC1L234 & ( (!PC1L236 & ((VC2_q_b[30]))) # (PC1L236 & (VC2_q_b[14])) ) ) # ( !PC1L234 & ( VC2_q_b[6] ) );


--PC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
PC1L540 = ( PC1L234 & ( (!PC1L236 & ((VC2_q_b[31]))) # (PC1L236 & (VC2_q_b[15])) ) ) # ( !PC1L234 & ( VC2_q_b[7] ) );


--SC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

SC1_writedata[10] = DFFEAS(SB1L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18
HD1L139 = (!HD1_jtag_ram_access & ((SC1_writedata[10]))) # (HD1_jtag_ram_access & (HD1_MonDReg[10]));


--HD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

HD1_MonDReg[8] = DFFEAS(HD1L60, CLOCK_50,  ,  , HD1L68,  ,  ,  ,  );


--SC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

SC1_writedata[8] = DFFEAS(SB1L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19
HD1L137 = (!HD1_jtag_ram_access & ((SC1_writedata[8]))) # (HD1_jtag_ram_access & (HD1_MonDReg[8]));


--S1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2
S1L71 = (!UB1_mem_used[1] & (!S1_av_waitrequest & YB1L5));


--S1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
S1L62 = (!AB1L50Q & !AB1L52Q);


--S1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~1
S1L63 = ( S1_ac & ( S1L62 & ( (!PC1_W_alu_result[2]) # ((!S1L71) # ((!PC1_d_writedata[10]) # (!S1L64))) ) ) ) # ( S1_ac & ( !S1L62 ) ) # ( !S1_ac & ( !S1L62 ) );


--SC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

SC1_writedata[17] = DFFEAS(SB1L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~20
HD1L146 = (!HD1_jtag_ram_access & ((SC1_writedata[17]))) # (HD1_jtag_ram_access & (HD1_MonDReg[17]));


--HD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

HD1_MonDReg[18] = DFFEAS(HD1L97, CLOCK_50,  ,  , HD1L50,  ,  ,  ,  );


--SC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

SC1_writedata[18] = DFFEAS(SB1L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~21
HD1L147 = (!HD1_jtag_ram_access & ((SC1_writedata[18]))) # (HD1_jtag_ram_access & (HD1_MonDReg[18]));


--SC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

SC1_writedata[19] = DFFEAS(SB1L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22
HD1L148 = (!HD1_jtag_ram_access & ((SC1_writedata[19]))) # (HD1_jtag_ram_access & (HD1_MonDReg[19]));


--S1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
S1L91 = ( JB1_b_full & ( S1_woverflow ) ) # ( !JB1_b_full & ( S1_woverflow & ( (((!VB1L28) # (!S1L64)) # (S1_av_waitrequest)) # (PC1_W_alu_result[2]) ) ) ) # ( JB1_b_full & ( !S1_woverflow & ( (!PC1_W_alu_result[2] & (!S1_av_waitrequest & (VB1L28 & S1L64))) ) ) );


--SC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

SC1_writedata[20] = DFFEAS(SB1L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23
HD1L149 = (!HD1_jtag_ram_access & ((SC1_writedata[20]))) # (HD1_jtag_ram_access & (HD1_MonDReg[20]));


--S1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
S1L88 = ( S1_rvalid & ( (!VB1L27) # ((!VB1L28) # ((!S1L74) # (JB2_b_non_empty))) ) ) # ( !S1_rvalid & ( (VB1L27 & (VB1L28 & (JB2_b_non_empty & S1L74))) ) );


--SC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

SC1_writedata[21] = DFFEAS(SB1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~24
HD1L150 = (!HD1_jtag_ram_access & ((SC1_writedata[21]))) # (HD1_jtag_ram_access & (HD1_MonDReg[21]));


--PC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22
PC1L452 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[19])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[21])));


--SC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

SC1_writedata[6] = DFFEAS(SB1L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25
HD1L135 = (!HD1_jtag_ram_access & ((SC1_writedata[6]))) # (HD1_jtag_ram_access & (HD1_MonDReg[6]));


--SC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

SC1_writedata[7] = DFFEAS(SB1L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26
HD1L136 = (!HD1_jtag_ram_access & ((SC1_writedata[7]))) # (HD1_jtag_ram_access & (HD1_MonDReg[7]));


--LD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
LD1L73 = ( HD1_MonDReg[17] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[17])))) # (JD1L2 & (((LD1_sr[19])))) ) ) # ( !HD1_MonDReg[17] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[17])))) # (JD1L2 & (((LD1_sr[19])))) ) );


--KD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

KD1_jdo[16] = DFFEAS(LD1_sr[16], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--AB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
AB1L85 = AMPP_FUNCTION(!A1L130, !AB1_state, !A1L134, !A1L139, !A1L129, !AB1_count[8]);


--AB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

AB1_td_shift[6] = AMPP_FUNCTION(A1L136, AB1L77, !A1L128, AB1L57);


--AB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

AB1_td_shift[7] = AMPP_FUNCTION(A1L136, AB1L78, !A1L128, AB1L57);


--AB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

AB1_write = AMPP_FUNCTION(A1L136, AB1L99, !A1L128, AB1L85);


--AB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

AB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, KB1_q_b[3], !X1_r_sync_rst, AB1L22);


--AB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
AB1L76 = AMPP_FUNCTION(!A1L130, !AB1_count[9], !A1L134, !AB1L71, !AB1_td_shift[6], !AB1_rdata[3]);


--KD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

KD1_jdo[24] = DFFEAS(LD1_sr[24], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

LD1_sr[7] = DFFEAS(LD1L85, A1L162,  ,  ,  ,  ,  ,  ,  );


--LD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
LD1L74 = ( YC1_break_readreg[5] & ( (!JD1L2 & (((HD1_MonDReg[5])) # (A1L143))) # (JD1L2 & (((LD1_sr[7])))) ) ) # ( !YC1_break_readreg[5] & ( (!JD1L2 & (!A1L143 & (HD1_MonDReg[5]))) # (JD1L2 & (((LD1_sr[7])))) ) );


--KD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

KD1_jdo[7] = DFFEAS(LD1_sr[7], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--HD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
HD1L91 = ( KD1_jdo[7] & ( (((HD1_jtag_ram_rd_d1 & UD1_q_a[4])) # (HD1L89)) # (KD1_take_action_ocimem_b) ) ) # ( !KD1_jdo[7] & ( (!KD1_take_action_ocimem_b & (((HD1_jtag_ram_rd_d1 & UD1_q_a[4])) # (HD1L89))) ) );


--SB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~4
SB1L24 = (PC1_d_writedata[2] & SB1_saved_grant[0]);


--JD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
JD1L3 = (!A1L166 & (A1L141 & A1L160));


--WD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

WD2_altera_reset_synchronizer_int_chain[1] = DFFEAS(WD2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
LD1L75 = ( HD1_MonDReg[28] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[28])))) # (JD1L2 & (((LD1_sr[30])))) ) ) # ( !HD1_MonDReg[28] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[28])))) # (JD1L2 & (((LD1_sr[30])))) ) );


--HD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

HD1_MonDReg[29] = DFFEAS(HD1L93, CLOCK_50,  ,  , HD1L50,  ,  ,  ,  );


--LD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
LD1L76 = ( HD1_MonDReg[29] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[29])))) # (JD1L2 & (((LD1_sr[31])))) ) ) # ( !HD1_MonDReg[29] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[29])))) # (JD1L2 & (((LD1_sr[31])))) ) );


--LD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]~33
LD1L43 = ( A1L143 & ( (!A1L166 & (A1L141 & (A1L146 & !A1L142))) ) ) # ( !A1L143 & ( (!A1L166 & (A1L141 & A1L146)) ) );


--LD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
LD1L77 = (!A1L143 & (HD1_MonDReg[30])) # (A1L143 & ((YC1_break_readreg[30])));


--LD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
LD1L78 = (!A1L166 & (A1L141 & (A1L146 & !A1L142)));


--LD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
LD1L79 = ( LD1L77 & ( LD1L78 & ( (!JD1L2) # (LD1_sr[32]) ) ) ) # ( !LD1L77 & ( LD1L78 & ( (!JD1L2 & (!LD1L43 & (LD1_sr[31]))) # (JD1L2 & (((LD1_sr[32])))) ) ) ) # ( LD1L77 & ( !LD1L78 & ( (!JD1L2 & (!LD1L43 & (LD1_sr[31]))) # (JD1L2 & (((LD1_sr[32])))) ) ) ) # ( !LD1L77 & ( !LD1L78 & ( (!JD1L2 & (!LD1L43 & (LD1_sr[31]))) # (JD1L2 & (((LD1_sr[32])))) ) ) );


--LD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
LD1L80 = ( HD1_MonDReg[31] & ( (!JD1L2 & ((!A1L143) # ((YC1_break_readreg[31])))) # (JD1L2 & (((LD1_sr[33])))) ) ) # ( !HD1_MonDReg[31] & ( (!JD1L2 & (A1L143 & ((YC1_break_readreg[31])))) # (JD1L2 & (((LD1_sr[33])))) ) );


--AD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

AD1_resetlatch = DFFEAS(AD1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
LD1L81 = (!JD1L2 & (LD1L4 & ((AD1_resetlatch)))) # (JD1L2 & (((LD1_sr[34]))));


--SW[0] is SW[0]
SW[0] = INPUT();


--PC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~23
PC1L455 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[22]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[24]));


--PC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~24
PC1L454 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[21]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[23]));


--PC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~25
PC1L453 = (!PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[20])) # (PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[22])));


--PC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~26
PC1L457 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[24]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[26]));


--PC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~27
PC1L456 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[23]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[25]));


--PC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28
PC1L459 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[26]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[28]));


--PC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29
PC1L458 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[25]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[27]));


--PC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30
PC1L461 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[28]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[30]));


--PC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31
PC1L460 = (!PC1_R_ctrl_shift_rot_right & ((PC1_E_shift_rot_result[27]))) # (PC1_R_ctrl_shift_rot_right & (PC1_E_shift_rot_result[29]));


--AB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

AB1_jupdate = AMPP_FUNCTION(!A1L136, AB1L20, !A1L128);


--SB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~5
SB1L25 = (SB1_saved_grant[0] & PC1_d_writedata[22]);


--SB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[34]
SB1_src_data[34] = ((SB1_saved_grant[0] & PC1_d_byteenable[2])) # (SB1_saved_grant[1]);


--LD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
LD1L82 = ( YC1_break_readreg[21] & ( (!JD1L2 & (((HD1_MonDReg[21])) # (A1L143))) # (JD1L2 & (((LD1_sr[23])))) ) ) # ( !YC1_break_readreg[21] & ( (!JD1L2 & (!A1L143 & (HD1_MonDReg[21]))) # (JD1L2 & (((LD1_sr[23])))) ) );


--KD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

KD1_jdo[22] = DFFEAS(LD1_sr[22], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--LD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
LD1L83 = ( YC1_break_readreg[18] & ( (!JD1L2 & (((HD1_MonDReg[18])) # (A1L143))) # (JD1L2 & (((LD1_sr[20])))) ) ) # ( !YC1_break_readreg[18] & ( (!JD1L2 & (!A1L143 & ((HD1_MonDReg[18])))) # (JD1L2 & (((LD1_sr[20])))) ) );


--SB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~6
SB1L26 = (SB1_saved_grant[0] & PC1_d_writedata[23]);


--SB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~7
SB1L27 = (SB1_saved_grant[0] & PC1_d_writedata[24]);


--SB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[35]
SB1_src_data[35] = ((SB1_saved_grant[0] & PC1_d_byteenable[3])) # (SB1_saved_grant[1]);


--SB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~8
SB1L28 = (SB1_saved_grant[0] & PC1_d_writedata[25]);


--SB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~9
SB1L29 = (SB1_saved_grant[0] & PC1_d_writedata[26]);


--WD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

WD1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !X1L10,  ,  ,  ,  ,  ,  );


--KD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

KD1_jdo[14] = DFFEAS(LD1_sr[14], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--SB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~10
SB1L30 = (SB1_saved_grant[0] & PC1_d_writedata[11]);


--SB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[33]
SB1_src_data[33] = ((SB1_saved_grant[0] & PC1_d_byteenable[1])) # (SB1_saved_grant[1]);


--KD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

KD1_jdo[15] = DFFEAS(LD1_sr[15], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--HD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
HD1L92 = ( KD1_jdo[15] & ( (((HD1_jtag_ram_rd_d1 & UD1_q_a[12])) # (HD1L89)) # (KD1_take_action_ocimem_b) ) ) # ( !KD1_jdo[15] & ( (!KD1_take_action_ocimem_b & (((HD1_jtag_ram_rd_d1 & UD1_q_a[12])) # (HD1L89))) ) );


--SB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~11
SB1L31 = (SB1_saved_grant[0] & PC1_d_writedata[12]);


--SB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~12
SB1L32 = (SB1_saved_grant[0] & PC1_d_writedata[13]);


--SB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~13
SB1L33 = (SB1_saved_grant[0] & PC1_d_writedata[14]);


--HD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6
HD1L68 = ( HD1_jtag_rd_d1 & ( (((!KD1_enable_action_strobe) # (KD1_jdo[35])) # (KD1_ir[0])) # (KD1_ir[1]) ) ) # ( !HD1_jtag_rd_d1 & ( (!KD1_ir[1] & (!KD1_ir[0] & (KD1_enable_action_strobe & KD1_jdo[35]))) ) );


--SB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~14
SB1L34 = (SB1_saved_grant[0] & PC1_d_writedata[15]);


--SB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~15
SB1L35 = (SB1_saved_grant[0] & PC1_d_writedata[16]);


--SB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~16
SB1L36 = (PC1_d_writedata[4] & SB1_saved_grant[0]);


--KD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

KD1_jdo[8] = DFFEAS(LD1_sr[8], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--SB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~17
SB1L37 = (PC1_d_writedata[5] & SB1_saved_grant[0]);


--KD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

KD1_jdo[12] = DFFEAS(LD1_sr[12], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--SB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~18
SB1L38 = (SB1_saved_grant[0] & PC1_d_writedata[9]);


--SC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

SC1_writedata[27] = DFFEAS(SB1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
HD1L156 = (!HD1_jtag_ram_access & ((SC1_writedata[27]))) # (HD1_jtag_ram_access & (HD1_MonDReg[27]));


--SC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

SC1_writedata[28] = DFFEAS(SB1L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
HD1L157 = (!HD1_jtag_ram_access & ((SC1_writedata[28]))) # (HD1_jtag_ram_access & (HD1_MonDReg[28]));


--SC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

SC1_writedata[29] = DFFEAS(SB1L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
HD1L158 = (!HD1_jtag_ram_access & ((SC1_writedata[29]))) # (HD1_jtag_ram_access & (HD1_MonDReg[29]));


--SC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

SC1_writedata[30] = DFFEAS(SB1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
HD1L159 = (!HD1_jtag_ram_access & ((SC1_writedata[30]))) # (HD1_jtag_ram_access & (HD1_MonDReg[30]));


--SC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

SC1_writedata[31] = DFFEAS(SB1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
HD1L160 = (!HD1_jtag_ram_access & ((SC1_writedata[31]))) # (HD1_jtag_ram_access & (HD1_MonDReg[31]));


--KD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

KD1_jdo[13] = DFFEAS(LD1_sr[13], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--SB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~19
SB1L39 = (SB1_saved_grant[0] & PC1_d_writedata[10]);


--KD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

KD1_jdo[11] = DFFEAS(LD1_sr[11], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--HD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7
HD1L60 = ( UD1_q_a[8] & ( KD1_jdo[11] & ( (((HD1_MonAReg[2] & !HD1_MonAReg[4])) # (HD1_jtag_ram_rd_d1)) # (KD1_take_action_ocimem_b) ) ) ) # ( !UD1_q_a[8] & ( KD1_jdo[11] & ( ((!HD1_jtag_ram_rd_d1 & (HD1_MonAReg[2] & !HD1_MonAReg[4]))) # (KD1_take_action_ocimem_b) ) ) ) # ( UD1_q_a[8] & ( !KD1_jdo[11] & ( (!KD1_take_action_ocimem_b & (((HD1_MonAReg[2] & !HD1_MonAReg[4])) # (HD1_jtag_ram_rd_d1))) ) ) ) # ( !UD1_q_a[8] & ( !KD1_jdo[11] & ( (!KD1_take_action_ocimem_b & (!HD1_jtag_ram_rd_d1 & (HD1_MonAReg[2] & !HD1_MonAReg[4]))) ) ) );


--SB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~20
SB1L40 = (SB1_saved_grant[0] & PC1_d_writedata[8]);


--SB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~21
SB1L41 = (SB1_saved_grant[0] & PC1_d_writedata[17]);


--SB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~22
SB1L42 = (SB1_saved_grant[0] & PC1_d_writedata[18]);


--SB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~23
SB1L43 = (SB1_saved_grant[0] & PC1_d_writedata[19]);


--SB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~24
SB1L44 = (SB1_saved_grant[0] & PC1_d_writedata[20]);


--SB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~25
SB1L45 = (SB1_saved_grant[0] & PC1_d_writedata[21]);


--KD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

KD1_jdo[9] = DFFEAS(LD1_sr[9], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--SB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~26
SB1L46 = (PC1_d_writedata[6] & SB1_saved_grant[0]);


--KD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

KD1_jdo[10] = DFFEAS(LD1_sr[10], CLOCK_50,  ,  , KD1_update_jdo_strobe,  ,  ,  ,  );


--SB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~27
SB1L47 = (PC1_d_writedata[7] & SB1_saved_grant[0]);


--SW[1] is SW[1]
SW[1] = INPUT();


--AB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

AB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, KB1_q_b[4], !X1_r_sync_rst, AB1L22);


--AB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
AB1L77 = AMPP_FUNCTION(!A1L130, !AB1_count[9], !A1L134, !AB1L71, !AB1_td_shift[7], !AB1_rdata[4]);


--SW[2] is SW[2]
SW[2] = INPUT();


--AB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

AB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, KB1_q_b[5], !X1_r_sync_rst, AB1L22);


--AB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
AB1L78 = AMPP_FUNCTION(!AB1_count[9], !A1L134, !AB1L71, !AB1_td_shift[8], !AB1_rdata[5]);


--SW[3] is SW[3]
SW[3] = INPUT();


--AB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

AB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, KB1_q_b[6], !X1_r_sync_rst, AB1L22);


--AB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
AB1L79 = AMPP_FUNCTION(!AB1_td_shift[9], !AB1_count[9], !AB1_rdata[6]);


--SW[4] is SW[4]
SW[4] = INPUT();


--SW[5] is SW[5]
SW[5] = INPUT();


--SW[6] is SW[6]
SW[6] = INPUT();


--SW[7] is SW[7]
SW[7] = INPUT();


--LD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
LD1L84 = (!A1L143 & (HD1_MonDReg[6])) # (A1L143 & ((YC1_break_readreg[6])));


--LD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
LD1L85 = ( LD1_sr[8] & ( LD1L84 & ( ((!JD1_virtual_state_cdr & ((LD1_sr[7]))) # (JD1_virtual_state_cdr & (!A1L142))) # (JD1L2) ) ) ) # ( !LD1_sr[8] & ( LD1L84 & ( (!JD1L2 & ((!JD1_virtual_state_cdr & ((LD1_sr[7]))) # (JD1_virtual_state_cdr & (!A1L142)))) ) ) ) # ( LD1_sr[8] & ( !LD1L84 & ( ((!JD1_virtual_state_cdr & LD1_sr[7])) # (JD1L2) ) ) ) # ( !LD1_sr[8] & ( !LD1L84 & ( (!JD1L2 & (!JD1_virtual_state_cdr & LD1_sr[7])) ) ) );


--AD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
AD1L12 = (!KD1_take_action_ocimem_a & (((AD1_resetlatch)) # (ND1_dreg[0]))) # (KD1_take_action_ocimem_a & (((!KD1_jdo[24] & AD1_resetlatch))));


--A1L135 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L135 = INPUT();


--AB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
AB1L20 = AMPP_FUNCTION(!A1L130, !A1L139, !A1L129, !AB1_jupdate, !A1L135);


--LD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
LD1L86 = ( YC1_break_readreg[22] & ( (!JD1L2 & (((HD1_MonDReg[22])) # (A1L143))) # (JD1L2 & (((LD1_sr[24])))) ) ) # ( !YC1_break_readreg[22] & ( (!JD1L2 & (!A1L143 & (HD1_MonDReg[22]))) # (JD1L2 & (((LD1_sr[24])))) ) );


--LD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

LD1_sr[15] = DFFEAS(LD1L92, A1L162,  ,  ,  ,  ,  ,  ,  );


--SB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~28
SB1L48 = (SB1_saved_grant[0] & PC1_d_writedata[27]);


--SB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~29
SB1L49 = (SB1_saved_grant[0] & PC1_d_writedata[28]);


--SB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~30
SB1L50 = (SB1_saved_grant[0] & PC1_d_writedata[29]);


--SB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~31
SB1L51 = (SB1_saved_grant[0] & PC1_d_writedata[30]);


--SB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~32
SB1L52 = (SB1_saved_grant[0] & PC1_d_writedata[31]);


--LD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
LD1L87 = ( YC1_break_readreg[15] & ( (!JD1L2 & (((HD1_MonDReg[15])) # (A1L143))) # (JD1L2 & (((LD1_sr[17])))) ) ) # ( !YC1_break_readreg[15] & ( (!JD1L2 & (!A1L143 & ((HD1_MonDReg[15])))) # (JD1L2 & (((LD1_sr[17])))) ) );


--LD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
LD1L88 = ( YC1_break_readreg[23] & ( (!JD1L2 & (((HD1_MonDReg[23])) # (A1L143))) # (JD1L2 & (((LD1_sr[25])))) ) ) # ( !YC1_break_readreg[23] & ( (!JD1L2 & (!A1L143 & ((HD1_MonDReg[23])))) # (JD1L2 & (((LD1_sr[25])))) ) );


--LD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
LD1L89 = ( YC1_break_readreg[7] & ( (!JD1L2 & (((HD1_MonDReg[7])) # (A1L143))) # (JD1L2 & (((LD1_sr[9])))) ) ) # ( !YC1_break_readreg[7] & ( (!JD1L2 & (!A1L143 & (HD1_MonDReg[7]))) # (JD1L2 & (((LD1_sr[9])))) ) );


--LD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
LD1L90 = ( YC1_break_readreg[13] & ( (!JD1L2 & (((HD1_MonDReg[13])) # (A1L143))) # (JD1L2 & (((LD1_sr[15])))) ) ) # ( !YC1_break_readreg[13] & ( (!JD1L2 & (!A1L143 & (HD1_MonDReg[13]))) # (JD1L2 & (((LD1_sr[15])))) ) );


--LD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

LD1_DRsize.010 = DFFEAS(LD1L44, A1L162,  ,  , JD1_virtual_state_uir,  ,  ,  ,  );


--LD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
LD1L91 = ( LD1_sr[15] & ( YC1_break_readreg[14] & ( (!JD1_virtual_state_cdr) # ((!A1L142 & ((HD1_MonDReg[14]) # (A1L143)))) ) ) ) # ( !LD1_sr[15] & ( YC1_break_readreg[14] & ( (JD1_virtual_state_cdr & (!A1L142 & ((HD1_MonDReg[14]) # (A1L143)))) ) ) ) # ( LD1_sr[15] & ( !YC1_break_readreg[14] & ( (!JD1_virtual_state_cdr) # ((!A1L142 & (!A1L143 & HD1_MonDReg[14]))) ) ) ) # ( !LD1_sr[15] & ( !YC1_break_readreg[14] & ( (JD1_virtual_state_cdr & (!A1L142 & (!A1L143 & HD1_MonDReg[14]))) ) ) );


--LD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
LD1L92 = ( LD1L91 & ( (!JD1L2) # ((!LD1_DRsize.010 & ((LD1_sr[16]))) # (LD1_DRsize.010 & (A1L164))) ) ) # ( !LD1L91 & ( (JD1L2 & ((!LD1_DRsize.010 & ((LD1_sr[16]))) # (LD1_DRsize.010 & (A1L164)))) ) );


--LD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
LD1L93 = ( YC1_break_readreg[11] & ( (!JD1L2 & (((HD1_MonDReg[11])) # (A1L143))) # (JD1L2 & (((LD1_sr[13])))) ) ) # ( !YC1_break_readreg[11] & ( (!JD1L2 & (!A1L143 & (HD1_MonDReg[11]))) # (JD1L2 & (((LD1_sr[13])))) ) );


--LD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
LD1L94 = ( YC1_break_readreg[12] & ( (!JD1L2 & (((HD1_MonDReg[12])) # (A1L143))) # (JD1L2 & (((LD1_sr[14])))) ) ) # ( !YC1_break_readreg[12] & ( (!JD1L2 & (!A1L143 & (HD1_MonDReg[12]))) # (JD1L2 & (((LD1_sr[14])))) ) );


--LD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
LD1L95 = ( YC1_break_readreg[10] & ( (!JD1L2 & (((HD1_MonDReg[10])) # (A1L143))) # (JD1L2 & (((LD1_sr[12])))) ) ) # ( !YC1_break_readreg[10] & ( (!JD1L2 & (!A1L143 & (HD1_MonDReg[10]))) # (JD1L2 & (((LD1_sr[12])))) ) );


--LD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
LD1L96 = ( YC1_break_readreg[8] & ( (!JD1L2 & (((HD1_MonDReg[8])) # (A1L143))) # (JD1L2 & (((LD1_sr[10])))) ) ) # ( !YC1_break_readreg[8] & ( (!JD1L2 & (!A1L143 & (HD1_MonDReg[8]))) # (JD1L2 & (((LD1_sr[10])))) ) );


--LD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
LD1L97 = ( YC1_break_readreg[9] & ( (!JD1L2 & (((HD1_MonDReg[9])) # (A1L143))) # (JD1L2 & (((LD1_sr[11])))) ) ) # ( !YC1_break_readreg[9] & ( (!JD1L2 & (!A1L143 & (HD1_MonDReg[9]))) # (JD1L2 & (((LD1_sr[11])))) ) );


--LD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]~55
LD1L44 = (A1L142 & A1L143);


--PC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1
PC1L869 = ( VB1_av_readdata_pre[8] & ( (((QB2L1 & VB3_av_readdata_pre[8])) # (DC1L26)) # (VB1_read_latency_shift_reg[0]) ) ) # ( !VB1_av_readdata_pre[8] & ( ((QB2L1 & VB3_av_readdata_pre[8])) # (DC1L26) ) );


--PC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~2
PC1L879 = ( VB1_av_readdata_pre[10] & ( (((QB2L1 & VB3_av_readdata_pre[10])) # (DC1L22)) # (VB1_read_latency_shift_reg[0]) ) ) # ( !VB1_av_readdata_pre[10] & ( ((QB2L1 & VB3_av_readdata_pre[10])) # (DC1L22) ) );


--PC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3
PC1L885 = ( DC1L22 & ( (PC1_av_ld_aligning_data & !PC1_av_ld_byte2_data[3]) ) ) # ( !DC1L22 & ( (!PC1_av_ld_aligning_data & (((!QB2L1) # (!VB3_av_readdata_pre[11])))) # (PC1_av_ld_aligning_data & (!PC1_av_ld_byte2_data[3])) ) );


--PC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~4
PC1L886 = ( VB1_av_readdata_pre[12] & ( (((QB2L1 & VB3_av_readdata_pre[12])) # (DC1L26)) # (VB1_read_latency_shift_reg[0]) ) ) # ( !VB1_av_readdata_pre[12] & ( ((QB2L1 & VB3_av_readdata_pre[12])) # (DC1L26) ) );


--PC1L896 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~5
PC1L896 = ( VB1_av_readdata_pre[14] & ( (((QB2L1 & VB3_av_readdata_pre[14])) # (DC1L22)) # (VB1_read_latency_shift_reg[0]) ) ) # ( !VB1_av_readdata_pre[14] & ( ((QB2L1 & VB3_av_readdata_pre[14])) # (DC1L22) ) );


--PC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~1
PC1L915 = ( VB1_av_readdata_pre[16] & ( (((QB2L1 & VB3_av_readdata_pre[16])) # (DC1L26)) # (VB1_read_latency_shift_reg[0]) ) ) # ( !VB1_av_readdata_pre[16] & ( ((QB2L1 & VB3_av_readdata_pre[16])) # (DC1L26) ) );


--LD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
LD1L98 = ( ND2_dreg[0] & ( (!JD1_virtual_state_cdr & (LD1_sr[35])) # (JD1_virtual_state_cdr & ((!A1L142 & ((!A1L143))) # (A1L142 & (LD1_sr[35] & A1L143)))) ) ) # ( !ND2_dreg[0] & ( (LD1_sr[35] & ((!JD1_virtual_state_cdr) # ((A1L142 & A1L143)))) ) );


--PC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~2
PC1L930 = ( VB1_av_readdata_pre[19] & ( (((QB2L1 & VB3_av_readdata_pre[19])) # (DC1L22)) # (VB1_read_latency_shift_reg[0]) ) ) # ( !VB1_av_readdata_pre[19] & ( ((QB2L1 & VB3_av_readdata_pre[19])) # (DC1L22) ) );


--PC1L935 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~3
PC1L935 = ( VB2_av_readdata_pre[0] & ( VB1_av_readdata_pre[20] & ( (((QB2L1 & VB3_av_readdata_pre[20])) # (VB2_read_latency_shift_reg[0])) # (VB1_read_latency_shift_reg[0]) ) ) ) # ( !VB2_av_readdata_pre[0] & ( VB1_av_readdata_pre[20] & ( ((QB2L1 & VB3_av_readdata_pre[20])) # (VB1_read_latency_shift_reg[0]) ) ) ) # ( VB2_av_readdata_pre[0] & ( !VB1_av_readdata_pre[20] & ( ((QB2L1 & VB3_av_readdata_pre[20])) # (VB2_read_latency_shift_reg[0]) ) ) ) # ( !VB2_av_readdata_pre[0] & ( !VB1_av_readdata_pre[20] & ( (QB2L1 & VB3_av_readdata_pre[20]) ) ) );


--PC1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~4
PC1L951 = (!PC1_av_ld_aligning_data & (((QB2L1 & VB3_av_readdata_pre[23])))) # (PC1_av_ld_aligning_data & (PC1_av_ld_byte3_data[7]));


--PC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~6
PC1L874 = (!VB1_read_latency_shift_reg[0] & (QB2L1 & (VB3_av_readdata_pre[9]))) # (VB1_read_latency_shift_reg[0] & (((QB2L1 & VB3_av_readdata_pre[9])) # (VB1_av_readdata_pre[9])));


--PC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~7
PC1L891 = (!VB1_read_latency_shift_reg[0] & (QB2L1 & (VB3_av_readdata_pre[13]))) # (VB1_read_latency_shift_reg[0] & (((QB2L1 & VB3_av_readdata_pre[13])) # (VB1_av_readdata_pre[13])));


--PC1L901 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~8
PC1L901 = (!VB1_read_latency_shift_reg[0] & (QB2L1 & (VB3_av_readdata_pre[15]))) # (VB1_read_latency_shift_reg[0] & (((QB2L1 & VB3_av_readdata_pre[15])) # (VB1_av_readdata_pre[15])));


--PC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~5
PC1L920 = (!VB1_read_latency_shift_reg[0] & (QB2L1 & (VB3_av_readdata_pre[17]))) # (VB1_read_latency_shift_reg[0] & (((QB2L1 & VB3_av_readdata_pre[17])) # (VB1_av_readdata_pre[17])));


--PC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~6
PC1L925 = (!VB1_read_latency_shift_reg[0] & (QB2L1 & (VB3_av_readdata_pre[18]))) # (VB1_read_latency_shift_reg[0] & (((QB2L1 & VB3_av_readdata_pre[18])) # (VB1_av_readdata_pre[18])));


--PC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~7
PC1L940 = (!VB1_read_latency_shift_reg[0] & (QB2L1 & (VB3_av_readdata_pre[21]))) # (VB1_read_latency_shift_reg[0] & (((QB2L1 & VB3_av_readdata_pre[21])) # (VB1_av_readdata_pre[21])));


--PC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~8
PC1L945 = (!VB1_read_latency_shift_reg[0] & (QB2L1 & (VB3_av_readdata_pre[22]))) # (VB1_read_latency_shift_reg[0] & (((QB2L1 & VB3_av_readdata_pre[22])) # (VB1_av_readdata_pre[22])));


--PC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
PC1L213 = ( PC1_D_iw[16] & ( PC1_D_iw[15] & ( (PC1_D_iw[14] & (PC1_D_iw[13] & (!PC1_D_iw[12] & PC1_D_iw[11]))) ) ) ) # ( PC1_D_iw[16] & ( !PC1_D_iw[15] & ( (PC1_D_iw[13] & ((!PC1_D_iw[12]) # ((!PC1_D_iw[14] & PC1_D_iw[11])))) ) ) );


--PC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
PC1L203 = ( !PC1_D_iw[0] & ( (PC1_D_iw[4] & (!PC1_D_iw[3] & (!PC1_D_iw[2] $ (PC1_D_iw[1])))) ) );


--PC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
PC1L204 = ( !PC1_D_iw[12] & ( PC1_D_iw[11] & ( (PC1_D_iw[16] & (PC1_D_iw[15] & (PC1_D_iw[14] & !PC1_D_iw[13]))) ) ) ) # ( !PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (!PC1_D_iw[13] & (!PC1_D_iw[15] $ (!PC1_D_iw[14]))) ) ) );


--PC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
PC1L241 = ( !PC1_D_iw[12] & ( (PC1_D_iw[14] & (PC1_D_iw[13] & (!PC1_D_iw[16] $ (!PC1_D_iw[15])))) ) );


--PC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
PC1L242 = ( PC1_D_iw[12] & ( PC1_D_iw[11] & ( (PC1_D_iw[16] & (!PC1_D_iw[15] & (!PC1_D_iw[14] & PC1_D_iw[13]))) ) ) ) # ( !PC1_D_iw[12] & ( PC1_D_iw[11] & ( (PC1_D_iw[16] & (PC1_D_iw[13] & ((!PC1_D_iw[14]) # (PC1_D_iw[15])))) ) ) ) # ( !PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (PC1_D_iw[16] & (!PC1_D_iw[14] & PC1_D_iw[13])) ) ) );


--PC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
PC1L229 = ( PC1_D_iw[0] & ( (PC1_D_iw[1] & ((!PC1_D_iw[4]) # ((!PC1_D_iw[3] & PC1_D_iw[2])))) ) );


--PC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5
PC1L749 = ( PC1_D_iw[0] & ( (PC1_D_iw[2] & (!PC1_D_iw[1] & ((!PC1_D_iw[4]) # (!PC1_D_iw[3])))) ) );


--PC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
PC1L214 = ( PC1_D_iw[1] & ( PC1_D_iw[0] & ( (!PC1_D_iw[5] & (PC1_D_iw[4] & (PC1_D_iw[3] & PC1_D_iw[2]))) ) ) ) # ( !PC1_D_iw[1] & ( PC1_D_iw[0] & ( (!PC1_D_iw[5] & (PC1_D_iw[4] & (PC1_D_iw[3] & PC1_D_iw[2]))) # (PC1_D_iw[5] & (!PC1_D_iw[4] & ((!PC1_D_iw[2])))) ) ) ) # ( PC1_D_iw[1] & ( !PC1_D_iw[0] & ( (PC1_D_iw[5] & (!PC1_D_iw[4] & (!PC1_D_iw[3] & !PC1_D_iw[2]))) ) ) );


--PC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
PC1L215 = ( !PC1_D_iw[1] & ( PC1_D_iw[0] & ( (!PC1_D_iw[5] & (!PC1_D_iw[2] & ((PC1_D_iw[3]) # (PC1_D_iw[4])))) ) ) ) # ( PC1_D_iw[1] & ( !PC1_D_iw[0] & ( (!PC1_D_iw[5] & (!PC1_D_iw[2] & ((PC1_D_iw[3]) # (PC1_D_iw[4])))) ) ) );


--PC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
PC1L216 = ( PC1_D_iw[1] & ( PC1_D_iw[0] & ( (PC1_D_iw[5] & (PC1_D_iw[4] & (PC1_D_iw[3] & PC1_D_iw[2]))) ) ) ) # ( !PC1_D_iw[1] & ( PC1_D_iw[0] & ( (PC1_D_iw[5] & (PC1_D_iw[4] & ((!PC1_D_iw[2]) # (PC1_D_iw[3])))) ) ) ) # ( PC1_D_iw[1] & ( !PC1_D_iw[0] & ( (PC1_D_iw[5] & (PC1_D_iw[4] & (PC1_D_iw[3] & PC1_D_iw[2]))) ) ) ) # ( !PC1_D_iw[1] & ( !PC1_D_iw[0] & ( (PC1_D_iw[5] & (PC1_D_iw[4] & (PC1_D_iw[3] & !PC1_D_iw[2]))) ) ) );


--PC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
PC1L222 = ( PC1_D_iw[16] & ( !PC1_D_iw[15] & ( (PC1_D_iw[13] & ((!PC1_D_iw[11] & ((!PC1_D_iw[12]))) # (PC1_D_iw[11] & (!PC1_D_iw[14])))) ) ) );


--PC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
PC1L223 = ( PC1_D_iw[12] & ( PC1_D_iw[11] & ( (!PC1_D_iw[16] & (((PC1_D_iw[13])))) # (PC1_D_iw[16] & ((!PC1_D_iw[15] & ((!PC1_D_iw[13]) # (PC1_D_iw[14]))) # (PC1_D_iw[15] & ((!PC1_D_iw[14]) # (PC1_D_iw[13]))))) ) ) ) # ( !PC1_D_iw[12] & ( PC1_D_iw[11] & ( (!PC1_D_iw[16] & (PC1_D_iw[15] & ((!PC1_D_iw[14]) # (!PC1_D_iw[13])))) # (PC1_D_iw[16] & (!PC1_D_iw[15] & (!PC1_D_iw[14] & !PC1_D_iw[13]))) ) ) ) # ( PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (!PC1_D_iw[16] & (!PC1_D_iw[15] & (PC1_D_iw[14] & !PC1_D_iw[13]))) # (PC1_D_iw[16] & (!PC1_D_iw[13] $ (((PC1_D_iw[15] & PC1_D_iw[14]))))) ) ) ) # ( !PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (!PC1_D_iw[16] & (!PC1_D_iw[14] & (!PC1_D_iw[15] $ (PC1_D_iw[13])))) # (PC1_D_iw[16] & (PC1_D_iw[15] & (PC1_D_iw[14]))) ) ) );


--PC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
PC1L224 = ( PC1_D_iw[12] & ( PC1_D_iw[11] & ( (PC1_D_iw[16] & (!PC1_D_iw[15] & !PC1_D_iw[13])) ) ) ) # ( !PC1_D_iw[12] & ( PC1_D_iw[11] & ( (!PC1_D_iw[13] & ((!PC1_D_iw[16] & (PC1_D_iw[15] & PC1_D_iw[14])) # (PC1_D_iw[16] & (!PC1_D_iw[15] & !PC1_D_iw[14])))) ) ) ) # ( PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (PC1_D_iw[16] & (!PC1_D_iw[15] & !PC1_D_iw[13])) ) ) );


--PC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
PC1L225 = ( PC1_D_iw[12] & ( PC1_D_iw[11] & ( (!PC1_D_iw[16] & (!PC1_D_iw[15] & (PC1_D_iw[14] & PC1_D_iw[13]))) ) ) ) # ( !PC1_D_iw[12] & ( PC1_D_iw[11] & ( (!PC1_D_iw[16] & (PC1_D_iw[15] & !PC1_D_iw[14])) ) ) ) # ( PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (!PC1_D_iw[16] & (!PC1_D_iw[15] & (PC1_D_iw[14] & !PC1_D_iw[13]))) ) ) ) # ( !PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (!PC1_D_iw[16] & (!PC1_D_iw[14] & (!PC1_D_iw[15] $ (PC1_D_iw[13])))) ) ) );


--PC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
PC1L226 = ( PC1_D_iw[12] & ( PC1_D_iw[11] & ( (PC1_D_iw[16] & ((!PC1_D_iw[15] & (PC1_D_iw[14] & PC1_D_iw[13])) # (PC1_D_iw[15] & (!PC1_D_iw[14])))) ) ) ) # ( PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (PC1_D_iw[16] & (PC1_D_iw[15] & (!PC1_D_iw[14] & !PC1_D_iw[13]))) ) ) ) # ( !PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (PC1_D_iw[16] & (PC1_D_iw[15] & PC1_D_iw[14])) ) ) );


--PC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1
PC1L255 = ( !PC1_D_iw[1] & ( !PC1_D_iw[0] & ( (PC1_D_iw[5] & (!PC1_D_iw[2] & (!PC1_D_iw[4] $ (!PC1_D_iw[3])))) ) ) );


--PC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
PC1L201 = ( PC1_D_iw[1] & ( !PC1_D_iw[0] & ( (PC1_D_iw[2] & ((!PC1_D_iw[4] & ((!PC1_D_iw[3]))) # (PC1_D_iw[4] & (!PC1_D_iw[5] & PC1_D_iw[3])))) ) ) ) # ( !PC1_D_iw[1] & ( !PC1_D_iw[0] & ( (!PC1_D_iw[2] & ((!PC1_D_iw[5] & (PC1_D_iw[4] & PC1_D_iw[3])) # (PC1_D_iw[5] & (!PC1_D_iw[4] & !PC1_D_iw[3])))) ) ) );


--PC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
PC1L205 = ( !PC1_D_iw[0] & ( (!PC1_D_iw[4] & (PC1_D_iw[3] & (!PC1_D_iw[2] $ (PC1_D_iw[1])))) ) );


--PC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
PC1L202 = ( !PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (!PC1_D_iw[13] & ((!PC1_D_iw[16] & ((PC1_D_iw[14]))) # (PC1_D_iw[16] & (!PC1_D_iw[15])))) ) ) );


--PC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
PC1L231 = ( PC1_D_iw[0] & ( PC1L230 ) ) # ( !PC1_D_iw[0] & ( PC1L230 ) ) # ( !PC1_D_iw[0] & ( !PC1L230 & ( (PC1_D_iw[2] & (!PC1_D_iw[1] & ((PC1_D_iw[3]) # (PC1_D_iw[4])))) ) ) );


--PC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
PC1L232 = ( !PC1_D_iw[1] & ( !PC1_D_iw[0] & ( (!PC1_D_iw[5] & (PC1_D_iw[2] & ((PC1_D_iw[3]) # (PC1_D_iw[4])))) ) ) );


--PC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
PC1L247 = ( PC1_D_iw[12] & ( PC1_D_iw[11] & ( (!PC1_D_iw[13] & ((!PC1_D_iw[16]) # ((PC1_D_iw[15] & PC1_D_iw[14])))) ) ) ) # ( PC1_D_iw[12] & ( !PC1_D_iw[11] & ( (!PC1_D_iw[13] & ((!PC1_D_iw[14] & (!PC1_D_iw[16])) # (PC1_D_iw[14] & ((PC1_D_iw[15]))))) ) ) );


--PC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
PC1L248 = (PC1L247 & PC1L548);


--X1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
X1L8 = !X1_altera_reset_synchronizer_int_chain[3];


--AB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
AB1L54 = AMPP_FUNCTION(!S1_t_dav);


--GC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
GC1L6 = !GC1L2;


--SB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress~0
SB1L2 = !SB1L54;


--GC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
GC2L6 = !GC2L2;


--SB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress~0
SB2L2 = !SB2L57;


--VB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]~0
VB2L4 = !PC1_W_alu_result[2];


--XC1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
XC1L5 = !SC1_writedata[0];


--VB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
VB1L15 = !JB1_b_full;


--AB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
AB1L36 = AMPP_FUNCTION(!AB1_read);


--AB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
AB1L99 = AMPP_FUNCTION(!AB1_write);


--WD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
WD2L4 = GND;


--A1L215 is ~GND
A1L215 = GND;


--A1L216 is ~VCC
A1L216 = VCC;


--AB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
AB1L16 = AMPP_FUNCTION(!AB1_count[9]);


--PC1L393 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
PC1L393 = !PC1_E_shift_rot_cnt[0];


--HD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
HD1L3 = !HD1L2;


