<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › platform › coldfire › m527x.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>m527x.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	linux/arch/m68knommu/platform/527x/config.c</span>
<span class="cm"> *</span>
<span class="cm"> *	Sub-architcture dependent initialization code for the Freescale</span>
<span class="cm"> *	5270/5271 CPUs.</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1999-2004, Greg Ungerer (gerg@snapgear.com)</span>
<span class="cm"> *	Copyright (C) 2001-2004, SnapGear Inc. (www.snapgear.com)</span>
<span class="cm"> */</span>

<span class="cm">/***************************************************************************/</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/param.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/machdep.h&gt;</span>
<span class="cp">#include &lt;asm/coldfire.h&gt;</span>
<span class="cp">#include &lt;asm/mcfsim.h&gt;</span>
<span class="cp">#include &lt;asm/mcfuart.h&gt;</span>
<span class="cp">#include &lt;asm/mcfgpio.h&gt;</span>

<span class="cm">/***************************************************************************/</span>

<span class="k">struct</span> <span class="n">mcf_gpio_chip</span> <span class="n">mcf_gpio_chips</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#if defined(CONFIG_M5271)</span>
	<span class="n">MCFGPS</span><span class="p">(</span><span class="n">PIRQ</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="n">MCFEPORT_EPDDR</span><span class="p">,</span> <span class="n">MCFEPORT_EPDR</span><span class="p">,</span> <span class="n">MCFEPORT_EPPDR</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">ADDR</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">DATAH</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">DATAL</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">BUSCTL</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">BS</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">CS</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">7</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">SDRAM</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">FECI2C</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">UARTH</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">UARTL</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">QSPI</span><span class="p">,</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">TIMER</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
<span class="cp">#elif defined(CONFIG_M5275)</span>
	<span class="n">MCFGPS</span><span class="p">(</span><span class="n">PIRQ</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="n">MCFEPORT_EPDDR</span><span class="p">,</span> <span class="n">MCFEPORT_EPDR</span><span class="p">,</span> <span class="n">MCFEPORT_EPPDR</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">BUSCTL</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">ADDR</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">CS</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">7</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">FEC0H</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">FEC0L</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">FECI2C</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">QSPI</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">7</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">SDRAM</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">TIMERH</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">TIMERL</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">UARTL</span><span class="p">,</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">FEC1H</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">FEC1L</span><span class="p">,</span> <span class="mi">104</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">BS</span><span class="p">,</span> <span class="mi">114</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">IRQ</span><span class="p">,</span> <span class="mi">121</span><span class="p">,</span> <span class="mi">7</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">USBH</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">USBL</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MCFGPF</span><span class="p">(</span><span class="n">UARTH</span><span class="p">,</span> <span class="mi">144</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mcf_gpio_chips_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mcf_gpio_chips</span><span class="p">);</span>

<span class="cm">/***************************************************************************/</span>

<span class="cp">#if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">m527x_qspi_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_M5271)</span>
	<span class="n">u16</span> <span class="n">par</span><span class="p">;</span>

	<span class="cm">/* setup QSPS pins for QSPI with gpio CS control */</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x1f</span><span class="p">,</span> <span class="n">MCFGPIO_PAR_QSPI</span><span class="p">);</span>
	<span class="cm">/* and CS2 &amp; CS3 as gpio */</span>
	<span class="n">par</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">MCFGPIO_PAR_TIMER</span><span class="p">);</span>
	<span class="n">par</span> <span class="o">&amp;=</span> <span class="mh">0x3f3f</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">MCFGPIO_PAR_TIMER</span><span class="p">);</span>
<span class="cp">#elif defined(CONFIG_M5275)</span>
	<span class="cm">/* setup QSPS pins for QSPI with gpio CS control */</span>
	<span class="n">writew</span><span class="p">(</span><span class="mh">0x003e</span><span class="p">,</span> <span class="n">MCFGPIO_PAR_QSPI</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI) */</span><span class="cp"></span>

<span class="cm">/***************************************************************************/</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">m527x_uarts_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">sepmask</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * External Pin Mask Setting &amp; Enable External Pin for Interface</span>
<span class="cm">	 */</span>
	<span class="n">sepmask</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="n">MCF_GPIO_PAR_UART</span><span class="p">);</span>
	<span class="n">sepmask</span> <span class="o">|=</span> <span class="n">UART0_ENABLE_MASK</span> <span class="o">|</span> <span class="n">UART1_ENABLE_MASK</span> <span class="o">|</span> <span class="n">UART2_ENABLE_MASK</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">sepmask</span><span class="p">,</span> <span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="n">MCF_GPIO_PAR_UART</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/***************************************************************************/</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">m527x_fec_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">par</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">v</span><span class="p">;</span>

	<span class="cm">/* Set multi-function pins to ethernet mode for fec0 */</span>
<span class="cp">#if defined(CONFIG_M5271)</span>
	<span class="n">v</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="mh">0x100047</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">v</span> <span class="o">|</span> <span class="mh">0xf0</span><span class="p">,</span> <span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="mh">0x100047</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">par</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="mh">0x100082</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">par</span> <span class="o">|</span> <span class="mh">0xf00</span><span class="p">,</span> <span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="mh">0x100082</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="mh">0x100078</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">v</span> <span class="o">|</span> <span class="mh">0xc0</span><span class="p">,</span> <span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="mh">0x100078</span><span class="p">);</span>

	<span class="cm">/* Set multi-function pins to ethernet mode for fec1 */</span>
	<span class="n">par</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="mh">0x100082</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">par</span> <span class="o">|</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="mh">0x100082</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="mh">0x100079</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">v</span> <span class="o">|</span> <span class="mh">0xc0</span><span class="p">,</span> <span class="n">MCF_IPSBAR</span> <span class="o">+</span> <span class="mh">0x100079</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/***************************************************************************/</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">config_BSP</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">commandp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mach_sched_init</span> <span class="o">=</span> <span class="n">hw_timer_init</span><span class="p">;</span>
	<span class="n">m527x_uarts_init</span><span class="p">();</span>
	<span class="n">m527x_fec_init</span><span class="p">();</span>
<span class="cp">#if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI)</span>
	<span class="n">m527x_qspi_init</span><span class="p">();</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/***************************************************************************/</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
