@verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_V-2023.12-SP2-3
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[OneSearch]
isExisted = TRUE
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[Verdi_1]
workMode = FormalVerification
[Xprop_Option]
Xprop_Value = tmerge
[fusa]
fdb_server = 
fdb_proj = 
fdb_campaign = 
fdb_tool = 
[hb]
viewport = 0 24 1366 620 0 0 131 1141
activeNode = "i2c_top"
activeScope = "i2c_top"
activeFile = "../RTL/i2c_top.sv"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 0
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = True
powerAwareAnnot = False
safetyAwareAnnot = True
amsAnnot = True
DnDtraceCrossHierOnly = True
leadingZero = False
signalPane = False
userAnnot = True
userAnnotField = 2
uddbFile = /u/nivedita/Fourth_term/ece560_f24_group6/formal/run/vcst_rtdb/.internal/verdi/constant.uddb
SourceVerticalScrollLines = 5
Scope1 = "i2c_top"
multipleSelection = 1 0 2 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "-simflow" "-smart_load_kdb" "-dbdir" "/u/nivedita/Fourth_term/ece560_f24_group6/formal/run/vcst_rtdb/.internal/design/simv.daidir" 
invokeDir = /u/nivedita/Fourth_term/ece560_f24_group6/formal/run
[hb.sourceTab.1]
scope = i2c_top
File = /u/nivedita/Fourth_term/ece560_f24_group6/formal/RTL/i2c_top.sv
Line = 1
