# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Oct 08 16:03:24 2018
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: neuro-y50-1, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/TEMP/FULLADDER/allegro\FULLADDER.dsn
# Batch File Name: pasde.do
# Did File Name: C:/TEMP/FULLADDER/allegro/specctra.did
# Current time = Mon Oct 08 16:03:24 2018
# PCB C:/TEMP/FULLADDER/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=6810.0000 ylo=7930.0000 xhi=10990.0000 yhi=11670.0000
# Total 4 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 7, Images Processed 10, Padstacks Processed 3
# Nets Processed 18, Net Terminals 50
# PCB Area=12920000.000  EIC=4  Area/EIC=3230000.000  SMDs=0
# Total Pin Count: 63
# Signal Connections Created 32
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/TEMP/FULLADDER/allegro\FULLADDER.dsn
# Nets 18 Connections 32 Unroutes 32
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 43100.0000 Horizontal 20942.2540 Vertical 22157.7460
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 43100.0000 Horizontal 20600.0000 Vertical 22500.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# Loading Do File pasde.do ...
# Loading Do File C:/TEMP/FULLADDER/allegro\FULLADDER_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/d041562/AppData/Local/Temp/#Taaaaac17316.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Command route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command route will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Mon Oct 08 16:03:37 2018
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/TEMP/FULLADDER/allegro\FULLADDER.dsn
# Nets 18 Connections 32 Unroutes 32
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 43100.0000 Horizontal 20942.2540 Vertical 22157.7460
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 43100.0000 Horizontal 20600.0000 Vertical 22500.0000
# Start Route Pass 1 of 25
# Routing 32 wires.
# Total Conflicts: 14 (Cross: 14, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 32 Successes 32 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 35 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 8 (Cross: 8, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 35 Successes 35 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.4286
# End Pass 2 of 25
# 18 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 3 of 25
# Routing 14 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 21 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 25
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    14|     0|   0|    0|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     8|     0|   0|    0|    2|    0|   0| 42|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    0|    2|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/TEMP/FULLADDER/allegro\FULLADDER.dsn
# Nets 18 Connections 32 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 2 Total Vias 2
# Percent Connected  100.00
# Manhattan Length 42565.5100 Horizontal 20668.9240 Vertical 21896.5860
# Routed Length 43856.9900 Horizontal 21477.4900 Vertical 22379.5000
# Ratio Actual / Manhattan   1.0303
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Command clean detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command clean will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Mon Oct 08 16:03:38 2018
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/TEMP/FULLADDER/allegro\FULLADDER.dsn
# Nets 18 Connections 32 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 2 Total Vias 2
# Percent Connected  100.00
# Manhattan Length 42565.5100 Horizontal 20668.9240 Vertical 21896.5860
# Routed Length 43856.9900 Horizontal 21477.4900 Vertical 22379.5000
# Ratio Actual / Manhattan   1.0303
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 37 Successes 37 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 40 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 37 Successes 37 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    14|     0|   0|    0|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     8|     0|   0|    0|    2|    0|   0| 42|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    0|    2|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|    0|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|    0|    1|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/TEMP/FULLADDER/allegro\FULLADDER.dsn
# Nets 18 Connections 32 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 1
# Percent Connected  100.00
# Manhattan Length 42050.5100 Horizontal 20410.2910 Vertical 21640.2190
# Routed Length 43249.4900 Horizontal 20839.9900 Vertical 22409.5000
# Ratio Actual / Manhattan   1.0285
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/d041562/AppData/Local/Temp/#Taaaaad17316.tmp
# Routing Written to File C:/Users/d041562/AppData/Local/Temp/#Taaaaad17316.tmp
quit
