Fitter Route Stage Report for syntest_scaler_controller
Tue Apr  9 23:45:08 2019
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Delay Chain Summary
  3. Routing Usage Summary
  4. Route Messages
  5. Estimated Delay Added for Hold Timing Summary
  6. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                     ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name   ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; sink_o ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; clk_i  ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 1,702 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 0 / 56,741 ( 0 % )          ;
; C4 interconnects             ; 616 / 2,570,048 ( < 1 % )   ;
; Direct links                 ; 542 / 3,375,986 ( < 1 % )   ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 370 / 1,214,760 ( < 1 % )   ;
; R32 interconnects            ; 0 / 99,472 ( 0 % )          ;
; R32/C27 interconnect drivers ; 0 / 385,136 ( 0 % )         ;
; R6 interconnects             ; 596 / 2,336,152 ( < 1 % )   ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 1 / 704 ( < 1 % )           ;
; Spine clocks                 ; 1 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+----------------+
; Route Messages ;
+----------------+
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
    Info: Processing started: Tue Apr  9 23:43:19 2019
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off syntest_scaler_controller -c syntest_scaler_controller
Info: qfit2_default_script.tcl version: #1
Info: Project  = syntest_scaler_controller
Info: Revision = syntest_scaler_controller
Info (170193): Fitter routing operations beginning
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk_i           ; clk_i                ; 127.6             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                         ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                        ; Destination Register                                                                                     ; Delay Added in ns ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------+
; i_sink|\i:13:counter[4]                                                ; i_sink|output_stage1[69]                                                                                 ; 0.350             ;
; i_sink|\i:15:counter[3]                                                ; i_sink|\i:15:counter[4]                                                                                  ; 0.346             ;
; i_sink|output_stage1[40]                                               ; i_sink|i_atv_dummy_reduce|reduced[8]                                                                     ; 0.338             ;
; i_sink|\i:17:counter[3]                                                ; i_sink|\i:17:counter[4]                                                                                  ; 0.321             ;
; i_sink|\i:9:counter[3]                                                 ; i_sink|\i:9:counter[4]                                                                                   ; 0.320             ;
; i_sink|output_stage1[60]                                               ; i_sink|i_atv_dummy_reduce|reduced[12]                                                                    ; 0.317             ;
; i_sink|output_stage1[30]                                               ; i_sink|i_atv_dummy_reduce|reduced[6]                                                                     ; 0.317             ;
; i_sink|output_stage1[0]                                                ; i_sink|i_atv_dummy_reduce|reduced[23]                                                                    ; 0.316             ;
; i_sink|\i:7:counter[3]                                                 ; i_sink|output_stage1[35]                                                                                 ; 0.314             ;
; i_sink|output_stage1[80]                                               ; i_sink|i_atv_dummy_reduce|reduced[16]                                                                    ; 0.314             ;
; i_sink|output_stage1[37]                                               ; i_sink|i_atv_dummy_reduce|reduced[7]                                                                     ; 0.311             ;
; i_source|\g_reg_banks:0:outputs[74]                                    ; i_source|\g_reg_banks:0:regs[75]                                                                         ; 0.310             ;
; i_sink|output_stage1[45]                                               ; i_sink|i_atv_dummy_reduce|reduced[9]                                                                     ; 0.310             ;
; i_sink|output_stage1[42]                                               ; i_sink|i_atv_dummy_reduce|reduced[8]                                                                     ; 0.310             ;
; i_sink|output_stage1[56]                                               ; i_sink|i_atv_dummy_reduce|reduced[11]                                                                    ; 0.308             ;
; i_source|\g_reg_banks:0:outputs[79]                                    ; i_source|\g_reg_banks:0:regs[80]                                                                         ; 0.307             ;
; i_source|\g_reg_banks:0:outputs[77]                                    ; i_source|\g_reg_banks:0:regs[78]                                                                         ; 0.307             ;
; i_sink|output_stage1[55]                                               ; i_sink|i_atv_dummy_reduce|reduced[11]                                                                    ; 0.307             ;
; i_source|\g_reg_banks:0:outputs[59]                                    ; i_source|\g_reg_banks:0:regs[60]                                                                         ; 0.306             ;
; i_sink|output_stage1[61]                                               ; i_sink|i_atv_dummy_reduce|reduced[12]                                                                    ; 0.304             ;
; i_source|\g_reg_banks:0:outputs[4]                                     ; i_source|\g_reg_banks:0:regs[5]                                                                          ; 0.303             ;
; i_source|\g_reg_banks:0:outputs[73]                                    ; i_source|\g_reg_banks:0:regs[74]                                                                         ; 0.301             ;
; i_source|\g_reg_banks:0:outputs[50]                                    ; i_source|\g_reg_banks:0:regs[0]                                                                          ; 0.301             ;
; i_source|\g_reg_banks:0:outputs[47]                                    ; i_source|\g_reg_banks:0:regs[48]                                                                         ; 0.301             ;
; i_sink|\i:2:counter[1]                                                 ; i_sink|output_stage1[69]                                                                                 ; 0.301             ;
; i_sink|output_stage1[15]                                               ; i_sink|i_atv_dummy_reduce|reduced[3]                                                                     ; 0.301             ;
; i_sink|output_stage1[95]                                               ; i_sink|i_atv_dummy_reduce|reduced[19]                                                                    ; 0.300             ;
; i_source|\g_reg_banks:0:regs[87]                                       ; i_source|\g_reg_banks:0:outputs[87]                                                                      ; 0.300             ;
; i_sink|i_atv_dummy_reduce|reduced[11]                                  ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[2]                                   ; 0.300             ;
; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[0] ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[0] ; 0.300             ;
; i_source|\g_reg_banks:0:outputs[5]                                     ; i_source|\g_reg_banks:0:regs[6]                                                                          ; 0.298             ;
; i_sink|output_stage1[70]                                               ; i_sink|i_atv_dummy_reduce|reduced[14]                                                                    ; 0.298             ;
; i_source|\g_reg_banks:0:outputs[39]                                    ; i_source|\g_reg_banks:0:regs[40]                                                                         ; 0.298             ;
; i_source|\g_reg_banks:0:outputs[72]                                    ; i_source|\g_reg_banks:0:regs[73]                                                                         ; 0.296             ;
; i_source|\g_reg_banks:0:regs[74]                                       ; i_source|\g_reg_banks:0:outputs[74]                                                                      ; 0.296             ;
; i_source|\g_reg_banks:0:regs[55]                                       ; i_source|\g_reg_banks:0:outputs[55]                                                                      ; 0.296             ;
; i_source|\g_reg_banks:0:regs[41]                                       ; i_source|\g_reg_banks:0:outputs[41]                                                                      ; 0.296             ;
; i_sink|output_stage1[64]                                               ; i_sink|i_atv_dummy_reduce|reduced[12]                                                                    ; 0.296             ;
; i_source|\g_reg_banks:0:regs[48]                                       ; i_source|\g_reg_banks:0:outputs[48]                                                                      ; 0.294             ;
; i_sink|i_atv_dummy_reduce|reduced[0]                                   ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[0]                                   ; 0.294             ;
; i_source|\g_reg_banks:0:outputs[21]                                    ; i_source|\g_reg_banks:0:regs[22]                                                                         ; 0.293             ;
; i_source|\g_reg_banks:0:regs[72]                                       ; i_source|\g_reg_banks:0:outputs[72]                                                                      ; 0.293             ;
; i_source|\g_reg_banks:0:regs[15]                                       ; i_source|\g_reg_banks:0:outputs[15]                                                                      ; 0.293             ;
; i_source|\g_reg_banks:0:regs[77]                                       ; i_source|\g_reg_banks:0:outputs[77]                                                                      ; 0.293             ;
; i_sink|\i:22:counter[4]                                                ; i_sink|output_stage1[114]                                                                                ; 0.293             ;
; i_sink|output_stage1[47]                                               ; i_sink|i_atv_dummy_reduce|reduced[9]                                                                     ; 0.293             ;
; i_sink|output_stage1[48]                                               ; i_sink|i_atv_dummy_reduce|reduced[9]                                                                     ; 0.292             ;
; i_sink|output_stage1[8]                                                ; i_sink|i_atv_dummy_reduce|reduced[1]                                                                     ; 0.291             ;
; i_source|\g_reg_banks:0:regs[21]                                       ; i_source|\g_reg_banks:0:outputs[21]                                                                      ; 0.290             ;
; i_sink|output_stage1[96]                                               ; i_sink|i_atv_dummy_reduce|reduced[19]                                                                    ; 0.290             ;
; i_source|\g_reg_banks:0:regs[47]                                       ; i_source|\g_reg_banks:0:outputs[47]                                                                      ; 0.288             ;
; i_sink|\i:7:counter[2]                                                 ; i_sink|output_stage1[115]                                                                                ; 0.288             ;
; i_sink|output_stage1[116]                                              ; i_sink|i_atv_dummy_reduce|reduced[23]                                                                    ; 0.288             ;
; i_sink|output_stage1[65]                                               ; i_sink|i_atv_dummy_reduce|reduced[13]                                                                    ; 0.287             ;
; i_source|\g_reg_banks:0:regs[2]                                        ; i_source|\g_reg_banks:0:outputs[2]                                                                       ; 0.287             ;
; i_sink|output_stage1[50]                                               ; i_sink|i_atv_dummy_reduce|reduced[10]                                                                    ; 0.287             ;
; i_sink|output_stage1[49]                                               ; i_sink|i_atv_dummy_reduce|reduced[9]                                                                     ; 0.287             ;
; i_sink|\i:11:counter[3]                                                ; i_sink|\i:11:counter[4]                                                                                  ; 0.286             ;
; i_sink|\i:8:counter[3]                                                 ; i_sink|\i:8:counter[4]                                                                                   ; 0.286             ;
; i_sink|output_stage1[46]                                               ; i_sink|i_atv_dummy_reduce|reduced[9]                                                                     ; 0.286             ;
; i_source|\g_reg_banks:0:regs[49]                                       ; i_source|\g_reg_banks:0:outputs[49]                                                                      ; 0.284             ;
; i_source|\g_reg_banks:0:regs[29]                                       ; i_source|\g_reg_banks:0:outputs[29]                                                                      ; 0.284             ;
; i_sink|output_stage1[75]                                               ; i_sink|i_atv_dummy_reduce|reduced[15]                                                                    ; 0.284             ;
; i_sink|output_stage1[43]                                               ; i_sink|i_atv_dummy_reduce|reduced[8]                                                                     ; 0.284             ;
; i_source|\g_reg_banks:0:regs[51]                                       ; i_source|\g_reg_banks:0:outputs[51]                                                                      ; 0.283             ;
; i_source|\g_reg_banks:0:outputs[2]                                     ; i_source|\g_reg_banks:0:regs[3]                                                                          ; 0.283             ;
; i_sink|output_stage1[41]                                               ; i_sink|i_atv_dummy_reduce|reduced[8]                                                                     ; 0.283             ;
; i_source|\g_reg_banks:0:regs[44]                                       ; i_source|\g_reg_banks:0:outputs[44]                                                                      ; 0.281             ;
; i_source|\g_reg_banks:0:regs[37]                                       ; i_source|\g_reg_banks:0:outputs[37]                                                                      ; 0.281             ;
; i_sink|\i:1:counter[2]                                                 ; i_sink|\i:1:counter[3]                                                                                   ; 0.281             ;
; i_source|\g_reg_banks:0:regs[80]                                       ; i_source|\g_reg_banks:0:outputs[80]                                                                      ; 0.280             ;
; i_source|\g_reg_banks:0:outputs[8]                                     ; i_source|\g_reg_banks:0:regs[9]                                                                          ; 0.280             ;
; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[2] ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[0] ; 0.280             ;
; i_sink|output_stage1[57]                                               ; i_sink|i_atv_dummy_reduce|reduced[11]                                                                    ; 0.278             ;
; i_source|\g_reg_banks:0:regs[63]                                       ; i_source|\g_reg_banks:0:outputs[63]                                                                      ; 0.278             ;
; i_sink|\i:19:counter[4]                                                ; i_sink|output_stage1[98]                                                                                 ; 0.277             ;
; i_sink|output_stage1[118]                                              ; i_sink|i_atv_dummy_reduce|reduced[23]                                                                    ; 0.275             ;
; i_source|\g_reg_banks:0:regs[86]                                       ; i_source|\g_reg_banks:0:outputs[86]                                                                      ; 0.275             ;
; i_sink|output_stage1[99]                                               ; i_sink|i_atv_dummy_reduce|reduced[19]                                                                    ; 0.274             ;
; i_sink|output_stage1[98]                                               ; i_sink|i_atv_dummy_reduce|reduced[19]                                                                    ; 0.274             ;
; i_source|\g_reg_banks:0:regs[52]                                       ; i_source|\g_reg_banks:0:outputs[52]                                                                      ; 0.274             ;
; i_sink|output_stage1[97]                                               ; i_sink|i_atv_dummy_reduce|reduced[19]                                                                    ; 0.274             ;
; i_sink|output_stage1[59]                                               ; i_sink|i_atv_dummy_reduce|reduced[11]                                                                    ; 0.274             ;
; i_source|\g_reg_banks:0:regs[64]                                       ; i_source|\g_reg_banks:0:outputs[64]                                                                      ; 0.273             ;
; i_sink|output_stage1[12]                                               ; i_sink|i_atv_dummy_reduce|reduced[2]                                                                     ; 0.273             ;
; i_source|\g_reg_banks:0:regs[40]                                       ; i_source|\g_reg_banks:0:outputs[40]                                                                      ; 0.271             ;
; i_source|\g_reg_banks:0:outputs[31]                                    ; i_source|\g_reg_banks:0:regs[32]                                                                         ; 0.271             ;
; i_sink|output_stage1[38]                                               ; i_sink|i_atv_dummy_reduce|reduced[7]                                                                     ; 0.271             ;
; i_sink|output_stage1[91]                                               ; i_sink|i_atv_dummy_reduce|reduced[18]                                                                    ; 0.271             ;
; i_sink|output_stage1[31]                                               ; i_sink|i_atv_dummy_reduce|reduced[6]                                                                     ; 0.271             ;
; i_sink|\i:6:counter[2]                                                 ; i_sink|output_stage1[69]                                                                                 ; 0.270             ;
; i_sink|output_stage1[58]                                               ; i_sink|i_atv_dummy_reduce|reduced[11]                                                                    ; 0.270             ;
; i_source|\g_reg_banks:0:regs[88]                                       ; i_source|\g_reg_banks:0:outputs[88]                                                                      ; 0.268             ;
; i_source|\g_reg_banks:0:regs[4]                                        ; i_source|\g_reg_banks:0:outputs[4]                                                                       ; 0.268             ;
; i_sink|\i:14:counter[4]                                                ; i_sink|output_stage1[72]                                                                                 ; 0.268             ;
; i_sink|output_stage1[110]                                              ; i_sink|i_atv_dummy_reduce|reduced[22]                                                                    ; 0.268             ;
; i_sink|output_stage1[67]                                               ; i_sink|i_atv_dummy_reduce|reduced[13]                                                                    ; 0.268             ;
; i_sink|output_stage1[85]                                               ; i_sink|i_atv_dummy_reduce|reduced[17]                                                                    ; 0.268             ;
; i_source|\g_reg_banks:0:outputs[36]                                    ; i_source|\g_reg_banks:0:regs[37]                                                                         ; 0.267             ;
; i_sink|\i:0:counter[1]                                                 ; i_sink|output_stage1[118]                                                                                ; 0.267             ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


