Model {
SavedCharacterEncoding "ISO-8859-1"
PostLoadFcn "D1 = 1;\nD2 = 1;\nD3 = 1;\nD4 = 1;\nD5 = 1;"
EnableAccessToBaseWorkspace on
SLXCompressionType "Normal"
ScopeRefreshTime "0.035000"
OverrideScopeRefreshTime on
DisableAllScopes on
DataTypeOverride "Off"
DataTypeOverrideAppliesTo "AllNumericTypes"
MinMaxOverflowLogging "UseLocalSettings"
MinMaxOverflowArchiveMode "Overwrite"
FPTRunName "Run 1"
MaxMDLFileLineLength "120"
LastSavedArchitecture "maci64"
HideAutomaticNames on
UpdateHistory "UpdateHistoryNever"
ModifiedByFormat "%<Auto>"
ModifiedDateFormat "%<Auto>"
RTWModifiedTimeStamp "409773284"
ModelVersionFormat "1.%<AutoIncrement:34>"

SampleTimeColors off
SampleTimeAnnotations off
LibraryLinkDisplay "disabled"
WideLines off
ShowLineDimensions on
ShowPortDataTypes on
ShowAllPropagatedSignalLabels off
PortDataTypeDisplayFormat "AliasTypeOnly"
ShowEditTimeErrors on
ShowEditTimeWarnings on
ShowEditTimeAdvisorChecks off
ShowPortUnits off
ShowDesignRanges off
ShowLoopsOnError on
IgnoreBidirectionalLines off
ShowStorageClass off
ShowTestPointIcons on
ShowSignalResolutionIcons on
ShowViewerIcons on
SortedOrder off
VariantCondition off
ShowSubsystemDomainSpec off
ExecutionContextIcon off
ShowLinearizationAnnotations on
ShowVisualizeInsertedRTB on
ShowMarkup on
BlockNameDataTip off
BlockParametersDataTip off
BlockDescriptionStringDataTip off
BlockVariantConditionDataTip off
ToolBar on
StatusBar on
BrowserShowLibraryLinks off
FunctionConnectors off
BrowserLookUnderMasks off
MultiThreadCoSim on

SimulationMode "normal"
SILPILModeSetting "automated"
SILPILSystemUnderTest "topmodel"
SILPILSimulationModeTopModel "normal"
SILPILSimulationModeModelRef "normal"
SimTabSimulationMode "normal"
CodeVerificationMode "software-in-the-loop (sil)"
PauseTimes "5"
NumberOfSteps "1"
SnapshotBufferSize "10"
SnapshotInterval "10"
NumberOfLastSnapshots "0"
EnablePacing off
PacingRate "1"
LinearizationMsg "none"
Profile off
ParamWorkspaceSource "MATLABWorkspace"
AccelSystemTargetFile "accel.tlc"
AccelTemplateMakefile "accel_default_tmf"
AccelMakeCommand "make_rtw"
TryForcingSFcnDF off
Object {
$PropName "DataLoggingOverride"
$ObjectID 2
$ClassName "Simulink.SimulationData.ModelLoggingInfo"
model_ "$bdroot"
overrideMode_ [0U]
Array {
PropName "logAsSpecifiedByModels_"
Type "Cell"
Dimension 1
Cell "$bdroot"
}

Array {
PropName "logAsSpecifiedByModelsSSIDs_"
Type "Cell"
Dimension 1
Cell []
}
}

ExtModeBatchMode off
ExtModeEnableFloating on
ExtModeTrigType "manual"
ExtModeTrigMode "normal"
ExtModeTrigPort "1"
ExtModeTrigElement "any"
ExtModeTrigDuration "1000"
ExtModeTrigDurationFloating "auto"
ExtModeTrigHoldOff "0"
ExtModeTrigDelay "0"
ExtModeTrigDirection "rising"
ExtModeTrigLevel "0"
ExtModeArchiveMode off
ExtModeAutoIncOneShot off
ExtModeIncDirWhenArm off
ExtModeAddSuffixToVar off
ExtModeWriteAllDataToWs off
ExtModeArmWhenConnect on
ExtModeSkipDownloadWhenConnect off
ExtModeLogAll on
ExtModeAutoUpdateStatusClock on

ShowModelReferenceBlockVersion off
ShowModelReferenceBlockIO off
OrderedModelArguments on

ExplicitPartitioning off
Object {
$PropName "DataTransfer"
$ObjectID 3
$ClassName "Simulink.GlobalDataTransfer"
DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
DefaultExtrapolationMethodBetweenContTasks "None"
}

System {
Location [58, 23, 1282, 798]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ReportName "simulink-default.rpt"
SIDHighWatermark "216"
SimulinkSubDomain "Simulink"
Block {
BlockType "ComplexToRealImag"
Name "Complex to\nReal-Imag"
SID "164"
Ports [1, 2]
Position [785, 140, 815, 215]
ZOrder "93"
ShowName off
}

Block {
BlockType "ComplexToRealImag"
Name "Complex to\nReal-Imag1"
SID "165"
Ports [1, 2]
Position [785, 265, 815, 340]
ZOrder "94"
ShowName off
}

Block {
BlockType "ComplexToRealImag"
Name "Complex to\nReal-Imag2"
SID "166"
Ports [1, 2]
Position [785, 395, 815, 470]
ZOrder "95"
ShowName off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion"
SID "152"
Position [145, 263, 195, 297]
ZOrder "85"
ShowName off
OutDataTypeStr "fixdt(1,18,17)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion1"
SID "160"
Position [145, 443, 195, 477]
ZOrder "90"
ShowName off
OutDataTypeStr "fixdt(1,18,17)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Delay"
Name "Delay"
SID "214"
Ports [1, 1]
Position [675, 288, 710, 322]
ZOrder "98"
InputPortMap "u0"
DelayLength "D2+D3"
}

Block {
BlockType "Delay"
Name "Delay1"
SID "215"
Ports [1, 1]
Position [675, 163, 710, 197]
ZOrder "99"
InputPortMap "u0"
DelayLength "D2+D3+D4"
}

Block {
BlockType "SubSystem"
Name "HDL_Complex_Mult_3Mult5Add"
SID "93"
Ports [2, 1]
Position [420, 386, 595, 484]
ZOrder "55"
RequestExecContextInheritance off
System {
Location [58, 23, 1282, 798]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In1"
SID "94"
Position [15, 63, 45, 77]
ZOrder "-1"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In2"
SID "95"
Position [15, 488, 45, 502]
ZOrder "-2"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Sum"
Name "Add1"
SID "96"
Ports [2, 1]
Position [490, 18, 525, 122]
ZOrder "111"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Sum"
Name "Add2"
SID "116"
Ports [2, 1]
Position [490, 208, 525, 312]
ZOrder "112"
Inputs "+-"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Sum"
Name "Add3"
SID "117"
Ports [2, 1]
Position [290, 443, 325, 547]
ZOrder "113"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Sum"
Name "Add4"
SID "119"
Ports [2, 1]
Position [850, 91, 885, 164]
ZOrder "117"
Inputs "-+"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Sum"
Name "Add5"
SID "120"
Ports [2, 1]
Position [850, 281, 885, 354]
ZOrder "116"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}

Block {
BlockType "ComplexToRealImag"
Name "Complex to\nReal-Imag"
SID "118"
Ports [1, 2]
Position [185, 18, 220, 122]
ZOrder "114"
Port {
PortNumber "1"
Name "A"
}

Port {
PortNumber "2"
Name "B"
}
}

Block {
BlockType "ComplexToRealImag"
Name "Complex to\nReal-Imag1"
SID "99"
Ports [1, 2]
Position [185, 443, 220, 547]
ZOrder "99"
Port {
PortNumber "1"
Name "C"
}

Port {
PortNumber "2"
Name "D"
}
}

Block {
BlockType "Delay"
Name "D1_1"
SID "100"
Ports [1, 1]
Position [75, 53, 110, 87]
ZOrder "124"
InputPortMap "u0"
DelayLength "D1"
}

Block {
BlockType "Delay"
Name "D1_2"
SID "178"
Ports [1, 1]
Position [75, 478, 110, 512]
ZOrder "148"
InputPortMap "u0"
DelayLength "D1"
}

Block {
BlockType "Delay"
Name "D2_1"
SID "132"
Ports [1, 1]
Position [360, 28, 395, 62]
ZOrder "130"
InputPortMap "u0"
DelayLength "D2"
}

Block {
BlockType "Delay"
Name "D2_2"
SID "179"
Ports [1, 1]
Position [360, 78, 395, 112]
ZOrder "149"
InputPortMap "u0"
DelayLength "D2"
}

Block {
BlockType "Delay"
Name "D2_3"
SID "180"
Ports [1, 1]
Position [360, 128, 395, 162]
ZOrder "150"
InputPortMap "u0"
DelayLength "D2"
}

Block {
BlockType "Delay"
Name "D2_4"
SID "181"
Ports [1, 1]
Position [360, 318, 395, 352]
ZOrder "151"
InputPortMap "u0"
DelayLength "D2"
}

Block {
BlockType "Delay"
Name "D2_5"
SID "182"
Ports [1, 1]
Position [360, 428, 395, 462]
ZOrder "152"
InputPortMap "u0"
DelayLength "D2"
}

Block {
BlockType "Delay"
Name "D2_6"
SID "183"
Ports [1, 1]
Position [360, 478, 395, 512]
ZOrder "153"
InputPortMap "u0"
DelayLength "D2"
}

Block {
BlockType "Delay"
Name "D3_1"
SID "121"
Ports [1, 1]
Position [560, 53, 595, 87]
ZOrder "118"
InputPortMap "u0"
DelayLength "D3"
}

Block {
BlockType "Delay"
Name "D3_2"
SID "184"
Ports [1, 1]
Position [560, 128, 595, 162]
ZOrder "154"
InputPortMap "u0"
DelayLength "D3"
}

Block {
BlockType "Delay"
Name "D3_3"
SID "185"
Ports [1, 1]
Position [560, 243, 595, 277]
ZOrder "155"
InputPortMap "u0"
DelayLength "D3"
}

Block {
BlockType "Delay"
Name "D3_4"
SID "186"
Ports [1, 1]
Position [560, 318, 595, 352]
ZOrder "156"
InputPortMap "u0"
DelayLength "D3"
}

Block {
BlockType "Delay"
Name "D3_5"
SID "187"
Ports [1, 1]
Position [560, 453, 595, 487]
ZOrder "157"
InputPortMap "u0"
DelayLength "D3"
}

Block {
BlockType "Delay"
Name "D4_1"
SID "102"
Ports [1, 1]
Position [735, 93, 770, 127]
ZOrder "106"
InputPortMap "u0"
DelayLength "D4"
}

Block {
BlockType "Delay"
Name "D4_2"
SID "188"
Ports [1, 1]
Position [735, 283, 770, 317]
ZOrder "158"
InputPortMap "u0"
DelayLength "D4"
}

Block {
BlockType "Delay"
Name "D4_3"
SID "189"
Ports [1, 1]
Position [735, 453, 770, 487]
ZOrder "159"
InputPortMap "u0"
DelayLength "D4"
}

Block {
BlockType "Delay"
Name "D5_1"
SID "106"
Ports [1, 1]
Position [920, 113, 955, 147]
ZOrder "104"
InputPortMap "u0"
DelayLength "D5"
}

Block {
BlockType "Delay"
Name "D5_2"
SID "190"
Ports [1, 1]
Position [920, 303, 955, 337]
ZOrder "160"
InputPortMap "u0"
DelayLength "D5"
}

Block {
BlockType "Product"
Name "Product1"
SID "108"
Ports [2, 1]
Position [665, 33, 700, 182]
ZOrder "94"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
RndMeth "Floor"
SaturateOnIntegerOverflow off
Port {
PortNumber "1"
Name "X"
}
}

Block {
BlockType "Product"
Name "Product2"
SID "109"
Ports [2, 1]
Position [665, 223, 700, 372]
ZOrder "96"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
RndMeth "Floor"
SaturateOnIntegerOverflow off
Port {
PortNumber "1"
Name "Y"
}
}

Block {
BlockType "Product"
Name "Product3"
SID "110"
Ports [2, 1]
Position [490, 418, 525, 522]
ZOrder "97"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
RndMeth "Floor"
SaturateOnIntegerOverflow off
Port {
PortNumber "1"
Name "Z"
}
}

Block {
BlockType "RealImagToComplex"
Name "Real-Imag to\nComplex"
SID "112"
Ports [2, 1]
Position [1045, 123, 1075, 152]
ZOrder "-21"
}

Block {
BlockType "Outport"
Name "Out1"
SID "113"
Position [1115, 133, 1145, 147]
ZOrder "-31"
IconDisplay "Port number"
}

Line {
ZOrder "3"
Src "112#out:1"
Dst "113#in:1"
}

Line {
ZOrder "222"
Src "95#out:1"
Dst "178#in:1"
}

Line {
Name "C"
ZOrder "37"
Labels [0, 0]
Src "99#out:1"
Points [40, 0]
Branch {
ZOrder "251"
Dst "117#in:1"
}

Branch {
ZOrder "229"
Points [0, -135]
Dst "181#in:1"
}
}

Line {
Name "D"
ZOrder "36"
Labels [0, 0]
Src "99#out:2"
Points [28, 0]
Branch {
ZOrder "250"
Dst "117#in:2"
}

Branch {
ZOrder "226"
Points [0, -375]
Dst "180#in:1"
}
}

Line {
Name "X"
ZOrder "18"
Labels [0, 0]
Src "108#out:1"
Dst "102#in:1"
}

Line {
Name "Y"
ZOrder "243"
Labels [0, 0]
Src "109#out:1"
Dst "188#in:1"
}

Line {
Name "Z"
ZOrder "241"
Labels [0, 0]
Src "110#out:1"
Dst "187#in:1"
}

Line {
ZOrder "84"
Src "119#out:1"
Dst "106#in:1"
}

Line {
ZOrder "246"
Src "120#out:1"
Dst "190#in:1"
}

Line {
ZOrder "24"
Src "106#out:1"
Dst "112#in:1"
}

Line {
ZOrder "247"
Src "190#out:1"
Points [58, 0; 0, -175]
Dst "112#in:2"
}

Line {
ZOrder "78"
Src "102#out:1"
Dst "119#in:1"
}

Line {
ZOrder "242"
Src "188#out:1"
Dst "120#in:1"
}

Line {
ZOrder "245"
Src "187#out:1"
Dst "189#in:1"
}

Line {
ZOrder "44"
Src "96#out:1"
Dst "121#in:1"
}

Line {
ZOrder "233"
Src "117#out:1"
Dst "183#in:1"
}

Line {
ZOrder "237"
Src "116#out:1"
Dst "185#in:1"
}

Line {
Name "A"
ZOrder "67"
Labels [0, 0]
Src "118#out:1"
Points [114, 0]
Branch {
ZOrder "231"
Points [0, 400]
Dst "182#in:1"
}

Branch {
ZOrder "212"
Dst "132#in:1"
}
}

Line {
Name "B"
ZOrder "224"
Labels [0, 0]
Src "118#out:2"
Dst "179#in:1"
}

Line {
ZOrder "88"
Src "121#out:1"
Dst "108#in:1"
}

Line {
ZOrder "232"
Src "183#out:1"
Dst "110#in:2"
}

Line {
ZOrder "236"
Src "185#out:1"
Dst "109#in:1"
}

Line {
ZOrder "244"
Src "189#out:1"
Points [51, 0; 0, -135]
Branch {
ZOrder "264"
Points [0, -190]
Dst "119#in:2"
}

Branch {
ZOrder "263"
Dst "120#in:2"
}
}

Line {
ZOrder "238"
Src "186#out:1"
Dst "109#in:2"
}

Line {
ZOrder "234"
Src "184#out:1"
Dst "108#in:2"
}

Line {
ZOrder "239"
Src "181#out:1"
Dst "186#in:1"
}

Line {
ZOrder "235"
Src "180#out:1"
Dst "184#in:1"
}

Line {
ZOrder "230"
Src "182#out:1"
Dst "110#in:1"
}

Line {
ZOrder "225"
Src "179#out:1"
Points [69, 0]
Branch {
ZOrder "249"
Dst "96#in:2"
}

Branch {
ZOrder "163"
Points [0, 140]
Dst "116#in:1"
}
}

Line {
ZOrder "149"
Src "132#out:1"
Points [56, 0]
Branch {
ZOrder "254"
Points [0, 240]
Dst "116#in:2"
}

Branch {
ZOrder "248"
Dst "96#in:1"
}
}

Line {
ZOrder "194"
Src "94#out:1"
Dst "100#in:1"
}

Line {
ZOrder "220"
Src "100#out:1"
Dst "118#in:1"
}

Line {
ZOrder "223"
Src "178#out:1"
Dst "99#in:1"
}

Annotation {
SID "191"
Name "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<html><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</style></head><body style=\" font-family:'Arial'; font-size:10px; font-weight:400; font-style:normal;\">\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">Xilinx devices:</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Set D1 = 1 or 2 to trade off speed &amp; FF resources</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Set D2-D5 = 1 to fully leverage DSP48 pipelines</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Use sync reset</span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%; font-size:12px;\"><br /></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">Intel FPGAs:</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Set D1 = 1 or 2 depending on device family</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Set D5 = 1; D2, D3, D4 = 0</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Use async reset</span></p></body></html>"
Position [853, 413, 1125, 541]
InternalMargins [0, 0, 0, 0]
HorizontalAlignment "left"
VerticalAlignment "top"
DropShadow on
Interpreter "rich"
ZOrder "-1"
}
}
}

Block {
BlockType "SubSystem"
Name "HDL_Complex_Mult_4Mult2Add"
SID "8"
Ports [2, 1]
Position [420, 256, 595, 354]
ZOrder "48"
RequestExecContextInheritance off
System {
Location [58, 23, 1282, 798]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In1"
SID "9"
Position [20, 78, 50, 92]
ZOrder "-1"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In2"
SID "10"
Position [20, 263, 50, 277]
ZOrder "-2"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Sum"
Name "Add1"
SID "61"
Ports [2, 1]
Position [655, 34, 685, 156]
ZOrder "100"
Inputs "+-"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Sum"
Name "Add2"
SID "63"
Ports [2, 1]
Position [655, 204, 685, 326]
ZOrder "102"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}

Block {
BlockType "ComplexToRealImag"
Name "Complex to\nReal-Imag"
SID "53"
Ports [1, 2]
Position [240, 25, 275, 145]
ZOrder "92"
Port {
PortNumber "1"
Name "A"
}

Port {
PortNumber "2"
Name "B"
}
}

Block {
BlockType "ComplexToRealImag"
Name "Complex to\nReal-Imag1"
SID "60"
Ports [1, 2]
Position [240, 210, 275, 330]
ZOrder "99"
Port {
PortNumber "1"
Name "C"
}

Port {
PortNumber "2"
Name "D"
}
}

Block {
BlockType "Delay"
Name "D1_1"
SID "193"
Ports [1, 1]
Position [125, 68, 160, 102]
ZOrder "134"
InputPortMap "u0"
DelayLength "D1"
}

Block {
BlockType "Delay"
Name "D1_2"
SID "198"
Ports [1, 1]
Position [125, 253, 160, 287]
ZOrder "136"
InputPortMap "u0"
DelayLength "D1"
}

Block {
BlockType "Delay"
Name "D4_1"
SID "205"
Ports [1, 1]
Position [540, 48, 575, 82]
ZOrder "142"
InputPortMap "u0"
DelayLength "D4"
}

Block {
BlockType "Delay"
Name "D4_2"
SID "206"
Ports [1, 1]
Position [540, 108, 575, 142]
ZOrder "143"
InputPortMap "u0"
DelayLength "D4"
}

Block {
BlockType "Delay"
Name "D4_3"
SID "207"
Ports [1, 1]
Position [540, 218, 575, 252]
ZOrder "144"
InputPortMap "u0"
DelayLength "D4"
}

Block {
BlockType "Delay"
Name "D4_4"
SID "208"
Ports [1, 1]
Position [540, 278, 575, 312]
ZOrder "145"
InputPortMap "u0"
DelayLength "D4"
}

Block {
BlockType "Delay"
Name "D5_1"
SID "197"
Ports [1, 1]
Position [755, 78, 790, 112]
ZOrder "131"
InputPortMap "u0"
DelayLength "D5"
}

Block {
BlockType "Delay"
Name "D5_2"
SID "199"
Ports [1, 1]
Position [755, 248, 790, 282]
ZOrder "137"
InputPortMap "u0"
DelayLength "D5"
}

Block {
BlockType "Product"
Name "Product1"
SID "55"
Ports [2, 1]
Position [440, 47, 470, 78]
ZOrder "94"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Product"
Name "Product2"
SID "57"
Ports [2, 1]
Position [440, 107, 470, 138]
ZOrder "96"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Product"
Name "Product3"
SID "58"
Ports [2, 1]
Position [440, 217, 470, 248]
ZOrder "97"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Product"
Name "Product4"
SID "59"
Ports [2, 1]
Position [440, 277, 470, 308]
ZOrder "98"
InputSameDT off
OutDataTypeStr "Inherit: Inherit via internal rule"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "RealImagToComplex"
Name "Real-Imag to\nComplex"
SID "30"
Ports [2, 1]
Position [900, 88, 930, 117]
ZOrder "-21"
}

Block {
BlockType "Outport"
Name "Out1"
SID "31"
Position [1010, 98, 1040, 112]
ZOrder "-31"
IconDisplay "Port number"
}

Line {
ZOrder "156"
Src "10#out:1"
Dst "198#in:1"
}

Line {
ZOrder "154"
Src "9#out:1"
Dst "193#in:1"
}

Line {
ZOrder "127"
Src "30#out:1"
Dst "31#in:1"
}

Line {
ZOrder "155"
Src "193#out:1"
Dst "53#in:1"
}

Line {
ZOrder "157"
Src "198#out:1"
Dst "60#in:1"
}

Line {
Name "A"
ZOrder "89"
Labels [0, 0]
Src "53#out:1"
Points [109, 0]
Branch {
ZOrder "207"
Points [0, 230]
Dst "59#in:1"
}

Branch {
ZOrder "205"
Dst "55#in:1"
}
}

Line {
Name "C"
ZOrder "104"
Labels [0, 0]
Src "60#out:1"
Points [60, 0]
Branch {
ZOrder "202"
Dst "58#in:2"
}

Branch {
ZOrder "200"
Points [0, -170]
Dst "55#in:2"
}
}

Line {
Name "B"
ZOrder "93"
Labels [0, 0]
Src "53#out:2"
Points [125, 0]
Branch {
ZOrder "206"
Points [0, 110]
Dst "58#in:1"
}

Branch {
ZOrder "204"
Dst "57#in:1"
}
}

Line {
Name "D"
ZOrder "107"
Labels [0, 0]
Src "60#out:2"
Points [76, 0]
Branch {
ZOrder "179"
Dst "59#in:2"
}

Branch {
ZOrder "113"
Points [0, -170]
Dst "57#in:2"
}
}

Line {
ZOrder "187"
Src "55#out:1"
Dst "205#in:1"
}

Line {
ZOrder "191"
Src "58#out:1"
Dst "207#in:1"
}

Line {
ZOrder "158"
Src "61#out:1"
Dst "197#in:1"
}

Line {
ZOrder "160"
Src "63#out:1"
Dst "199#in:1"
}

Line {
ZOrder "159"
Src "197#out:1"
Dst "30#in:1"
}

Line {
ZOrder "161"
Src "199#out:1"
Points [63, 0; 0, -155]
Dst "30#in:2"
}

Line {
ZOrder "186"
Src "205#out:1"
Dst "61#in:1"
}

Line {
ZOrder "196"
Src "57#out:1"
Dst "206#in:1"
}

Line {
ZOrder "192"
Src "207#out:1"
Dst "63#in:1"
}

Line {
ZOrder "197"
Src "59#out:1"
Dst "208#in:1"
}

Line {
ZOrder "190"
Src "206#out:1"
Dst "61#in:2"
}

Line {
ZOrder "193"
Src "208#out:1"
Dst "63#in:2"
}

Annotation {
SID "204"
Name "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<html><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</style></head><body style=\" font-family:'Arial'; font-size:10px; font-weight:400; font-style:normal;\">\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">Xilinx devices:</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Set D1 = 1-2, D4 = 1, D5 = 1</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Use sync reset</span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%; font-size:12px;\"><br /></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">Intel FPGAs:</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Set D1 = 1, D4 = 0, D5 = 1</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Use async reset</span></p></body></html>"
Position [888, 188, 1049, 288]
InternalMargins [0, 0, 0, 0]
HorizontalAlignment "left"
VerticalAlignment "top"
DropShadow on
Interpreter "rich"
ZOrder "-2"
}
}
}

Block {
BlockType "RealImagToComplex"
Name "Real-Imag to\nComplex"
SID "154"
Ports [2, 1]
Position [70, 240, 100, 320]
ZOrder "80"
ShowName off
}

Block {
BlockType "RealImagToComplex"
Name "Real-Imag to\nComplex1"
SID "161"
Ports [2, 1]
Position [70, 420, 100, 500]
ZOrder "88"
ShowName off
}

Block {
BlockType "Scope"
Name "Scope"
SID "167"
Ports [3]
Position [915, 144, 945, 226]
ZOrder "96"
ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg('CurrentConfiguration', extmgr.ConfigurationSet(extmgr.Configuration('Core','General UI',true),extmgr.Configuration('Core','Source UI',true),extmgr.Configuration('Sources','WiredSimulink',true),extmgr.Configuration('Visuals','Time Domain',true,'SerializedDisplays',{struct('MinYLimReal','-0.79406','MaxYLimReal','0.84396','YLabelReal','','MinYLimMag','0.00000','MaxYLimMag','0.84396','LegendVisibility','off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.623529411764706 1;1 0.411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0.717647058823529 0.274509803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','%<SignalLabel>','LinePropertiesCache',{{}},'UserDefinedChannelNames',{{}},'NumLines',0,'LineNames',{{[]}},'ShowContent',true,'Placement',1)},'DisplayPropertyDefaults',struct('MinYLimReal','-0.79406','MaxYLimReal','0.84396','YLabelReal','','MinYLimMag','0.00000','MaxYLimMag','0.84396','LegendVisibility','off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ColorOrder',[0.0745098039215686 0.623529411764706 1;1 0.411764705882353 0.16078431372549;1 1 0.0666666666666667;0.717647058823529 0.274509803921569 1;0.392156862745098 0.831372549019608 0.0745098039215686;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863])),extmgr.Configuration('Tools','Plot Navigation',true,'PreviousAutoscale','XY'),extmgr.Configuration('Tools','Measurements',true,'Version','2016b')),'Version','2016b','Position',[1294 796 447 298],'VisibleAtModelOpen','on')"
NumInputPorts "3"
Floating off
}

Block {
BlockType "Scope"
Name "Scope1"
SID "168"
Ports [3]
Position [915, 279, 945, 361]
ZOrder "97"
ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg('CurrentConfiguration', extmgr.ConfigurationSet(extmgr.Configuration('Core','General UI',true),extmgr.Configuration('Core','Source UI',true),extmgr.Configuration('Sources','WiredSimulink',true,'DataLoggingVariableName','ScopeData1'),extmgr.Configuration('Visuals','Time Domain',true,'SerializedDisplays',{struct('MinYLimReal','-0.09028','MaxYLimReal','0.81255','YLabelReal','','MinYLimMag','0.00000','MaxYLimMag','0.81255','LegendVisibility','off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.623529411764706 1;1 0.411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0.717647058823529 0.274509803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','%<SignalLabel>','LinePropertiesCache',{{}},'UserDefinedChannelNames',{{}},'NumLines',0,'LineNames',{{[]}},'ShowContent',true,'Placement',1)},'DisplayPropertyDefaults',struct('MinYLimReal','-0.09028','MaxYLimReal','0.81255','YLabelReal','','MinYLimMag','0.00000','MaxYLimMag','0.81255','LegendVisibility','off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ColorOrder',[0.0745098039215686 0.623529411764706 1;1 0.411764705882353 0.16078431372549;1 1 0.0666666666666667;0.717647058823529 0.274509803921569 1;0.392156862745098 0.831372549019608 0.0745098039215686;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863])),extmgr.Configuration('Tools','Plot Navigation',true),extmgr.Configuration('Tools','Measurements',true,'Version','2016b')),'Version','2016b','Position',[1298 387 447 313],'VisibleAtModelOpen','on')"
NumInputPorts "3"
Floating off
}

Block {
BlockType "SubSystem"
Name "Standard_MultBlock"
SID "33"
Ports [2, 1]
Position [440, 150, 580, 210]
ZOrder "52"
RequestExecContextInheritance off
System {
Location [58, 23, 1316, 817]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In1"
SID "46"
Position [110, 48, 140, 62]
ZOrder "56"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In2"
SID "47"
Position [110, 108, 140, 122]
ZOrder "55"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Delay"
Name "D1_1"
SID "212"
Ports [1, 1]
Position [215, 38, 250, 72]
ZOrder "135"
InputPortMap "u0"
DelayLength "D1"
}

Block {
BlockType "Delay"
Name "D1_2"
SID "213"
Ports [1, 1]
Position [215, 98, 250, 132]
ZOrder "136"
InputPortMap "u0"
DelayLength "D1"
}

Block {
BlockType "Delay"
Name "D5_1"
SID "211"
Ports [1, 1]
Position [465, 68, 500, 102]
ZOrder "105"
InputPortMap "u0"
DelayLength "D5"
}

Block {
BlockType "Product"
Name "Product"
SID "32"
Ports [2, 1]
Position [320, 23, 375, 147]
ZOrder "51"
InputSameDT off
OutDataTypeStr "fixdt(1,37,34)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Outport"
Name "Out1"
SID "36"
Position [610, 78, 640, 92]
ZOrder "54"
IconDisplay "Port number"
}

Line {
ZOrder "23"
Src "32#out:1"
Dst "211#in:1"
}

Line {
ZOrder "24"
Src "211#out:1"
Dst "36#in:1"
}

Line {
ZOrder "25"
Src "46#out:1"
Dst "212#in:1"
}

Line {
ZOrder "27"
Src "47#out:1"
Dst "213#in:1"
}

Line {
ZOrder "26"
Src "212#out:1"
Dst "32#in:1"
}

Line {
ZOrder "28"
Src "213#out:1"
Dst "32#in:2"
}
}
}

Block {
BlockType "UniformRandomNumber"
Name "Uniform Random\nNumber"
SID "156"
Position [0, 244, 30, 276]
ZOrder "79"
ShowName off
Minimum "0"
SampleTime "1"
}

Block {
BlockType "UniformRandomNumber"
Name "Uniform Random\nNumber1"
SID "157"
Position [0, 284, 30, 316]
ZOrder "81"
ShowName off
Minimum "0"
Seed "1"
SampleTime "1"
}

Block {
BlockType "UniformRandomNumber"
Name "Uniform Random\nNumber2"
SID "162"
Position [0, 424, 30, 456]
ZOrder "87"
ShowName off
Minimum "0"
Seed "2"
SampleTime "1"
}

Block {
BlockType "UniformRandomNumber"
Name "Uniform Random\nNumber3"
SID "163"
Position [0, 464, 30, 496]
ZOrder "89"
ShowName off
Minimum "0"
Seed "3"
SampleTime "1"
}

Line {
ZOrder "83"
Src "8#out:1"
Dst "214#in:1"
}

Line {
ZOrder "78"
Src "152#out:1"
Points [64, 0]
Branch {
ZOrder "35"
Points [0, -115]
Dst "33#in:1"
}

Branch {
ZOrder "6"
Points [114, 0]
Branch {
ZOrder "52"
Points [0, 130]
Dst "93#in:1"
}

Branch {
ZOrder "51"
Dst "8#in:1"
}
}
}

Line {
ZOrder "79"
Src "160#out:1"
Points [90, 0]
Branch {
ZOrder "81"
Points [0, -265]
Dst "33#in:2"
}

Branch {
ZOrder "55"
Points [67, 0]
Branch {
ZOrder "80"
Points [0, -130]
Dst "8#in:2"
}

Branch {
ZOrder "54"
Dst "93#in:2"
}
}
}

Line {
ZOrder "82"
Src "33#out:1"
Dst "215#in:1"
}

Line {
ZOrder "84"
Src "93#out:1"
Dst "166#in:1"
}

Line {
ZOrder "69"
Src "154#out:1"
Dst "152#in:1"
}

Line {
ZOrder "71"
Src "156#out:1"
Dst "154#in:1"
}

Line {
ZOrder "72"
Src "157#out:1"
Dst "154#in:2"
}

Line {
ZOrder "75"
Src "161#out:1"
Dst "160#in:1"
}

Line {
ZOrder "76"
Src "162#out:1"
Dst "161#in:1"
}

Line {
ZOrder "77"
Src "163#out:1"
Dst "161#in:2"
}

Line {
ZOrder "85"
Src "164#out:1"
Dst "167#in:1"
}

Line {
ZOrder "86"
Src "165#out:1"
Points [38, 0; 0, -100]
Dst "167#in:2"
}

Line {
ZOrder "87"
Src "166#out:1"
Points [59, 0; 0, -205]
Dst "167#in:3"
}

Line {
ZOrder "88"
Src "166#out:2"
Points [77, 0; 0, -105]
Dst "168#in:3"
}

Line {
ZOrder "89"
Src "165#out:2"
Dst "168#in:2"
}

Line {
ZOrder "90"
Src "164#out:2"
Points [17, 0; 0, 100]
Dst "168#in:1"
}

Line {
ZOrder "108"
Src "214#out:1"
Dst "165#in:1"
}

Line {
ZOrder "109"
Src "215#out:1"
Dst "164#in:1"
}

Annotation {
SID "216"
Name "Copyright 2015-2017 The MathWorks, Inc."
Position [716, 556, 905, 568]
InternalMargins [0, 0, 0, 0]
HorizontalAlignment "left"
VerticalAlignment "top"
ZOrder "-1"
}

Annotation {
SID "71"
Name "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<html><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</style></head><body style=\" font-family:'Arial'; font-size:10px; font-weight:400; font-style:normal;\">\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">Reset type currently set to </span><span style=\" font-size:12px; font-weight:600;\">synchronous</span><span style=\" font-size:12px;\"> for targeting Xilinx devices.</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">Change to </span><span style=\" font-size:12px; font-weight:600;\">asynchronous</span><span style=\" font-size:12px;\"> for Intel FPGAs.</span></p></body></html>"
Position [-11, 99, 355, 129]
InternalMargins [0, 0, 0, 0]
HorizontalAlignment "left"
VerticalAlignment "top"
Interpreter "rich"
ZOrder "-1"
}
}

DiagnosticSuppressor on

LogicAnalyzerPlugin on

NotesPlugin on

SLCCPlugin on

WebScopes_FoundationPlugin on

GraphicalInterface {
NumRootInports "0"
NumRootOutports "0"
ParameterArgumentNames ""
NumModelReferences "0"
NumTestPointedSignals "0"
NumProvidedFunctions "0"
NumRequiredFunctions "0"
NumResetEvents "0"
HasInitializeEvent "0"
HasTerminateEvent "0"
PreCompExecutionDomainType "Unset"
IsExportFunctionModel "0"
IsArchitectureModel "0"
IsAUTOSARArchitectureModel "0"
NumParameterArguments "0"
NumExternalFileReferences "0"
OrderedModelArguments "1"
}

Object {
$PropName "HDLParams"
$ObjectID 1
$ClassName "slprops.hdlmdlprops"
Array {
PropName "mdlProps"
Type "Cell"
Dimension 4
Cell "HDLSubsystem"
Cell "$bdroot/HDL_Complex_Multiplier"
Cell "ResetType"
Cell "Synchronous"
}
}

Object {
$PropName "BdWindowsInfo"
$ObjectID 4
$ClassName "Simulink.BDWindowsInfo"
BDUuid "53638801-8bb3-4238-b51f-4d42834fee06"
Object {
$PropName "WindowsInfo"
$ObjectID 5
$ClassName "Simulink.WindowInfo"
IsActive [1]
Location [58.0, 23.0, 1224.0, 775.0]
WindowState "AAAA/wAAAAD9AAAAAgAAAAAAAAC9AAAB+PwCAAAAA/sAAAAWAEQAbwBjAGsAVwBpAGQAZwBlAHQAMwEAAAAxAAAB+AAAAAAAAAAA+wAAABYARABvAGMAawBXAGkAZABnAGUAdAA0AAAAAAD/////AAAAAAAAAAD7AAAAUgBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQALwBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQAAAAAAP////8AAABfAP///wAAAAEAAAAAAAAAAPwCAAAAAfsAAABUAEcATABVAEUAMgA6AFAAcgBvAHAAZQByAHQAeQBJAG4AcwBwAGUAYwB0AG8AcgAvAFAAcgBvAHAAZQByAHQAeQAgAEkAbgBzAHAAZQBjAHQAbwByAAAAAAD/////AAAAJwD///8AAAS4AAACigAAAAEAAAACAAAAAQAAAAL8AAAAAQAAAAIAAAAP/////wAAAAAA/////wAAAAAAAAAA/////wEAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAB5/////wAAAAAAAAAA/////wEAAADa/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAFT/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAMr/////wAAAAAAAAAA/////wEAAANa/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA"
WindowUuid ""
Array {
PropName "PersistedApps"
Type "Cell"
Dimension 0
}

Object {
$PropName "ModelBrowserInfo"
$ObjectID 6
$ClassName "Simulink.ModelBrowserInfo"
Visible [0]
DockPosition "Left"
Width [50]
Height [50]
Filter [9]
Minimized "Unset"
}

Object {
$PropName "ExplorerBarInfo"
$ObjectID 7
$ClassName "Simulink.ExplorerBarInfo"
Visible [1]
}

Object {
$PropName "EditorsInfo"
$ObjectID 8
$ClassName "Simulink.EditorInfo"
IsActive [1]
IsTabbed [1]
ViewObjType "SimulinkTopLevel"
LoadSaveID "0"
Extents [1174.0, 596.0]
ZoomFactor [1.0]
Offset [-90.5390625, 26.0]
SceneRectInView [0.0, 0.0, 0.0, 0.0]
}

Object {
$PropName "DockComponentsInfo"
$ObjectID 9
$ClassName "Simulink.DockComponentInfo"
Type "GLUE2:PropertyInspector"
ID "Property Inspector"
Visible [0]
CreateCallback ""
UserData ""
Floating [0]
DockPosition "Right"
Width [640]
Height [480]
Minimized "Unset"
}
}
}

Array {
Type "Handle"
Dimension 1
Simulink.ConfigSet {
Version "19.1.1"
$ClassName "Simulink.ConfigSet"
DisabledProps []
Description ""
Name "Configuration"
CurrentDlgPage "HDL Code Generation/Global Settings"
ConfigPrmDlgPosition [ 101, 71, 1229, 825 ]
ExtraOptions ""
Array {
PropName "Components"
Type "Handle"
Dimension 10
Simulink.SolverCC {
$ObjectID 11
Version "19.1.1"
$ClassName "Simulink.SolverCC"
DisabledProps []
Description ""
Components []
StartTime "0.0"
StopTime "20"
AbsTol "auto"
AutoScaleAbsTol on
FixedStep "auto"
InitialStep "auto"
MaxOrder "5"
ZcThreshold "auto"
ConsecutiveZCsStepRelTol "10*128*eps"
MaxConsecutiveZCs "1000"
ExtrapolationOrder "4"
NumberNewtonIterations "1"
MaxStep "auto"
MinStep "auto"
MaxConsecutiveMinStep "1"
RelTol "1e-3"
EnableMultiTasking off
ConcurrentTasks off
Solver "FixedStepDiscrete"
SolverName "FixedStepDiscrete"
SolverJacobianMethodControl "auto"
ShapePreserveControl "DisableAll"
ZeroCrossControl "UseLocalSettings"
ZeroCrossAlgorithm "Nonadaptive"
AlgebraicLoopSolver "TrustRegion"
SolverInfoToggleStatus off
IsAutoAppliedInSIP off
SolverResetMethod "Fast"
PositivePriorityOrder off
AutoInsertRateTranBlk off
SampleTimeConstraint "Unconstrained"
InsertRTBMode "Whenever possible"
SampleTimeProperty []
DecoupledContinuousIntegration off
MinimalZcImpactIntegration off
SolverOrder "3"
}

Simulink.DataIOCC {
$ObjectID 12
Version "19.1.1"
$ClassName "Simulink.DataIOCC"
DisabledProps []
Description ""
Components []
Decimation "1"
ExternalInput [t, u]
FinalStateName "xFinal"
InitialState "xInitial"
LimitDataPoints on
MaxDataPoints "1000"
LoadExternalInput off
LoadInitialState off
SaveFinalState off
SaveOperatingPoint off
SaveFormat "Array"
SignalLoggingSaveFormat "Dataset"
SaveOutput off
SaveState off
SignalLogging on
DSMLogging on
InspectSignalLogs off
VisualizeSimOutput on
StreamToWorkspace off
StreamVariableName "streamout"
SaveTime off
ReturnWorkspaceOutputs off
StateSaveName "xout"
TimeSaveName "tout"
OutputSaveName "yout"
SignalLoggingName "logsout"
DSMLoggingName "dsmout"
OutputOption "RefineOutputTimes"
OutputTimes []
ReturnWorkspaceOutputsName "out"
Refine "1"
LoggingToFile off
DatasetSignalFormat "timeseries"
LoggingFileName "out.mat"
LoggingIntervals [-inf, inf]
}

Simulink.OptimizationCC {
$ObjectID 13
Version "19.1.1"
$ClassName "Simulink.OptimizationCC"
Description ""
Components []
BlockReduction off
BooleanDataType off
ConditionallyExecuteInputs off
DefaultParameterBehavior "Inlined"
UseDivisionForNetSlopeComputation off
GainParamInheritBuiltInType off
UseFloatMulNetSlope off
DefaultUnderspecifiedDataType "double"
UseSpecifiedMinMax off
InlineInvariantSignals off
OptimizeBlockIOStorage on
BufferReuse on
EnhancedBackFolding off
CachingGlobalReferences off
GlobalBufferReuse on
StrengthReduction off
AdvancedOptControl ""
ExpressionFolding on
BooleansAsBitfields off
BitfieldContainerType "uint_T"
EnableMemcpy on
MemcpyThreshold "64"
PassReuseOutputArgsAs "Structure reference"
PassReuseOutputArgsThreshold "12"
ExpressionDepthLimit "128"
LocalBlockOutputs on
RollThreshold "5"
StateBitsets off
DataBitsets off
ActiveStateOutputEnumStorageType "Native Integer"
ZeroExternalMemoryAtStartup on
ZeroInternalMemoryAtStartup on
InitFltsAndDblsToZero off
NoFixptDivByZeroProtection off
EfficientFloat2IntCast off
EfficientMapNaN2IntZero on
LifeSpan "inf"
MaxStackSize "Inherit from target"
BufferReusableBoundary on
SimCompilerOptimization off
AccelVerboseBuild off
OptimizeBlockOrder off
OptimizeDataStoreBuffers on
BusAssignmentInplaceUpdate on
DifferentSizesBufferReuse off
UseRowMajorAlgorithm off
OptimizationLevel "level2"
OptimizationPriority "Balanced"
OptimizationCustomize on
LabelGuidedReuse off
MultiThreadedLoops off
DenormalBehavior "GradualUnderflow"
EfficientTunableParamExpr off
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 9
Cell "BooleansAsBitfields"
Cell "PassReuseOutputArgsAs"
Cell "PassReuseOutputArgsThreshold"
Cell "ZeroExternalMemoryAtStartup"
Cell "ZeroInternalMemoryAtStartup"
Cell "OptimizeModelRefInitCode"
Cell "NoFixptDivByZeroProtection"
Cell "UseSpecifiedMinMax"
Cell "EfficientTunableParamExpr"
}
}

Simulink.DebuggingCC {
$ObjectID 14
Version "19.1.1"
$ClassName "Simulink.DebuggingCC"
Description ""
Components []
RTPrefix "error"
ConsistencyChecking "none"
ArrayBoundsChecking "none"
SignalInfNanChecking "none"
StringTruncationChecking "error"
SignalRangeChecking "none"
ReadBeforeWriteMsg "UseLocalSettings"
WriteAfterWriteMsg "UseLocalSettings"
WriteAfterReadMsg "UseLocalSettings"
AlgebraicLoopMsg "error"
ArtificialAlgebraicLoopMsg "warning"
SaveWithDisabledLinksMsg "warning"
SaveWithParameterizedLinksMsg "none"
CheckSSInitialOutputMsg on
UnderspecifiedInitializationDetection "Classic"
MergeDetectMultiDrivingBlocksExec "none"
CheckExecutionContextPreStartOutputMsg off
CheckExecutionContextRuntimeOutputMsg off
SignalResolutionControl "TryResolveAllWithWarning"
BlockPriorityViolationMsg "warning"
MinStepSizeMsg "warning"
TimeAdjustmentMsg "none"
MaxConsecutiveZCsMsg "error"
MaskedZcDiagnostic "warning"
IgnoredZcDiagnostic "warning"
SolverPrmCheckMsg "none"
InheritedTsInSrcMsg "warning"
MultiTaskDSMMsg "error"
MultiTaskCondExecSysMsg "error"
MultiTaskRateTransMsg "error"
SingleTaskRateTransMsg "error"
TasksWithSamePriorityMsg "warning"
ExportedTasksRateTransMsg "none"
SigSpecEnsureSampleTimeMsg "warning"
CheckMatrixSingularityMsg "none"
IntegerOverflowMsg "warning"
Int32ToFloatConvMsg "warning"
ParameterDowncastMsg "error"
ParameterOverflowMsg "error"
ParameterUnderflowMsg "none"
ParameterPrecisionLossMsg "warning"
ParameterTunabilityLossMsg "warning"
FixptConstUnderflowMsg "none"
FixptConstOverflowMsg "none"
FixptConstPrecisionLossMsg "none"
UnderSpecifiedDataTypeMsg "none"
UnnecessaryDatatypeConvMsg "none"
VectorMatrixConversionMsg "none"
InvalidFcnCallConnMsg "error"
FcnCallInpInsideContextMsg "error"
SignalLabelMismatchMsg "none"
UnconnectedInputMsg "warning"
UnconnectedOutputMsg "warning"
UnconnectedLineMsg "warning"
UseOnlyExistingSharedCode "error"
SFcnCompatibilityMsg "none"
FrameProcessingCompatibilityMsg "error"
UniqueDataStoreMsg "none"
BusObjectLabelMismatch "warning"
RootOutportRequireBusObject "warning"
AssertControl "UseLocalSettings"
AllowSymbolicDim on
RowMajorDimensionSupport off
ModelReferenceIOMsg "none"
ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
ModelReferenceVersionMismatchMessage "none"
ModelReferenceIOMismatchMessage "none"
UnknownTsInhSupMsg "warning"
ModelReferenceDataLoggingMessage "warning"
ModelReferenceSymbolNameMessage "warning"
ModelReferenceExtraNoncontSigs "error"
StateNameClashWarn "none"
OperatingPointInterfaceChecksumMismatchMsg "warning"
NonCurrentReleaseOperatingPointMsg "error"
ChecksumConsistencyForSSReuse "none"
PregeneratedLibrarySubsystemCodeDiagnostic "warning"
MatchCodeGenerationContextForUpdateDiagram "none"
InitInArrayFormatMsg "warning"
StrictBusMsg "ErrorOnBusTreatedAsVector"
BusNameAdapt "WarnAndRepair"
NonBusSignalsTreatedAsBus "none"
SymbolicDimMinMaxWarning "warning"
LossOfSymbolicDimsSimulationWarning "warning"
LossOfSymbolicDimsCodeGenerationWarning "error"
SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
BlockIODiagnostic "none"
SFUnusedDataAndEventsDiag "warning"
SFUnexpectedBacktrackingDiag "warning"
SFInvalidInputDataAccessInChartInitDiag "warning"
SFNoUnconditionalDefaultTransitionDiag "warning"
SFTransitionOutsideNaturalParentDiag "warning"
SFUnreachableExecutionPathDiag "warning"
SFUndirectedBroadcastEventsDiag "warning"
SFTransitionActionBeforeConditionDiag "warning"
SFOutputUsedAsStateInMooreChartDiag "error"
SFTemporalDelaySmallerThanSampleTimeDiag "warning"
SFSelfTransitionDiag "warning"
SFExecutionAtInitializationDiag "none"
SFMachineParentedDataDiag "warning"
IntegerSaturationMsg "warning"
AllowedUnitSystems "all"
UnitsInconsistencyMsg "warning"
AllowAutomaticUnitConversions on
RCSCRenamedMsg "warning"
RCSCObservableMsg "warning"
ForceCombineOutputUpdateInSim off
UnitDatabase ""
UnderSpecifiedDimensionMsg "none"
DebugExecutionForFMUViaOutOfProcess off
ArithmeticOperatorsInVariantConditions "warning"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 1
Cell "UseOnlyExistingSharedCode"
}
}

Simulink.HardwareCC {
$ObjectID 15
Version "19.1.1"
$ClassName "Simulink.HardwareCC"
DisabledProps []
Description ""
Components []
ProdBitPerChar "8"
ProdBitPerShort "16"
ProdBitPerInt "32"
ProdBitPerLong "32"
ProdBitPerLongLong "64"
ProdBitPerFloat "32"
ProdBitPerDouble "64"
ProdBitPerPointer "32"
ProdBitPerSizeT "32"
ProdBitPerPtrDiffT "32"
ProdLargestAtomicInteger "Char"
ProdLargestAtomicFloat "None"
ProdIntDivRoundTo "Undefined"
ProdEndianess "Unspecified"
ProdWordSize "32"
ProdShiftRightIntArith on
ProdLongLongMode off
ProdHWDeviceType "ASIC/FPGA->ASIC/FPGA"
TargetBitPerChar "8"
TargetBitPerShort "16"
TargetBitPerInt "32"
TargetBitPerLong "32"
TargetBitPerLongLong "64"
TargetBitPerFloat "32"
TargetBitPerDouble "64"
TargetBitPerPointer "32"
TargetBitPerSizeT "32"
TargetBitPerPtrDiffT "32"
TargetLargestAtomicInteger "Char"
TargetLargestAtomicFloat "None"
TargetShiftRightIntArith on
TargetLongLongMode off
TargetIntDivRoundTo "Undefined"
TargetEndianess "Unspecified"
TargetWordSize "32"
TargetPreprocMaxBitsSint "32"
TargetPreprocMaxBitsUint "32"
TargetHWDeviceType "Specified"
TargetUnknown on
ProdEqTarget off
UseEmbeddedCoderFeatures on
UseSimulinkCoderFeatures on
HardwareBoardFeatureSet "EmbeddedCoderHSP"
}

Simulink.ModelReferenceCC {
$ObjectID 16
Version "19.1.1"
$ClassName "Simulink.ModelReferenceCC"
DisabledProps []
Description ""
Components []
UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
EnableRefExpFcnMdlSchedulingChecks on
CheckModelReferenceTargetMessage "error"
EnableParallelModelReferenceBuilds off
ParallelModelReferenceErrorOnInvalidPool on
ParallelModelReferenceMATLABWorkerInit "None"
ModelReferenceNumInstancesAllowed "Multi"
PropagateVarSize "Infer from blocks in model"
ModelDependencies ""
ModelReferencePassRootInputsByReference on
ModelReferenceMinAlgLoopOccurrences off
PropagateSignalLabelsOutOfModel off
SupportModelReferenceSimTargetCustomCode off
}

Simulink.SFSimCC {
$ObjectID 17
Version "19.1.1"
$ClassName "Simulink.SFSimCC"
DisabledProps []
Description ""
Components []
SimCustomSourceCode ""
SimCustomHeaderCode ""
SimCustomInitializer ""
SimCustomTerminator ""
SimReservedNameArray []
SimUserSources ""
SimUserIncludeDirs ""
SimUserLibraries ""
SimUserDefines ""
SimCustomCompilerFlags ""
SimCustomLinkerFlags ""
SFSimEcho on
SimCtrlC on
SimIntegrity on
SimUseLocalCustomCode off
SimParseCustomCode on
SimAnalyzeCustomCode off
SimBuildMode "sf_incremental_build"
SimGenImportedTypeDefs off
ModelFunctionsGlobalVisibility on
CompileTimeRecursionLimit "50"
EnableRuntimeRecursion on
MATLABDynamicMemAlloc on
MATLABDynamicMemAllocThreshold "65536"
CustomCodeFunctionArrayLayout []
DefaultCustomCodeFunctionArrayLayout "NotSpecified"
CustomCodeUndefinedFunction "UseInterfaceOnly"
}

Simulink.RTWCC {
BackupClass "Simulink.RTWCC"
$ObjectID 18
Version "19.1.1"
$ClassName "Simulink.RTWCC"
Description ""
SystemTargetFile "grt.tlc"
HardwareBoard "None"
ShowCustomHardwareApp off
ShowEmbeddedHardwareApp off
TLCOptions ""
GenCodeOnly off
MakeCommand "make_rtw"
GenerateMakefile on
PackageGeneratedCodeAndArtifacts off
PackageName ""
TemplateMakefile "grt_default_tmf"
PostCodeGenCommand ""
GenerateReport off
RTWVerbose on
RetainRTWFile off
RTWBuildHooks []
ProfileTLC off
TLCDebug off
TLCCoverage off
TLCAssert off
RTWUseLocalCustomCode off
RTWUseSimCustomCode off
CustomSourceCode ""
CustomHeaderCode ""
CustomInclude ""
CustomSource ""
CustomLibrary ""
CustomDefine ""
CustomBLASCallback ""
CustomLAPACKCallback ""
CustomFFTCallback ""
CustomInitializer ""
CustomTerminator ""
Toolchain "Automatically locate an installed toolchain"
BuildConfiguration "Faster Builds"
CustomToolchainOptions []
IncludeHyperlinkInReport off
LaunchReport off
PortableWordSizes off
CreateSILPILBlock "None"
CodeExecutionProfiling off
CodeExecutionProfileVariable "executionProfile"
CodeProfilingSaveOptions "SummaryOnly"
CodeProfilingInstrumentation off
SILDebugging off
TargetLang "C"
IncludeBusHierarchyInRTWFileBlockHierarchyMap off
GenerateTraceInfo off
GenerateTraceReport off
GenerateTraceReportSl off
GenerateTraceReportSf off
GenerateTraceReportEml off
GenerateWebview off
GenerateCodeMetricsReport off
GenerateCodeReplacementReport off
GenerateMissedCodeReplacementReport off
RTWCompilerOptimization off
ObjectivePriorities []
RTWCustomCompilerOptimizations ""
CheckMdlBeforeBuild "Off"
SharedConstantsCachingThreshold "1024"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 16
Cell "IncludeHyperlinkInReport"
Cell "GenerateTraceInfo"
Cell "GenerateTraceReport"
Cell "GenerateTraceReportSl"
Cell "GenerateTraceReportSf"
Cell "GenerateTraceReportEml"
Cell "PortableWordSizes"
Cell "GenerateWebview"
Cell "GenerateCodeMetricsReport"
Cell "GenerateCodeReplacementReport"
Cell "GenerateErtSFunction"
Cell "CreateSILPILBlock"
Cell "CodeExecutionProfiling"
Cell "CodeProfilingSaveOptions"
Cell "CodeProfilingInstrumentation"
Cell "GenerateMissedCodeReplacementReport"
}

Array {
PropName "Components"
Type "Handle"
Dimension 2
Object {
$ObjectID 19
Version "19.1.1"
$ClassName "Simulink.CodeAppCC"
Description ""
Components []
Comment ""
ForceParamTrailComments off
GenerateComments on
CommentStyle "Auto"
IgnoreCustomStorageClasses on
IgnoreTestpoints off
MaxIdLength "31"
PreserveName off
PreserveNameWithParent off
ShowEliminatedStatement off
OperatorAnnotations off
SimulinkDataObjDesc off
SFDataObjDesc off
MATLABFcnDesc off
MangleLength "1"
SharedChecksumLength "8"
CustomSymbolStrGlobalVar "$R$N$M"
CustomSymbolStrType "$N$R$M_T"
CustomSymbolStrField "$N$M"
CustomSymbolStrFcn "$R$N$M$F"
CustomSymbolStrModelFcn "$R$N"
CustomSymbolStrFcnArg "rt$I$N$M"
CustomSymbolStrBlkIO "rtb_$N$M"
CustomSymbolStrTmpVar "$N$M"
CustomSymbolStrMacro "$R$N$M"
CustomSymbolStrUtil "$N$C"
CustomSymbolStrEmxType "emxArray_$M$N"
CustomSymbolStrEmxFcn "emx$M$N"
CustomUserTokenString ""
CustomCommentsFcn ""
DefineNamingRule "None"
DefineNamingFcn ""
ParamNamingRule "None"
ParamNamingFcn ""
SignalNamingRule "None"
SignalNamingFcn ""
InsertBlockDesc off
InsertPolySpaceComments off
SimulinkBlockComments on
BlockCommentType "BlockPathComment"
StateflowObjectComments on
MATLABSourceComments off
EnableCustomComments off
InternalIdentifierFile ""
InternalIdentifier "Shortened"
InlinedPrmAccess "Literals"
ReqsInCode off
UseSimReservedNames off
ReservedNameArray []
EnumMemberNameClash "error"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 29
Cell "IgnoreCustomStorageClasses"
Cell "ParameterTuningSideEffectCode"
Cell "IgnoreTestpoints"
Cell "InsertBlockDesc"
Cell "InsertPolySpaceComments"
Cell "SFDataObjDesc"
Cell "MATLABFcnDesc"
Cell "SimulinkDataObjDesc"
Cell "DefineNamingRule"
Cell "SignalNamingRule"
Cell "ParamNamingRule"
Cell "InternalIdentifier"
Cell "InlinedPrmAccess"
Cell "CustomSymbolStr"
Cell "CustomSymbolStrGlobalVar"
Cell "CustomSymbolStrType"
Cell "CustomSymbolStrField"
Cell "CustomSymbolStrFcn"
Cell "CustomSymbolStrFcnArg"
Cell "CustomSymbolStrBlkIO"
Cell "CustomSymbolStrTmpVar"
Cell "CustomSymbolStrMacro"
Cell "CustomSymbolStrUtil"
Cell "ReqsInCode"
Cell "CustomSymbolStrModelFcn"
Cell "CustomUserTokenString"
Cell "BlockCommentType"
Cell "CustomSymbolStrEmxType"
Cell "CustomSymbolStrEmxFcn"
}
}

Object {
BackupClass "Simulink.TargetCC"
$ObjectID 20
Version "19.1.1"
$ClassName "Simulink.GRTTargetCC"
Description ""
Components []
TargetFcnLib "ansi_tfl_table_tmw.mat"
TargetLibSuffix ""
TargetPreCompLibLocation ""
GenFloatMathFcnCalls "NOT IN USE"
TargetLangStandard "C89/C90 (ANSI)"
CodeReplacementLibrary "None"
UtilityFuncGeneration "Auto"
MultiwordTypeDef "System defined"
MultiwordLength "2048"
DynamicStringBufferSize "256"
GenerateFullHeader on
InferredTypesCompatibility off
ExistingSharedCode ""
GenerateSampleERTMain off
GenerateTestInterfaces off
ModelReferenceCompliant on
ParMdlRefBuildCompliant on
CompOptLevelCompliant on
ConcurrentExecutionCompliant on
IncludeMdlTerminateFcn on
GeneratePreprocessorConditionals "Disable all"
CombineOutputUpdateFcns on
CombineSignalStateStructs off
GroupInternalDataByFunction off
SuppressErrorStatus off
IncludeFileDelimiter "Auto"
ERTCustomFileBanners off
SupportAbsoluteTime on
LogVarNameModifier "rt_"
MatFileLogging on
MultiInstanceERTCode off
CodeInterfacePackaging "Nonreusable function"
PurelyIntegerCode off
SupportNonFinite on
SupportComplex on
SupportContinuousTime on
SupportNonInlinedSFcns on
RemoveDisableFunc off
RemoveResetFunc off
SupportVariableSizeSignals off
ParenthesesLevel "Nominal"
CastingMode "Nominal"
PreserveStateflowLocalDataDimensions off
MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
ModelStepFunctionPrototypeControlCompliant off
CPPClassGenCompliant on
AutosarCompliant off
MDXCompliant off
GRTInterface off
GenerateAllocFcn off
UseToolchainInfoCompliant on
GenerateSharedConstants on
CoderGroups []
AccessMethods []
LookupTableObjectStructAxisOrder "1,2,3,4,..."
LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
ArrayLayout "Column-major"
UnsupportedSFcnMsg "error"
ERTHeaderFileRootName "$R$E"
ERTSourceFileRootName "$R$E"
ERTDataFileRootName "$R_data"
UseMalloc off
ExtMode off
ExtModeStaticAlloc off
ExtModeTesting off
ExtModeStaticAllocSize "1000000"
ExtModeTransport "0"
ExtModeMexFile "ext_comm"
ExtModeMexArgs ""
ExtModeIntrfLevel "Level1"
RTWCAPISignals off
RTWCAPIParams off
RTWCAPIStates off
RTWCAPIRootIO off
GenerateASAP2 off
MultiInstanceErrorCode "Error"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 17
Cell "GeneratePreprocessorConditionals"
Cell "IncludeMdlTerminateFcn"
Cell "SuppressErrorStatus"
Cell "ERTCustomFileBanners"
Cell "GenerateSampleERTMain"
Cell "GenerateTestInterfaces"
Cell "ModelStepFunctionPrototypeControlCompliant"
Cell "GenerateAllocFcn"
Cell "PurelyIntegerCode"
Cell "SupportComplex"
Cell "SupportAbsoluteTime"
Cell "SupportContinuousTime"
Cell "SupportNonInlinedSFcns"
Cell "ExistingSharedCode"
Cell "RemoveDisableFunc"
Cell "RemoveResetFunc"
Cell "PreserveStateflowLocalDataDimensions"
}
}
}
}

SlCovCC.ConfigComp {
$ObjectID 21
Version "19.1.1"
$ClassName "SlCovCC.ConfigComp"
DisabledProps []
Description "Simulink Coverage Configuration Component"
Components []
Name "Simulink Coverage"
CovEnable off
CovScope "EntireSystem"
CovIncludeTopModel on
RecordCoverage off
CovPath "/"
CovSaveName "covdata"
CovCompData ""
CovMetricSettings "dw"
CovFilter ""
CovHTMLOptions ""
CovNameIncrementing off
CovHtmlReporting on
CovForceBlockReductionOff on
CovEnableCumulative on
CovSaveCumulativeToWorkspaceVar on
CovSaveSingleToWorkspaceVar on
CovCumulativeVarName "covCumulativeData"
CovCumulativeReport off
CovSaveOutputData on
CovOutputDir "slcov_output/$ModelName$"
CovDataFileName "$ModelName$_cvdata"
CovShowResultsExplorer on
CovReportOnPause on
CovModelRefEnable off
CovModelRefExcluded ""
CovExternalEMLEnable off
CovSFcnEnable on
CovBoundaryAbsTol "1e-05"
CovBoundaryRelTol "0.01"
CovUseTimeInterval off
CovStartTime "0"
CovStopTime "0"
CovMcdcMode "Masking"
}

hdlcoderui.hdlcc {
$ObjectID 22
Version "19.1.1"
$ClassName "hdlcoderui.hdlcc"
DisabledProps []
Description "HDL Coder custom configuration component"
Components []
Name "HDL Coder"
HDLCActiveTab "0"
Array {
PropName "HDLConfigFile"
Type "Cell"
Dimension 1
Cell " "
}
}
}
}
}

System {
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale "1"
ShowPageBoundaries off
ModelBrowserVisibility off
ModelBrowserWidth "200"
ScreenColor "white"
ZoomFactor "100"
PortBlocksUseCompactNotation off
Open off
}

BlockDefaults {
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
NamePlacement "normal"
FontName "Helvetica"
FontSize "10"
FontWeight "normal"
FontAngle "normal"
ShowName on
HideAutomaticName on
BlockRotation "0"
BlockMirror off
}

AnnotationDefaults {
HorizontalAlignment "center"
VerticalAlignment "middle"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "Helvetica"
FontSize "10"
FontWeight "normal"
FontAngle "normal"
MarkupType "model"
UseDisplayTextAsClickCallback off
AnnotationType "note_annotation"
FixedHeight off
FixedWidth off
Interpreter off
}

LineDefaults {
FontName "Helvetica"
FontSize "9"
FontWeight "normal"
FontAngle "normal"
}

MaskDefaults {
SelfModifiable "off"
IconFrame "on"
IconOpaque "opaque"
RunInitForIconRedraw "analyze"
IconRotate "none"
PortRotate "default"
IconUnits "autoscale"
Display ""

}

MaskParameterDefaults {
Evaluate "on"
Tunable "on"
NeverSave "off"
Internal "off"
ReadOnly "off"
Enabled "on"
Visible "on"
ToolTip "on"
Value ""
}

BlockParameterDefaults {
Block {
BlockType "ComplexToRealImag"
Output "Real and imag"
SampleTime "-1"
}

Block {
BlockType "DataTypeConversion"
OutMin []
OutMax []
OutDataTypeStr "Inherit: Inherit via back propagation"
LockScale off
ConvertRealWorld "Real World Value (RWV)"
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}

Block {
BlockType "Delay"
DelayLengthSource "Dialog"
DelayLength "2"
DelayLengthUpperLimit "100"
InitialConditionSource "Dialog"
InitialCondition "0.0"
ExternalReset "None"
ShowEnablePort off
PreventDirectFeedthrough off
DiagnosticForDelayLength "None"
RemoveDelayLengthCheckInGeneratedCode off
InputProcessing "Elements as channels (sample based)"
UseCircularBuffer off
SampleTime "-1"
StateMustResolveToSignalObject off
CodeGenStateStorageClass "Auto"
}

Block {
BlockType "Inport"
Port "1"
OutputFunctionCall off
OutMin []
OutMax []
OutDataTypeStr "Inherit: auto"
LockScale off
BusOutputAsStruct off
Unit "inherit"
PortDimensions "-1"
VarSizeSig "Inherit"
SampleTime "-1"
SignalType "auto"
SamplingMode "auto"
LatchByDelayingOutsideSignal off
LatchInputForFeedbackSignals off
Interpolate on
}

Block {
BlockType "Outport"
Port "1"
OutMin []
OutMax []
OutDataTypeStr "Inherit: auto"
LockScale off
BusOutputAsStruct off
Unit "inherit"
PortDimensions "-1"
VarSizeSig "Inherit"
SampleTime "-1"
SignalType "auto"
SamplingMode "auto"
EnsureOutportIsVirtual off
SourceOfInitialOutputValue "Dialog"
OutputWhenDisabled "held"
InitialOutput []
MustResolveToSignalObject off
OutputWhenUnConnected off
OutputWhenUnconnectedValue "0"
VectorParamsAs1DForOutWhenUnconnected on
}

Block {
BlockType "Product"
Inputs "2"
Multiplication "Element-wise(.*)"
CollapseMode "All dimensions"
CollapseDim "1"
InputSameDT on
OutMin []
OutMax []
OutDataTypeStr "Inherit: Same as first input"
LockScale off
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}

Block {
BlockType "RealImagToComplex"
Input "Real and imag"
ConstantPart "0"
SampleTime "-1"
}

Block {
BlockType "Scope"
DefaultConfigurationName "Simulink.scopes.TimeScopeBlockCfg"
}

Block {
BlockType "SubSystem"
ShowPortLabels "FromPortIcon"
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
PropExecContextOutsideSubsystem off
ScheduleAs "Sample time"
SystemSampleTime "-1"
RTWSystemCode "Auto"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
FunctionInterfaceSpec "void_void"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
DataTypeOverrideAppliesTo "AllNumericTypes"
MinMaxOverflowLogging "UseLocalSettings"
Opaque off
MaskHideContents off
SFBlockType "NONE"
VariantControlMode "Expression"
Variant off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
TreatAsGroupedWhenPropagatingVariantConditions on
ContentPreviewEnabled off
IsWebBlock off
IsObserver off
Latency "0"
AutoFrameSizeCalculation off
IsWebBlockPanel off
}

Block {
BlockType "Sum"
IconShape "rectangular"
Inputs "++"
CollapseMode "All dimensions"
CollapseDim "1"
InputSameDT on
AccumDataTypeStr "Inherit: Inherit via internal rule"
OutMin []
OutMax []
OutDataTypeStr "Inherit: Same as first input"
LockScale off
RndMeth "Floor"
SaturateOnIntegerOverflow on
SampleTime "-1"
}

Block {
BlockType "UniformRandomNumber"
Minimum "-1"
Maximum "1"
Seed "0"
SampleTime "-1"
VectorParams1D on
}
}
}

