$date
	Mon Mar 19 19:03:49 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! I $end
$var reg 1 " en $end
$var reg 1 # s0 $end
$var reg 1 $ s1 $end
$var reg 1 % y0 $end
$var reg 1 & y1 $end
$var reg 1 ' y2 $end
$var reg 1 ( y3 $end
$scope module f1 $end
$var wire 1 ) en $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 1 , y0 $end
$var wire 1 - y1 $end
$var wire 1 . y2 $end
$var wire 1 / y3 $end
$var reg 1 0 I $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1#
1+
1(
1/
#2
0#
0+
1$
1*
0(
0/
1'
1.
#3
1#
1+
1(
1/
#4
0#
0+
0$
0*
0(
0/
0'
0.
1&
1-
#5
1#
1+
1(
1/
#6
0#
0+
1$
1*
0(
0/
1'
1.
#7
1#
1+
1(
1/
#8
10
1!
0#
0+
0$
0*
1"
1)
0(
0/
0'
0.
0&
0-
1%
1,
#9
1#
1+
1(
1/
#10
0#
0+
1$
1*
0(
0/
1'
1.
#11
1#
1+
1(
1/
#12
0#
0+
0$
0*
0(
0/
0'
0.
1&
1-
#13
1#
1+
1(
1/
#14
0#
0+
1$
1*
0(
0/
1'
1.
#15
1#
1+
1(
1/
