T_1 F_1 ( T_2 * V_1 )\r\n{\r\nT_3 V_2 ;\r\nT_3 V_3 ;\r\nT_3 V_4 ;\r\nT_1 V_5 ;\r\nF_2 ( V_6 ) ;\r\nif ( * V_1 ) {\r\nF_3 ( ( V_7 ,\r\nL_1 , * V_1 ) ) ;\r\nF_4 ( V_8 ) ;\r\n}\r\nV_5 = F_5 ( V_9 ) ;\r\nif ( F_6 ( V_5 ) ) {\r\nF_4 ( V_5 ) ;\r\n}\r\nfor ( V_2 = 0 , V_3 = V_10 ;\r\nV_2 < ( V_11 + 1 ) ; V_2 ++ , V_3 ++ ) {\r\nif ( V_3 >= V_11 ) {\r\nV_3 = 0 ;\r\n}\r\nfor ( V_4 = V_12 ; V_4 < 32 ; V_4 ++ ) {\r\nif ( V_13 [ V_3 ] == V_14 ) {\r\nbreak;\r\n}\r\nif ( ! ( V_13 [ V_3 ] & ( ( T_3 ) 1 << V_4 ) ) ) {\r\nV_13 [ V_3 ] |= ( ( T_3 ) 1 << V_4 ) ;\r\nV_10 = ( V_15 ) V_3 ;\r\nV_12 = ( V_15 ) ( V_4 + 1 ) ;\r\n* V_1 =\r\n( T_2 ) ( ( V_4 + 1 ) + F_7 ( V_3 ) ) ;\r\nF_8 ( ( V_16 ,\r\nL_2 ,\r\n( unsigned int ) * V_1 ) ) ;\r\ngoto exit;\r\n}\r\n}\r\nV_12 = 0 ;\r\n}\r\nV_5 = V_17 ;\r\nF_3 ( ( V_7 ,\r\nL_3 ) ) ;\r\nexit:\r\n( void ) F_9 ( V_9 ) ;\r\nF_4 ( V_5 ) ;\r\n}\r\nvoid F_10 ( T_2 * V_18 )\r\n{\r\nT_2 V_1 = * V_18 ;\r\nT_1 V_5 ;\r\nT_3 V_19 ;\r\nT_3 V_20 ;\r\nF_11 ( V_21 , V_1 ) ;\r\n* V_18 = 0 ;\r\nif ( V_1 == 0 ) {\r\nF_3 ( ( V_7 , L_4 , V_1 ) ) ;\r\nV_22 ;\r\n}\r\nV_5 = F_5 ( V_9 ) ;\r\nif ( F_6 ( V_5 ) ) {\r\nV_22 ;\r\n}\r\nV_1 -- ;\r\nV_19 = F_12 ( V_1 ) ;\r\nV_20 = ( T_3 ) 1 << F_13 ( V_1 ) ;\r\nif ( V_13 [ V_19 ] & V_20 ) {\r\nV_13 [ V_19 ] ^= V_20 ;\r\n} else {\r\nF_3 ( ( V_7 ,\r\nL_5 ,\r\nV_1 + 1 ) ) ;\r\n}\r\n( void ) F_9 ( V_9 ) ;\r\nV_22 ;\r\n}
