Reading netlist file: "C:\Users\rmk\Documents\NLS\FPGA\GowinSemi\SW\Projects\gw5a_adc_mode0\impl\gwsynthesis\gw5a_adc_mode0.vg"
Parsing netlist file "C:\Users\rmk\Documents\NLS\FPGA\GowinSemi\SW\Projects\gw5a_adc_mode0\impl\gwsynthesis\gw5a_adc_mode0.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\rmk\Documents\NLS\FPGA\GowinSemi\SW\Projects\gw5a_adc_mode0\src\gw5a_adc_mode0.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Generate file "C:\Users\rmk\Documents\NLS\FPGA\GowinSemi\SW\Projects\gw5a_adc_mode0\impl\pnr\gw5a_adc_mode0.pin.html" completed
Generate file "C:\Users\rmk\Documents\NLS\FPGA\GowinSemi\SW\Projects\gw5a_adc_mode0\impl\pnr\gw5a_adc_mode0.rpt.html" completed
Generate file "C:\Users\rmk\Documents\NLS\FPGA\GowinSemi\SW\Projects\gw5a_adc_mode0\impl\pnr\gw5a_adc_mode0.rpt.txt" completed
Generate file "C:\Users\rmk\Documents\NLS\FPGA\GowinSemi\SW\Projects\gw5a_adc_mode0\impl\pnr\gw5a_adc_mode0.tr.html" completed
Thu Jun 20 08:31:14 2024

