

================================================================
== Vitis HLS Report for 'Layer_norm'
================================================================
* Date:           Sat Sep  2 22:24:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47273|    47273|  0.473 ms|  0.473 ms|  47273|  47273|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123  |Layer_norm_Pipeline_VITIS_LOOP_269_1  |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129  |Layer_norm_Pipeline_VITIS_LOOP_273_2  |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_Layer_norm_Pipeline_l_j10_fu_135             |Layer_norm_Pipeline_l_j10             |     3103|     3103|  31.030 us|  31.030 us|  3103|  3103|       no|
        |grp_Layer_norm_Pipeline_l_j11_fu_148             |Layer_norm_Pipeline_l_j11             |      801|      801|   8.010 us|   8.010 us|   801|   801|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mean_var_i7  |    37284|    37284|      3107|          -|          -|    12|        no|
        |- l_norm_i8      |     9972|     9972|       831|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1030|    665|    -|
|Memory           |        0|    -|      96|     18|    0|
|Multiplexer      |        -|    -|       -|    537|    -|
|Register         |        -|    -|     324|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1450|   1300|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123  |Layer_norm_Pipeline_VITIS_LOOP_269_1  |        0|   0|    6|   49|    0|
    |grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129  |Layer_norm_Pipeline_VITIS_LOOP_273_2  |        0|   0|    6|   49|    0|
    |grp_Layer_norm_Pipeline_l_j10_fu_135             |Layer_norm_Pipeline_l_j10             |        0|   0|  493|  392|    0|
    |grp_Layer_norm_Pipeline_l_j11_fu_148             |Layer_norm_Pipeline_l_j11             |        0|   0|  525|  175|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   0| 1030|  665|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mean_U   |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  32|   6|    0|    12|   32|     1|          384|
    |mean2_U  |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  32|   6|    0|    12|   32|     1|          384|
    |var_U    |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  32|   6|    0|    12|   32|     1|          384|
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                                         |        0|  96|  18|    0|    36|   96|     3|         1152|
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln277_fu_200_p2              |         +|   0|  0|  13|           4|           1|
    |add_ln302_fu_256_p2              |         +|   0|  0|  13|           4|           1|
    |sub_ln280_fu_240_p2              |         -|   0|  0|  17|          14|          14|
    |sub_ln306_fu_291_p2              |         -|   0|  0|  17|          14|          14|
    |icmp_ln277_fu_194_p2             |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln302_fu_250_p2             |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  80|          45|          39|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  164|         37|    1|         37|
    |grp_fu_391_ce      |   14|          3|    1|          3|
    |grp_fu_391_opcode  |   14|          3|    2|          6|
    |grp_fu_391_p0      |   14|          3|   32|         96|
    |grp_fu_391_p1      |   14|          3|   32|         96|
    |grp_fu_395_ce      |   14|          3|    1|          3|
    |grp_fu_395_p0      |   14|          3|   32|         96|
    |grp_fu_395_p1      |   14|          3|   32|         96|
    |grp_fu_399_ce      |   14|          3|    1|          3|
    |grp_fu_399_p0      |   14|          3|   32|         96|
    |grp_fu_399_p1      |   14|          3|   32|         96|
    |grp_fu_403_ce      |    9|          2|    1|          2|
    |i7_fu_60           |    9|          2|    4|          8|
    |i8_fu_76           |    9|          2|    4|          8|
    |mean2_address0     |   20|          4|    4|         16|
    |mean2_ce0          |   20|          4|    1|          4|
    |mean2_d0           |   14|          3|   32|         96|
    |mean2_we0          |   14|          3|    1|          3|
    |mean_address0      |   25|          5|    4|         20|
    |mean_ce0           |   20|          4|    1|          4|
    |mean_d0            |   14|          3|   32|         96|
    |mean_we0           |   14|          3|    1|          3|
    |v124_address0      |   14|          3|   14|         42|
    |v124_ce0           |   14|          3|    1|          3|
    |var_address0       |   14|          3|    4|         12|
    |var_ce0            |   14|          3|    1|          3|
    |var_we0            |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  537|        116|  304|        950|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add4_reg_371                                                  |  64|   0|   64|          0|
    |ap_CS_fsm                                                     |  36|   0|   36|          0|
    |conv_reg_366                                                  |  64|   0|   64|          0|
    |grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |grp_Layer_norm_Pipeline_l_j10_fu_135_ap_start_reg             |   1|   0|    1|          0|
    |grp_Layer_norm_Pipeline_l_j11_fu_148_ap_start_reg             |   1|   0|    1|          0|
    |i7_2_reg_305                                                  |   4|   0|    4|          0|
    |i7_fu_60                                                      |   4|   0|    4|          0|
    |i8_2_reg_342                                                  |   4|   0|    4|          0|
    |i8_fu_76                                                      |   4|   0|    4|          0|
    |mean2_load_reg_332                                            |  32|   0|   32|          0|
    |reg_180                                                       |  32|   0|   32|          0|
    |sub_ln280_reg_337                                             |   6|   0|   14|          8|
    |sub_ln306_reg_386                                             |   6|   0|   14|          8|
    |v2_reg_381                                                    |  32|   0|   32|          0|
    |v_reg_376                                                     |  32|   0|   32|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 324|   0|  340|         16|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_702_p_din0    |  out|   64|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_702_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_702_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_705_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_705_p_dout0   |   in|   64|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_705_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_708_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_708_p_din1    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_708_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_708_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_712_p_din0    |  out|   64|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_712_p_din1    |  out|   64|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_712_p_opcode  |  out|    2|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_712_p_dout0   |   in|   64|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_712_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_690_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_690_p_din1    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_690_p_opcode  |  out|    2|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_690_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_690_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_694_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_694_p_din1    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_694_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_694_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_698_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_698_p_din1    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_698_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_698_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_716_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_716_p_din1    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_716_p_opcode  |  out|    2|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_716_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_716_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|v124_address0        |  out|   14|   ap_memory|          v124|         array|
|v124_ce0             |  out|    1|   ap_memory|          v124|         array|
|v124_q0              |   in|   32|   ap_memory|          v124|         array|
|v233_address0        |  out|   10|   ap_memory|          v233|         array|
|v233_ce0             |  out|    1|   ap_memory|          v233|         array|
|v233_q0              |   in|   32|   ap_memory|          v233|         array|
|v234_address0        |  out|   10|   ap_memory|          v234|         array|
|v234_ce0             |  out|    1|   ap_memory|          v234|         array|
|v234_q0              |   in|   32|   ap_memory|          v234|         array|
|v127_address0        |  out|   14|   ap_memory|          v127|         array|
|v127_ce0             |  out|    1|   ap_memory|          v127|         array|
|v127_we0             |  out|    1|   ap_memory|          v127|         array|
|v127_d0              |  out|   32|   ap_memory|          v127|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i7 = alloca i32 1"   --->   Operation 37 'alloca' 'i7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%mean = alloca i64 1" [kernel.cpp:268]   --->   Operation 38 'alloca' 'mean' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%mean2 = alloca i64 1" [kernel.cpp:272]   --->   Operation 39 'alloca' 'mean2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%var = alloca i64 1" [kernel.cpp:276]   --->   Operation 40 'alloca' 'var' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_269_1, i32 %mean"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_273_2, i32 %mean2"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln277 = store i4 0, i4 %i7" [kernel.cpp:277]   --->   Operation 43 'store' 'store_ln277' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v234, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v233, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_269_1, i32 %mean"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_273_2, i32 %mean2"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln277 = br void %l_j10" [kernel.cpp:277]   --->   Operation 48 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%i7_2 = load i4 %i7" [kernel.cpp:277]   --->   Operation 49 'load' 'i7_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln277 = icmp_eq  i4 %i7_2, i4 12" [kernel.cpp:277]   --->   Operation 50 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln277 = add i4 %i7_2, i4 1" [kernel.cpp:277]   --->   Operation 52 'add' 'add_ln277' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %l_j10.split, void %l_j11.preheader" [kernel.cpp:277]   --->   Operation 53 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i4 %i7_2" [kernel.cpp:277]   --->   Operation 54 'zext' 'zext_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln277" [kernel.cpp:277]   --->   Operation 55 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln277" [kernel.cpp:277]   --->   Operation 56 'getelementptr' 'mean2_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%mean_load = load i4 %mean_addr" [kernel.cpp:281]   --->   Operation 57 'load' 'mean_load' <Predicate = (!icmp_ln277)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 58 [2/2] (2.32ns)   --->   "%mean2_load = load i4 %mean2_addr" [kernel.cpp:286]   --->   Operation 58 'load' 'mean2_load' <Predicate = (!icmp_ln277)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln277 = store i4 %add_ln277, i4 %i7" [kernel.cpp:277]   --->   Operation 59 'store' 'store_ln277' <Predicate = (!icmp_ln277)> <Delay = 1.58>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%i8 = alloca i32 1"   --->   Operation 60 'alloca' 'i8' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln302 = store i4 0, i4 %i8" [kernel.cpp:302]   --->   Operation 61 'store' 'store_ln302' <Predicate = (icmp_ln277)> <Delay = 1.58>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln302 = br void %l_j11" [kernel.cpp:302]   --->   Operation 62 'br' 'br_ln302' <Predicate = (icmp_ln277)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 63 [1/2] (2.32ns)   --->   "%mean_load = load i4 %mean_addr" [kernel.cpp:281]   --->   Operation 63 'load' 'mean_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 64 [1/2] (2.32ns)   --->   "%mean2_load = load i4 %mean2_addr" [kernel.cpp:286]   --->   Operation 64 'load' 'mean2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i7_2, i10 0" [kernel.cpp:280]   --->   Operation 65 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i7_2, i8 0" [kernel.cpp:280]   --->   Operation 66 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i12 %tmp_s" [kernel.cpp:280]   --->   Operation 67 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.81ns)   --->   "%sub_ln280 = sub i14 %tmp, i14 %zext_ln280" [kernel.cpp:280]   --->   Operation 68 'sub' 'sub_ln280' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [2/2] (5.06ns)   --->   "%call_ln286 = call void @Layer_norm_Pipeline_l_j10, i32 %mean2_load, i32 %mean_load, i32 %var, i4 %i7_2, i32 %mean2, i32 %mean, i14 %sub_ln280, i32 %v124" [kernel.cpp:286]   --->   Operation 69 'call' 'call_ln286' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [kernel.cpp:277]   --->   Operation 70 'specloopname' 'specloopname_ln277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln286 = call void @Layer_norm_Pipeline_l_j10, i32 %mean2_load, i32 %mean_load, i32 %var, i4 %i7_2, i32 %mean2, i32 %mean, i14 %sub_ln280, i32 %v124" [kernel.cpp:286]   --->   Operation 71 'call' 'call_ln286' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln277 = br void %l_j10" [kernel.cpp:277]   --->   Operation 72 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.32>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%i8_2 = load i4 %i8" [kernel.cpp:302]   --->   Operation 73 'load' 'i8_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln302 = icmp_eq  i4 %i8_2, i4 12" [kernel.cpp:302]   --->   Operation 74 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_380 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 75 'speclooptripcount' 'empty_380' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln302 = add i4 %i8_2, i4 1" [kernel.cpp:302]   --->   Operation 76 'add' 'add_ln302' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln302, void %l_j11.split, void %for.end96" [kernel.cpp:302]   --->   Operation 77 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i4 %i8_2" [kernel.cpp:302]   --->   Operation 78 'zext' 'zext_ln302' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%mean_addr_2 = getelementptr i32 %mean, i64 0, i64 %zext_ln302" [kernel.cpp:302]   --->   Operation 79 'getelementptr' 'mean_addr_2' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%var_addr = getelementptr i32 %var, i64 0, i64 %zext_ln302" [kernel.cpp:302]   --->   Operation 80 'getelementptr' 'var_addr' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (2.32ns)   --->   "%mean_load_2 = load i4 %mean_addr_2" [kernel.cpp:302]   --->   Operation 81 'load' 'mean_load_2' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 82 [2/2] (2.32ns)   --->   "%var_load = load i4 %var_addr" [kernel.cpp:302]   --->   Operation 82 'load' 'var_load' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln302 = store i4 %add_ln302, i4 %i8" [kernel.cpp:302]   --->   Operation 83 'store' 'store_ln302' <Predicate = (!icmp_ln302)> <Delay = 1.58>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln319 = ret" [kernel.cpp:319]   --->   Operation 84 'ret' 'ret_ln319' <Predicate = (icmp_ln302)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.75>
ST_8 : Operation 85 [1/2] (2.32ns)   --->   "%mean_load_2 = load i4 %mean_addr_2" [kernel.cpp:302]   --->   Operation 85 'load' 'mean_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 86 [1/2] (2.32ns)   --->   "%var_load = load i4 %var_addr" [kernel.cpp:302]   --->   Operation 86 'load' 'var_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 87 [2/2] (4.43ns)   --->   "%conv = fpext i32 %var_load" [kernel.cpp:302]   --->   Operation 87 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 5> <Delay = 4.43>
ST_9 : Operation 88 [1/2] (4.43ns)   --->   "%conv = fpext i32 %var_load" [kernel.cpp:302]   --->   Operation 88 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 6> <Delay = 7.29>
ST_10 : Operation 89 [7/7] (7.29ns)   --->   "%add4 = dadd i64 %conv, i64 1e-05" [kernel.cpp:302]   --->   Operation 89 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 7.29>
ST_11 : Operation 90 [6/7] (7.29ns)   --->   "%add4 = dadd i64 %conv, i64 1e-05" [kernel.cpp:302]   --->   Operation 90 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 7.29>
ST_12 : Operation 91 [5/7] (7.29ns)   --->   "%add4 = dadd i64 %conv, i64 1e-05" [kernel.cpp:302]   --->   Operation 91 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 7.29>
ST_13 : Operation 92 [4/7] (7.29ns)   --->   "%add4 = dadd i64 %conv, i64 1e-05" [kernel.cpp:302]   --->   Operation 92 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 7.29>
ST_14 : Operation 93 [3/7] (7.29ns)   --->   "%add4 = dadd i64 %conv, i64 1e-05" [kernel.cpp:302]   --->   Operation 93 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 7.29>
ST_15 : Operation 94 [2/7] (7.29ns)   --->   "%add4 = dadd i64 %conv, i64 1e-05" [kernel.cpp:302]   --->   Operation 94 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 7.29>
ST_16 : Operation 95 [1/7] (7.29ns)   --->   "%add4 = dadd i64 %conv, i64 1e-05" [kernel.cpp:302]   --->   Operation 95 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 5.20>
ST_17 : Operation 96 [2/2] (5.20ns)   --->   "%v = fptrunc i64 %add4" [kernel.cpp:302]   --->   Operation 96 'fptrunc' 'v' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 14> <Delay = 5.20>
ST_18 : Operation 97 [1/2] (5.20ns)   --->   "%v = fptrunc i64 %add4" [kernel.cpp:302]   --->   Operation 97 'fptrunc' 'v' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 15> <Delay = 6.23>
ST_19 : Operation 98 [16/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 98 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 16> <Delay = 6.23>
ST_20 : Operation 99 [15/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 99 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 17> <Delay = 6.23>
ST_21 : Operation 100 [14/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 100 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 18> <Delay = 6.23>
ST_22 : Operation 101 [13/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 101 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 19> <Delay = 6.23>
ST_23 : Operation 102 [12/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 102 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 20> <Delay = 6.23>
ST_24 : Operation 103 [11/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 103 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 21> <Delay = 6.23>
ST_25 : Operation 104 [10/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 104 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 22> <Delay = 6.23>
ST_26 : Operation 105 [9/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 105 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 23> <Delay = 6.23>
ST_27 : Operation 106 [8/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 106 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 24> <Delay = 6.23>
ST_28 : Operation 107 [7/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 107 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 25> <Delay = 6.23>
ST_29 : Operation 108 [6/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 108 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 26> <Delay = 6.23>
ST_30 : Operation 109 [5/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 109 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 27> <Delay = 6.23>
ST_31 : Operation 110 [4/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 110 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 28> <Delay = 6.23>
ST_32 : Operation 111 [3/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 111 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 29> <Delay = 6.23>
ST_33 : Operation 112 [2/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 112 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 30> <Delay = 6.23>
ST_34 : Operation 113 [1/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 113 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 31> <Delay = 6.87>
ST_35 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i8_2, i10 0" [kernel.cpp:306]   --->   Operation 114 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i8_2, i8 0" [kernel.cpp:306]   --->   Operation 115 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i12 %tmp_36" [kernel.cpp:306]   --->   Operation 116 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 117 [1/1] (1.81ns)   --->   "%sub_ln306 = sub i14 %tmp_35, i14 %zext_ln306" [kernel.cpp:306]   --->   Operation 117 'sub' 'sub_ln306' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 118 [2/2] (5.06ns)   --->   "%call_ln306 = call void @Layer_norm_Pipeline_l_j11, i14 %sub_ln306, i32 %v124, i32 %v127, i32 %v233, i32 %mean_load_2, i32 %v2, i32 %v234" [kernel.cpp:306]   --->   Operation 118 'call' 'call_ln306' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 32> <Delay = 0.00>
ST_36 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [kernel.cpp:302]   --->   Operation 119 'specloopname' 'specloopname_ln302' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln306 = call void @Layer_norm_Pipeline_l_j11, i14 %sub_ln306, i32 %v124, i32 %v127, i32 %v233, i32 %mean_load_2, i32 %v2, i32 %v234" [kernel.cpp:306]   --->   Operation 120 'call' 'call_ln306' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln302 = br void %l_j11" [kernel.cpp:302]   --->   Operation 121 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v124]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v233]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v234]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v127]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i7                 (alloca           ) [ 0111111000000000000000000000000000000]
mean               (alloca           ) [ 0011111111111111111111111111111111111]
mean2              (alloca           ) [ 0011111000000000000000000000000000000]
var                (alloca           ) [ 0011111111111111111111111111111111111]
store_ln277        (store            ) [ 0000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000]
call_ln0           (call             ) [ 0000000000000000000000000000000000000]
call_ln0           (call             ) [ 0000000000000000000000000000000000000]
br_ln277           (br               ) [ 0000000000000000000000000000000000000]
i7_2               (load             ) [ 0000111000000000000000000000000000000]
icmp_ln277         (icmp             ) [ 0001111000000000000000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000000000000000000000]
add_ln277          (add              ) [ 0000000000000000000000000000000000000]
br_ln277           (br               ) [ 0000000000000000000000000000000000000]
zext_ln277         (zext             ) [ 0000000000000000000000000000000000000]
mean_addr          (getelementptr    ) [ 0000100000000000000000000000000000000]
mean2_addr         (getelementptr    ) [ 0000100000000000000000000000000000000]
store_ln277        (store            ) [ 0000000000000000000000000000000000000]
i8                 (alloca           ) [ 0001111111111111111111111111111111111]
store_ln302        (store            ) [ 0000000000000000000000000000000000000]
br_ln302           (br               ) [ 0000000000000000000000000000000000000]
mean_load          (load             ) [ 0000011000000000000000000000000000000]
mean2_load         (load             ) [ 0000011000000000000000000000000000000]
tmp                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_s              (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln280         (zext             ) [ 0000000000000000000000000000000000000]
sub_ln280          (sub              ) [ 0000001000000000000000000000000000000]
specloopname_ln277 (specloopname     ) [ 0000000000000000000000000000000000000]
call_ln286         (call             ) [ 0000000000000000000000000000000000000]
br_ln277           (br               ) [ 0000000000000000000000000000000000000]
i8_2               (load             ) [ 0000000011111111111111111111111111110]
icmp_ln302         (icmp             ) [ 0000000111111111111111111111111111111]
empty_380          (speclooptripcount) [ 0000000000000000000000000000000000000]
add_ln302          (add              ) [ 0000000000000000000000000000000000000]
br_ln302           (br               ) [ 0000000000000000000000000000000000000]
zext_ln302         (zext             ) [ 0000000000000000000000000000000000000]
mean_addr_2        (getelementptr    ) [ 0000000010000000000000000000000000000]
var_addr           (getelementptr    ) [ 0000000010000000000000000000000000000]
store_ln302        (store            ) [ 0000000000000000000000000000000000000]
ret_ln319          (ret              ) [ 0000000000000000000000000000000000000]
mean_load_2        (load             ) [ 0000000001111111111111111111111111111]
var_load           (load             ) [ 0000000001000000000000000000000000000]
conv               (fpext            ) [ 0000000000111111100000000000000000000]
add4               (dadd             ) [ 0000000000000000011000000000000000000]
v                  (fptrunc          ) [ 0000000000000000000111111111111111100]
v2                 (fsqrt            ) [ 0000000000000000000000000000000000011]
tmp_35             (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_36             (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln306         (zext             ) [ 0000000000000000000000000000000000000]
sub_ln306          (sub              ) [ 0000000000000000000000000000000000001]
specloopname_ln302 (specloopname     ) [ 0000000000000000000000000000000000000]
call_ln306         (call             ) [ 0000000000000000000000000000000000000]
br_ln302           (br               ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v124">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v124"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v233">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v233"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v234">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v234"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v127">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v127"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm_Pipeline_VITIS_LOOP_269_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm_Pipeline_VITIS_LOOP_273_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm_Pipeline_l_j10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm_Pipeline_l_j11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i7_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i7/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mean_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mean2_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="var_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="var/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i8_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i8/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="mean_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mean2_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean2_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mean_load/3 mean_load_2/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mean2_load/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mean_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr_2/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="var_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="var_addr/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_load/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_Layer_norm_Pipeline_l_j10_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="0" index="2" bw="32" slack="1"/>
<pin id="139" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="4" bw="4" slack="2"/>
<pin id="141" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="7" bw="14" slack="0"/>
<pin id="144" dir="0" index="8" bw="32" slack="0"/>
<pin id="145" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln286/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_Layer_norm_Pipeline_l_j11_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="14" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="32" slack="0"/>
<pin id="153" dir="0" index="4" bw="32" slack="0"/>
<pin id="154" dir="0" index="5" bw="32" slack="27"/>
<pin id="155" dir="0" index="6" bw="32" slack="1"/>
<pin id="156" dir="0" index="7" bw="32" slack="0"/>
<pin id="157" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln306/35 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="v/17 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="v2/19 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add4/10 "/>
</bind>
</comp>

<comp id="180" class="1005" name="reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean_load mean_load_2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln277_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i7_2_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="2"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i7_2/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln277_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln277_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln277/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln277_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln277_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="2"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln302_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="2"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="2"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln280_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sub_ln280_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln280/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="i8_2_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="1"/>
<pin id="249" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i8_2/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln302_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln302_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln302/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln302_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln302/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln302_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="1"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_35_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="14" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="28"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/35 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_36_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="28"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/35 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln306_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="0"/>
<pin id="289" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306/35 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sub_ln306_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln306/35 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i7_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i7 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i7_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="2"/>
<pin id="307" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i7_2 "/>
</bind>
</comp>

<comp id="315" class="1005" name="mean_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="mean2_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mean2_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="i8_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i8 "/>
</bind>
</comp>

<comp id="332" class="1005" name="mean2_load_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean2_load "/>
</bind>
</comp>

<comp id="337" class="1005" name="sub_ln280_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="1"/>
<pin id="339" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln280 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i8_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="28"/>
<pin id="344" dir="1" index="1" bw="4" slack="28"/>
</pin_list>
<bind>
<opset="i8_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="mean_addr_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr_2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="var_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="1"/>
<pin id="358" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="var_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="var_load_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var_load "/>
</bind>
</comp>

<comp id="366" class="1005" name="conv_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="371" class="1005" name="add4_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add4 "/>
</bind>
</comp>

<comp id="376" class="1005" name="v_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="381" class="1005" name="v2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="sub_ln306_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="14" slack="1"/>
<pin id="388" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln306 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="394" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="v137/3 v141/8 v149/29 v155/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="398" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v139/3 v148/24 v156/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="402" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v143/8 v145/13 v160/12 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="406" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v162/28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="80" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="86" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="64" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="68" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="135" pin=8"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="169"><net_src comp="117" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="92" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="191" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="216"><net_src comp="200" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="222" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="2"/><net_sink comp="135" pin=7"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="247" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="272"><net_src comp="256" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="273" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="291" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="301"><net_src comp="60" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="308"><net_src comp="191" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="318"><net_src comp="80" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="323"><net_src comp="86" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="328"><net_src comp="76" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="335"><net_src comp="98" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="340"><net_src comp="240" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="135" pin=7"/></net>

<net id="345"><net_src comp="247" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="354"><net_src comp="104" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="359"><net_src comp="110" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="364"><net_src comp="117" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="369"><net_src comp="166" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="374"><net_src comp="175" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="379"><net_src comp="163" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="384"><net_src comp="170" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="389"><net_src comp="291" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="148" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v233 | {}
	Port: v234 | {}
	Port: v127 | {35 36 }
 - Input state : 
	Port: Layer_norm : v124 | {5 6 35 36 }
	Port: Layer_norm : v233 | {35 36 }
	Port: Layer_norm : v234 | {35 36 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln277 : 1
	State 2
	State 3
		icmp_ln277 : 1
		add_ln277 : 1
		br_ln277 : 2
		zext_ln277 : 1
		mean_addr : 2
		mean2_addr : 2
		mean_load : 3
		mean2_load : 3
		store_ln277 : 2
		store_ln302 : 1
	State 4
	State 5
		zext_ln280 : 1
		sub_ln280 : 2
		call_ln286 : 3
	State 6
	State 7
		icmp_ln302 : 1
		add_ln302 : 1
		br_ln302 : 2
		zext_ln302 : 1
		mean_addr_2 : 2
		var_addr : 2
		mean_load_2 : 3
		var_load : 3
		store_ln302 : 2
	State 8
		conv : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		zext_ln306 : 1
		sub_ln306 : 2
		call_ln306 : 3
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          | grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123 |    0    |    0    |    4    |    22   |
|   call   | grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129 |    0    |    0    |    4    |    22   |
|          |       grp_Layer_norm_Pipeline_l_j10_fu_135      |    5    | 10.0052 |   826   |   838   |
|          |       grp_Layer_norm_Pipeline_l_j11_fu_148      |    7    |   7.94  |   1088  |   1187  |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                    grp_fu_175                   |    3    |    0    |   630   |   1141  |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_391                   |    2    |    0    |   205   |   390   |
|          |                    grp_fu_403                   |    2    |    0    |   205   |   390   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                    grp_fu_395                   |    3    |    0    |   143   |   321   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    sub   |                 sub_ln280_fu_240                |    0    |    0    |    0    |    17   |
|          |                 sub_ln306_fu_291                |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    add   |                 add_ln277_fu_200                |    0    |    0    |    0    |    13   |
|          |                 add_ln302_fu_256                |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln277_fu_194                |    0    |    0    |    0    |    9    |
|          |                icmp_ln302_fu_250                |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  fptrunc |                    grp_fu_163                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fpext  |                    grp_fu_166                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fsqrt  |                    grp_fu_170                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln277_fu_206                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln280_fu_236                |    0    |    0    |    0    |    0    |
|          |                zext_ln302_fu_262                |    0    |    0    |    0    |    0    |
|          |                zext_ln306_fu_287                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    tmp_fu_222                   |    0    |    0    |    0    |    0    |
|bitconcatenate|                   tmp_s_fu_229                  |    0    |    0    |    0    |    0    |
|          |                  tmp_35_fu_273                  |    0    |    0    |    0    |    0    |
|          |                  tmp_36_fu_280                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                    grp_fu_399                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    22   | 17.9452 |   3105  |   4389  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
| mean|    0   |   32   |    6   |    0   |
|mean2|    0   |   32   |    6   |    0   |
| var |    0   |   32   |    6   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |   96   |   18   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    add4_reg_371   |   64   |
|    conv_reg_366   |   64   |
|    i7_2_reg_305   |    4   |
|     i7_reg_298    |    4   |
|    i8_2_reg_342   |    4   |
|     i8_reg_325    |    4   |
| mean2_addr_reg_320|    4   |
| mean2_load_reg_332|   32   |
|mean_addr_2_reg_351|    4   |
| mean_addr_reg_315 |    4   |
|      reg_180      |   32   |
| sub_ln280_reg_337 |   14   |
| sub_ln306_reg_386 |   14   |
|     v2_reg_381    |   32   |
|     v_reg_376     |   32   |
|  var_addr_reg_356 |    4   |
|  var_load_reg_361 |   32   |
+-------------------+--------+
|       Total       |   348  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|           grp_access_fu_92           |  p0  |   4  |   4  |   16   ||    20   |
|           grp_access_fu_98           |  p0  |   2  |   4  |    8   ||    9    |
|           grp_access_fu_117          |  p0  |   2  |   4  |    8   ||    9    |
| grp_Layer_norm_Pipeline_l_j10_fu_135 |  p7  |   2  |  14  |   28   ||    9    |
| grp_Layer_norm_Pipeline_l_j11_fu_148 |  p1  |   2  |  14  |   28   ||    9    |
|              grp_fu_166              |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   152  ||  9.7666 ||    65   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |   17   |  3105  |  4389  |    -   |
|   Memory  |    0   |    -   |    -   |   96   |   18   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   65   |    -   |
|  Register |    -   |    -   |    -   |   348  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   22   |   27   |  3549  |  4472  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
