TimeQuest Timing Analyzer report for top
Thu Jun 01 19:48:06 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 18. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 19. Recovery: 'clk'
 20. Recovery: 'rs232_rx'
 21. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'clk'
 26. Removal: 'rs232_rx'
 27. Setup Transfers
 28. Hold Transfers
 29. Recovery Transfers
 30. Removal Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths Summary
 34. Clock Status Summary
 35. Unconstrained Input Ports
 36. Unconstrained Output Ports
 37. Unconstrained Input Ports
 38. Unconstrained Output Ports
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM570T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 67.2 MHz   ; 67.2 MHz        ; clk                                       ;      ;
; 87.17 MHz  ; 87.17 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 121.92 MHz ; 121.92 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 443.26 MHz ; 443.26 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -13.880 ; -698.363      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -7.202  ; -241.983      ;
; speed_select:speed_select|buad_clk_rx_reg ; -5.236  ; -91.437       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.256  ; -1.256        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -1.950 ; -1.950        ;
; speed_select:speed_select|buad_clk_rx_reg ; -1.549 ; -12.707       ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.667  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.702  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -4.334 ; -134.153      ;
; rs232_rx                                  ; -4.061 ; -4.061        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.601 ; -130.830      ;
; speed_select:speed_select|buad_clk_rx_reg ; 2.483  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -2.537 ; -2.537        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 2.882  ; 0.000         ;
; clk                                       ; 2.991  ; 0.000         ;
; rs232_rx                                  ; 4.507  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                               ;
+---------+------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+---------------+--------------+-------------+--------------+------------+------------+
; -13.880 ; Rx_cmd[23] ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 14.547     ;
; -13.715 ; Rx_cmd[19] ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 14.382     ;
; -13.498 ; Rx_cmd[23] ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 14.165     ;
; -13.420 ; Rx_cmd[23] ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.087     ;
; -13.386 ; Rx_cmd[5]  ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 14.053     ;
; -13.347 ; Rx_cmd[4]  ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 14.014     ;
; -13.333 ; Rx_cmd[19] ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 14.000     ;
; -13.255 ; Rx_cmd[19] ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.922     ;
; -13.177 ; Rx_cmd[21] ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.844     ;
; -13.004 ; Rx_cmd[5]  ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.671     ;
; -12.965 ; Rx_cmd[4]  ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.632     ;
; -12.951 ; Rx_cmd[23] ; linkCTP       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.618     ;
; -12.926 ; Rx_cmd[5]  ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.593     ;
; -12.887 ; Rx_cmd[4]  ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.554     ;
; -12.862 ; Rx_cmd[6]  ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.529     ;
; -12.847 ; Rx_cmd[23] ; linkSUT       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.514     ;
; -12.844 ; Rx_cmd[4]  ; linkSBS       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.511     ;
; -12.795 ; Rx_cmd[21] ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.462     ;
; -12.795 ; Rx_cmd[1]  ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.462     ;
; -12.789 ; Rx_cmd[8]  ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.456     ;
; -12.786 ; Rx_cmd[19] ; linkCTP       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.453     ;
; -12.733 ; Rx_cmd[23] ; linkSBS       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.400     ;
; -12.717 ; Rx_cmd[21] ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.384     ;
; -12.682 ; Rx_cmd[19] ; linkSUT       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.349     ;
; -12.663 ; Rx_cmd[22] ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.330     ;
; -12.571 ; Rx_cmd[23] ; linkSCT       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.238     ;
; -12.568 ; Rx_cmd[19] ; linkSBS       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.235     ;
; -12.507 ; Rx_cmd[18] ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.174     ;
; -12.500 ; Rx_cmd[17] ; linkSUT       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.167     ;
; -12.480 ; Rx_cmd[6]  ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.147     ;
; -12.457 ; Rx_cmd[5]  ; linkCTP       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.124     ;
; -12.451 ; Rx_cmd[11] ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.118     ;
; -12.427 ; Rx_cmd[4]  ; linkSUT       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.094     ;
; -12.425 ; Rx_cmd[23] ; linkSPI       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.092     ;
; -12.413 ; Rx_cmd[1]  ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.080     ;
; -12.411 ; Rx_cmd[0]  ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.078     ;
; -12.407 ; Rx_cmd[8]  ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.074     ;
; -12.406 ; Rx_cmd[19] ; linkSCT       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.073     ;
; -12.402 ; Rx_cmd[6]  ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.069     ;
; -12.389 ; Rx_cmd[2]  ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.056     ;
; -12.388 ; Rx_cmd[4]  ; spi_rst       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.055     ;
; -12.368 ; Rx_cmd[23] ; linkSMS       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.035     ;
; -12.367 ; Rx_cmd[23] ; linkSSP       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.034     ;
; -12.363 ; Rx_cmd[15] ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.030     ;
; -12.353 ; Rx_cmd[5]  ; linkSUT       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.020     ;
; -12.352 ; Rx_cmd[16] ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 13.019     ;
; -12.335 ; Rx_cmd[1]  ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.002     ;
; -12.329 ; Rx_cmd[8]  ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 12.996     ;
; -12.292 ; Rx_cmd[1]  ; linkSBS       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.959     ;
; -12.288 ; Rx_cmd[17] ; linkCTP       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.955     ;
; -12.281 ; Rx_cmd[22] ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.948     ;
; -12.277 ; Rx_cmd[23] ; spi_rst       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.944     ;
; -12.260 ; Rx_cmd[19] ; linkSPI       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.927     ;
; -12.248 ; Rx_cmd[21] ; linkCTP       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.915     ;
; -12.239 ; Rx_cmd[5]  ; linkSBS       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.906     ;
; -12.235 ; Rx_cmd[11] ; linkSBS       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.902     ;
; -12.215 ; Rx_cmd[4]  ; linkCTP       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.882     ;
; -12.205 ; Rx_cmd[13] ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.872     ;
; -12.203 ; Rx_cmd[22] ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 12.870     ;
; -12.203 ; Rx_cmd[19] ; linkSMS       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.870     ;
; -12.202 ; Rx_cmd[19] ; linkSSP       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.869     ;
; -12.163 ; Rx_cmd[4]  ; linkSMS       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.830     ;
; -12.162 ; Rx_cmd[4]  ; linkSSP       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.829     ;
; -12.157 ; Rx_cmd[23] ; linkPPI       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.824     ;
; -12.144 ; Rx_cmd[21] ; linkSUT       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.811     ;
; -12.129 ; Rx_cmd[16] ; linkSUT       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.796     ;
; -12.125 ; Rx_cmd[23] ; linkSBM       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.792     ;
; -12.125 ; Rx_cmd[18] ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.792     ;
; -12.124 ; Rx_cmd[23] ; linkCMP       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.791     ;
; -12.119 ; Rx_cmd[17] ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.786     ;
; -12.112 ; Rx_cmd[19] ; spi_rst       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.779     ;
; -12.077 ; Rx_cmd[5]  ; linkSCT       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.744     ;
; -12.069 ; Rx_cmd[11] ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.736     ;
; -12.063 ; Rx_cmd[17] ; linkSBS       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.730     ;
; -12.047 ; Rx_cmd[18] ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 12.714     ;
; -12.038 ; Rx_cmd[4]  ; linkSCT       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.705     ;
; -12.030 ; Rx_cmd[21] ; linkSBS       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.697     ;
; -12.029 ; Rx_cmd[0]  ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.696     ;
; -12.011 ; Rx_cmd[23] ; led~reg0      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.678     ;
; -12.007 ; Rx_cmd[2]  ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.674     ;
; -12.005 ; Rx_cmd[23] ; linkSDC       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.672     ;
; -11.992 ; Rx_cmd[19] ; linkPPI       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.659     ;
; -11.991 ; Rx_cmd[11] ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 12.658     ;
; -11.981 ; Rx_cmd[15] ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.648     ;
; -11.970 ; Rx_cmd[16] ; linkCTM       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.637     ;
; -11.960 ; Rx_cmd[19] ; linkSBM       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.627     ;
; -11.959 ; Rx_cmd[19] ; linkCMP       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.626     ;
; -11.951 ; Rx_cmd[0]  ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 12.618     ;
; -11.933 ; Rx_cmd[6]  ; linkCTP       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.600     ;
; -11.931 ; Rx_cmd[5]  ; linkSPI       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.598     ;
; -11.929 ; Rx_cmd[2]  ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 12.596     ;
; -11.917 ; Rx_cmd[16] ; linkCTP       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.584     ;
; -11.908 ; Rx_cmd[0]  ; linkSBS       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.575     ;
; -11.903 ; Rx_cmd[15] ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 12.570     ;
; -11.895 ; Rx_cmd[9]  ; linkPMA       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.562     ;
; -11.892 ; Rx_cmd[16] ; spi_slave_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 12.559     ;
; -11.892 ; Rx_cmd[4]  ; linkSPI       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.559     ;
; -11.875 ; Rx_cmd[1]  ; linkSUT       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.542     ;
; -11.874 ; Rx_cmd[5]  ; linkSMS       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.541     ;
; -11.873 ; Rx_cmd[5]  ; linkSSP       ; clk          ; clk         ; 1.000        ; 0.000      ; 12.540     ;
+---------+------------+---------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -7.202 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.869      ;
; -7.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.714      ;
; -7.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.714      ;
; -7.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.714      ;
; -7.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.714      ;
; -7.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.714      ;
; -7.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.714      ;
; -7.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.714      ;
; -7.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.714      ;
; -6.952 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.619      ;
; -6.952 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.619      ;
; -6.952 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.619      ;
; -6.952 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.619      ;
; -6.952 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.619      ;
; -6.952 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.619      ;
; -6.952 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.619      ;
; -6.952 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.619      ;
; -6.913 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.580      ;
; -6.913 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.580      ;
; -6.913 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.580      ;
; -6.913 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.580      ;
; -6.913 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.580      ;
; -6.913 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.580      ;
; -6.913 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.580      ;
; -6.913 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.580      ;
; -6.889 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.556      ;
; -6.889 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.556      ;
; -6.889 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.556      ;
; -6.889 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.556      ;
; -6.889 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.556      ;
; -6.889 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.556      ;
; -6.889 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.556      ;
; -6.889 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.556      ;
; -6.746 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 7.522      ;
; -6.746 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 7.522      ;
; -6.746 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 7.522      ;
; -6.746 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 7.522      ;
; -6.746 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 7.522      ;
; -6.746 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 7.522      ;
; -6.746 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 7.522      ;
; -6.746 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 7.522      ;
; -6.611 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.278      ;
; -6.611 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.278      ;
; -6.611 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.278      ;
; -6.611 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.278      ;
; -6.611 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.278      ;
; -6.611 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.278      ;
; -6.611 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.278      ;
; -6.611 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.278      ;
; -6.393 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.060      ;
; -6.393 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.060      ;
; -6.393 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.060      ;
; -6.393 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.060      ;
; -6.393 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.060      ;
; -6.393 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.060      ;
; -6.393 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.060      ;
; -6.393 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.060      ;
; -6.368 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.035      ;
; -6.368 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.035      ;
; -6.368 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.035      ;
; -6.368 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.035      ;
; -6.368 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.035      ;
; -6.368 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.035      ;
; -6.368 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.035      ;
; -6.368 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.035      ;
; -6.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.977      ;
; -6.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.977      ;
; -6.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.977      ;
; -6.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.977      ;
; -6.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.977      ;
; -6.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.977      ;
; -6.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.977      ;
; -6.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.977      ;
; -6.306 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.973      ;
; -6.306 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.973      ;
; -6.306 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.973      ;
; -6.306 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.973      ;
; -6.306 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.973      ;
; -6.306 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.973      ;
; -6.306 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.973      ;
; -6.306 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.973      ;
; -6.252 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.919      ;
; -6.229 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.896      ;
; -6.229 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.896      ;
; -6.229 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.896      ;
; -6.229 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.896      ;
; -6.229 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.896      ;
; -6.229 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.896      ;
; -6.229 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.896      ;
; -6.229 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.896      ;
; -6.217 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.884      ;
; -6.213 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.880      ;
; -6.213 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.880      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.236 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.403      ;
; -5.235 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.402      ;
; -5.214 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.381      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.860 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.027      ;
; -4.859 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.026      ;
; -4.834 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.001      ;
; -4.790 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.957      ;
; -4.783 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.950      ;
; -4.782 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.949      ;
; -4.781 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.948      ;
; -4.714 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.881      ;
; -4.613 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.780      ;
; -4.613 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.780      ;
; -4.613 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.780      ;
; -4.613 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.780      ;
; -4.613 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.780      ;
; -4.613 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.780      ;
; -4.613 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.780      ;
; -4.613 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.780      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.377 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.544      ;
; -4.362 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.529      ;
; -4.356 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.523      ;
; -4.344 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.511      ;
; -4.344 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.511      ;
; -4.344 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.511      ;
; -4.344 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.511      ;
; -4.344 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.511      ;
; -4.344 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.511      ;
; -4.344 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.511      ;
; -4.344 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.511      ;
; -4.335 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.502      ;
; -4.300 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.467      ;
; -4.248 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.415      ;
; -4.198 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.365      ;
; -4.188 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.355      ;
; -4.188 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.355      ;
; -4.188 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.355      ;
; -4.188 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.355      ;
; -4.188 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.355      ;
; -4.188 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.355      ;
; -4.188 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.355      ;
; -4.188 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.355      ;
; -4.187 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.354      ;
; -4.143 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.310      ;
; -4.143 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.310      ;
; -4.127 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.294      ;
; -4.127 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.294      ;
; -4.070 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.237      ;
; -4.063 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.230      ;
; -3.997 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.164      ;
; -3.881 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.048      ;
; -3.881 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.048      ;
; -3.880 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.047      ;
; -3.880 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.047      ;
; -3.743 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.910      ;
; -3.423 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.590      ;
; -3.360 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.527      ;
; -3.043 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.210      ;
; -3.007 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.174      ;
; -2.728 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.395      ;
; -2.724 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.391      ;
; -2.719 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.386      ;
; -2.673 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.340      ;
; -2.470 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.137      ;
; -2.448 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.115      ;
; -2.256 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.923      ;
; -2.203 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.870      ;
; -2.200 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.867      ;
; -2.199 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.866      ;
; -2.090 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.757      ;
; -1.906 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.573      ;
; -1.893 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.560      ;
; -1.889 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.556      ;
; -1.885 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.552      ;
; -1.877 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.544      ;
; -1.868 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.535      ;
; -1.846 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.513      ;
; -1.786 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.453      ;
; -1.766 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.433      ;
; -1.699 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.366      ;
; -1.604 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.271      ;
; -1.596 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.263      ;
; -1.534 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.201      ;
; -1.527 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.194      ;
; -1.526 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.193      ;
; -1.525 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.192      ;
; -1.353 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.020      ;
; -1.291 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.958      ;
; -1.289 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.956      ;
; -1.277 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.944      ;
; -1.239 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.906      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.256 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.923      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                           ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.950 ; spi_ctrl:spi_ctrl_instance|spi_clk             ; spi_ctrl:spi_ctrl_instance|spi_clk             ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 2.328      ;
; -1.450 ; spi_ctrl:spi_ctrl_instance|spi_clk             ; spi_ctrl:spi_ctrl_instance|spi_clk             ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 2.328      ;
; 0.087  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|buad_clk_rx_reg      ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 4.365      ;
; 0.587  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|buad_clk_rx_reg      ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 4.365      ;
; 1.053  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[5]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.331      ;
; 1.053  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[3]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.331      ;
; 1.053  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[4]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.331      ;
; 1.053  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[0]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.331      ;
; 1.053  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[1]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.331      ;
; 1.053  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[2]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.331      ;
; 1.356  ; flag_reg                                       ; Flag_temp                                      ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.953      ; 2.030      ;
; 1.406  ; Buff_temp[22]                                  ; Rx_cmd[22]                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.627      ;
; 1.429  ; spi_slave:spi_slave_instance|sckr[0]           ; spi_slave:spi_slave_instance|sckr[1]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.650      ;
; 1.445  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[9]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.723      ;
; 1.445  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[8]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.723      ;
; 1.445  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[12]           ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.723      ;
; 1.445  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[10]           ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.723      ;
; 1.445  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[11]           ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.723      ;
; 1.445  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[6]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.723      ;
; 1.445  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[7]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.723      ;
; 1.553  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[5]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.331      ;
; 1.553  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[3]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.331      ;
; 1.553  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[4]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.331      ;
; 1.553  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[0]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.331      ;
; 1.553  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[1]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.331      ;
; 1.553  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[2]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.331      ;
; 1.646  ; Flag_temp                                      ; Current.S1                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.646  ; spi_slave:spi_slave_instance|sckr[1]           ; spi_slave:spi_slave_instance|byte_received     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.659  ; linkSBS                                        ; linkSBS                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.659  ; spi_slave:spi_slave_instance|byte_data_sent[2] ; spi_slave:spi_slave_instance|byte_data_sent[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.668  ; spi_slave:spi_slave_instance|cnt[0]            ; spi_slave:spi_slave_instance|cnt[0]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.889      ;
; 1.704  ; Current.S1                                     ; Buff_temp[6]                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.925      ;
; 1.711  ; Current.S1                                     ; Buff_temp[10]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.932      ;
; 1.715  ; spi_slave:spi_slave_instance|byte_data_sent[0] ; spi_slave:spi_slave_instance|byte_data_sent[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.936      ;
; 1.717  ; spi_slave:spi_slave_instance|byte_data_sent[1] ; spi_slave:spi_slave_instance|byte_data_sent[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.938      ;
; 1.759  ; flag_reg                                       ; Current.SAVE                                   ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.953      ; 2.433      ;
; 1.765  ; flag_reg                                       ; Current.S1                                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.953      ; 2.439      ;
; 1.778  ; Buff_temp[5]                                   ; Rx_cmd[5]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.999      ;
; 1.780  ; Buff_temp[23]                                  ; Rx_cmd[23]                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.001      ;
; 1.783  ; Buff_temp[20]                                  ; Rx_cmd[20]                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.004      ;
; 1.797  ; Buff_temp[18]                                  ; Rx_cmd[18]                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.018      ;
; 1.825  ; Buff_temp[4]                                   ; Rx_cmd[4]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.046      ;
; 1.881  ; flag_reg                                       ; Current.WAIT                                   ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.953      ; 2.555      ;
; 1.898  ; spi_slave:spi_slave_instance|sckr[1]           ; spi_slave:spi_slave_instance|sckr[2]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.907  ; Buff_temp[21]                                  ; Buff_temp[21]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.128      ;
; 1.908  ; Buff_temp[19]                                  ; Buff_temp[19]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.129      ;
; 1.909  ; linkSPI                                        ; linkSPI                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.130      ;
; 1.916  ; spi_ctrl:spi_ctrl_instance|rst_count[0]        ; spi_ctrl:spi_ctrl_instance|rst_count[0]        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.137      ;
; 1.917  ; spi_rst                                        ; spi_rst                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.138      ;
; 1.921  ; Buff_temp[6]                                   ; Buff_temp[14]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.142      ;
; 1.928  ; Buff_temp[22]                                  ; Buff_temp[22]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.149      ;
; 1.930  ; spi_slave:spi_slave_instance|byte_data_sent[4] ; spi_slave:spi_slave_instance|byte_data_sent[5] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.151      ;
; 1.931  ; spi_slave_rst                                  ; spi_slave_rst                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.152      ;
; 1.932  ; spi_slave:spi_slave_instance|byte_data_sent[3] ; spi_slave:spi_slave_instance|byte_data_sent[4] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.153      ;
; 1.935  ; spi_slave:spi_slave_instance|byte_data_sent[6] ; spi_slave:spi_slave_instance|byte_data_sent[7] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.937  ; Buff_temp[9]                                   ; Buff_temp[9]                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 1.941  ; linkCTM                                        ; linkCTM                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.162      ;
; 1.943  ; Buff_temp[0]                                   ; Buff_temp[0]                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.945  ; Buff_temp[12]                                  ; Buff_temp[12]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.945  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[9]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.723      ;
; 1.945  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[8]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.723      ;
; 1.945  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[12]           ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.723      ;
; 1.945  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[10]           ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.723      ;
; 1.945  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[11]           ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.723      ;
; 1.945  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[6]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.723      ;
; 1.945  ; my_uart_rx:my_uart_rx|rx_enable_reg            ; speed_select:speed_select|cnt_rx[7]            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.723      ;
; 1.949  ; Buff_temp[12]                                  ; Buff_temp[20]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.170      ;
; 1.952  ; Buff_temp[7]                                   ; Buff_temp[7]                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.173      ;
; 1.952  ; Buff_temp[11]                                  ; Buff_temp[11]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.173      ;
; 1.954  ; Buff_temp[7]                                   ; Buff_temp[15]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.175      ;
; 1.959  ; Buff_temp[15]                                  ; Buff_temp[23]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.180      ;
; 1.967  ; spi_slave:spi_slave_instance|bitcnt[0]         ; spi_slave:spi_slave_instance|bitcnt[0]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.188      ;
; 1.970  ; spi_slave:spi_slave_instance|bitcnt[1]         ; spi_slave:spi_slave_instance|bitcnt[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.191      ;
; 1.972  ; spi_slave:spi_slave_instance|bitcnt[0]         ; spi_slave:spi_slave_instance|bitcnt[2]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.193      ;
; 1.979  ; Current.WAIT                                   ; Buff_temp[2]                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.200      ;
; 1.981  ; Current.WAIT                                   ; Buff_temp[10]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.202      ;
; 1.981  ; spi_slave:spi_slave_instance|bitcnt[0]         ; spi_slave:spi_slave_instance|byte_received     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.202      ;
; 2.023  ; Buff_temp[19]                                  ; Rx_cmd[19]                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.244      ;
; 2.038  ; Buff_temp[13]                                  ; Rx_cmd[13]                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.259      ;
; 2.048  ; speed_select:speed_select|cnt_rx[12]           ; speed_select:speed_select|cnt_rx[12]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.051  ; spi_slave:spi_slave_instance|bitcnt[2]         ; spi_slave:spi_slave_instance|byte_data_sent[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.272      ;
; 2.054  ; Buff_temp[21]                                  ; Rx_cmd[21]                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.275      ;
; 2.055  ; spi_slave:spi_slave_instance|cnt[4]            ; spi_slave:spi_slave_instance|byte_data_sent[4] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.276      ;
; 2.058  ; Buff_temp[14]                                  ; Buff_temp[14]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.279      ;
; 2.077  ; spi_slave:spi_slave_instance|cnt[7]            ; spi_slave:spi_slave_instance|byte_data_sent[7] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.298      ;
; 2.089  ; spi_slave:spi_slave_instance|cnt[5]            ; spi_slave:spi_slave_instance|byte_data_sent[5] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.310      ;
; 2.092  ; Current.SAVE                                   ; Current.WAIT                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.313      ;
; 2.094  ; spi_slave:spi_slave_instance|sckr[1]           ; spi_slave:spi_slave_instance|bitcnt[2]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.315      ;
; 2.117  ; linkPPI                                        ; linkPPI                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; spi_slave:spi_slave_instance|cnt[2]            ; spi_slave:spi_slave_instance|cnt[2]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; spi_slave:spi_slave_instance|cnt[1]            ; spi_slave:spi_slave_instance|cnt[1]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; spi_slave:spi_slave_instance|cnt[7]            ; spi_slave:spi_slave_instance|cnt[7]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.118  ; speed_select:speed_select|cnt_rx[5]            ; speed_select:speed_select|cnt_rx[5]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.126  ; linkSBM                                        ; linkSBM                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; linkCMP                                        ; linkCMP                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave:spi_slave_instance|bitcnt[2]         ; spi_slave:spi_slave_instance|bitcnt[2]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_ctrl:spi_ctrl_instance|clk_count[1]        ; spi_ctrl:spi_ctrl_instance|clk_count[1]        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; spi_ctrl:spi_ctrl_instance|clk_count[7]        ; spi_ctrl:spi_ctrl_instance|clk_count[7]        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.133  ; spi_slave:spi_slave_instance|bitcnt[2]         ; spi_slave:spi_slave_instance|byte_received     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.135  ; Buff_temp[23]                                  ; Buff_temp[23]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.549 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 4.857      ;
; -1.549 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 4.857      ;
; -1.549 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 4.857      ;
; -1.549 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 4.857      ;
; -1.549 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 4.857      ;
; -1.549 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 4.857      ;
; -1.549 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 4.857      ;
; -1.549 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 4.857      ;
; -1.049 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 4.857      ;
; -1.049 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 4.857      ;
; -1.049 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 4.857      ;
; -1.049 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 4.857      ;
; -1.049 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 4.857      ;
; -1.049 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 4.857      ;
; -1.049 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 4.857      ;
; -1.049 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 4.857      ;
; -0.257 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 5.773      ;
; -0.058 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 5.972      ;
; 0.198  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 6.228      ;
; 0.205  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 6.235      ;
; 0.243  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 5.773      ;
; 0.391  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 6.421      ;
; 0.398  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 6.428      ;
; 0.442  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 5.972      ;
; 0.481  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 6.511      ;
; 0.482  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 6.512      ;
; 0.698  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 6.228      ;
; 0.705  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 6.235      ;
; 0.891  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 6.421      ;
; 0.898  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 6.428      ;
; 0.981  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 6.511      ;
; 0.982  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 6.512      ;
; 1.685  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.906      ;
; 1.723  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.944      ;
; 1.735  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.956      ;
; 1.737  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.958      ;
; 1.799  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.020      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.192      ;
; 1.972  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.193      ;
; 1.973  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.194      ;
; 1.980  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.201      ;
; 2.042  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.263      ;
; 2.050  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.271      ;
; 2.145  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.366      ;
; 2.212  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.433      ;
; 2.232  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.453      ;
; 2.292  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.513      ;
; 2.314  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.535      ;
; 2.323  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.544      ;
; 2.331  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.552      ;
; 2.335  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.556      ;
; 2.339  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.560      ;
; 2.352  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.573      ;
; 2.536  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.757      ;
; 2.645  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.866      ;
; 2.646  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.867      ;
; 2.649  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.870      ;
; 2.702  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.923      ;
; 2.766  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.487      ;
; 2.775  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.496      ;
; 2.894  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.115      ;
; 2.916  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.137      ;
; 2.924  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.645      ;
; 2.928  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.649      ;
; 3.119  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.340      ;
; 3.165  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.386      ;
; 3.170  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.391      ;
; 3.174  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.395      ;
; 3.182  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.903      ;
; 3.268  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.989      ;
; 3.453  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.174      ;
; 3.489  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.210      ;
; 3.490  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.211      ;
; 3.561  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.282      ;
; 3.571  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.292      ;
; 3.806  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.527      ;
; 3.811  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.532      ;
; 3.869  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.590      ;
; 3.870  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.591      ;
; 4.191  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.912      ;
; 4.193  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.914      ;
; 4.403  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.124      ;
; 4.440  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.161      ;
; 4.453  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.174      ;
; 4.509  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.230      ;
; 4.626  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.347      ;
; 4.633  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.354      ;
; 4.634  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.355      ;
; 4.634  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.355      ;
; 4.634  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.355      ;
; 4.634  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.355      ;
; 4.634  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.355      ;
; 4.634  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.355      ;
; 4.634  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.355      ;
; 4.634  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.355      ;
; 4.644  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.365      ;
; 4.694  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.415      ;
; 4.746  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.467      ;
; 4.781  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.502      ;
; 4.781  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.502      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.667 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.888      ;
; 1.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.905      ;
; 1.685 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.906      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.239 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.251 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.472      ;
; 2.252 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.473      ;
; 2.261 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.261 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.311 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.532      ;
; 2.572 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.793      ;
; 2.598 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.819      ;
; 2.639 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.860      ;
; 2.646 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.867      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.957 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.068 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.291      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.201 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.422      ;
; 3.201 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.422      ;
; 3.263 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.484      ;
; 3.273 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.494      ;
; 3.280 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.501      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.288 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.509      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.291 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.512      ;
; 3.312 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.533      ;
; 3.402 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.623      ;
; 3.403 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.624      ;
; 3.430 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.651      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.510 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.731      ;
; 3.510 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.731      ;
; 3.510 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.731      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.586 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.807      ;
; 3.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.702 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.923      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                               ;
+--------+---------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.334 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|spi_clk             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.001      ;
; -4.326 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_flag            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.993      ;
; -4.300 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|cs_n                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.967      ;
; -4.156 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[2]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.823      ;
; -4.156 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.823      ;
; -4.156 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.823      ;
; -4.156 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[5]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.823      ;
; -4.156 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[6]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.823      ;
; -4.156 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[7]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.823      ;
; -4.156 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.823      ;
; -4.156 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.823      ;
; -2.967 ; spi_slave_rst ; spi_slave:spi_slave_instance|sckr[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst ; spi_slave:spi_slave_instance|bitcnt[0]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst ; spi_slave:spi_slave_instance|sckr[2]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst ; spi_slave:spi_slave_instance|bitcnt[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst ; spi_slave:spi_slave_instance|bitcnt[2]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_received     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst ; spi_slave:spi_slave_instance|sckr[0]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.946 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[2]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.613      ;
; -2.946 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.613      ;
; -2.946 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.613      ;
; -2.946 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[6]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.613      ;
; -2.946 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[5]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.613      ;
; -2.946 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[7]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.613      ;
; -2.946 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.613      ;
; -2.946 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.613      ;
; -2.906 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.573      ;
; -2.906 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.573      ;
; -2.906 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.573      ;
; -2.906 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.573      ;
; -2.906 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.573      ;
; -2.906 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.573      ;
; -2.906 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.573      ;
; -2.906 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.573      ;
; -2.545 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
+--------+---------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -4.061 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.197     ; 3.531      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -3.601 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.377      ;
; -3.601 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.377      ;
; -3.601 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.377      ;
; -3.601 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.377      ;
; -3.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.320      ;
; -3.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.320      ;
; -3.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.320      ;
; -3.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.320      ;
; -3.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.320      ;
; -3.520 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.296      ;
; -3.506 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.282      ;
; -3.506 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.282      ;
; -3.506 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.282      ;
; -3.506 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.282      ;
; -3.506 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.282      ;
; -3.506 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.282      ;
; -3.506 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.282      ;
; -3.506 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.282      ;
; -3.418 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.194      ;
; -3.418 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.194      ;
; -3.418 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.194      ;
; -3.418 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.194      ;
; -3.418 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.194      ;
; -3.418 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.194      ;
; -3.418 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.194      ;
; -3.270 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.046      ;
; -3.270 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.046      ;
; -3.270 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.046      ;
; -3.270 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.046      ;
; -3.270 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.046      ;
; -3.270 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.046      ;
; -3.270 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.046      ;
; -3.270 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.046      ;
; -2.436 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.212      ;
; -2.436 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.212      ;
; -2.436 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.212      ;
; -2.436 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.212      ;
; -2.436 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.212      ;
; -2.436 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.212      ;
; -2.436 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.212      ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.483 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.809      ; 3.869      ;
; 2.983 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.809      ; 3.869      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.537 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.809      ; 3.869      ;
; -2.037 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.809      ; 3.869      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 2.882 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.212      ;
; 2.882 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.212      ;
; 2.882 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.212      ;
; 2.882 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.212      ;
; 2.882 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.212      ;
; 2.882 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.212      ;
; 2.882 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.212      ;
; 3.716 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.046      ;
; 3.716 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.046      ;
; 3.716 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.046      ;
; 3.716 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.046      ;
; 3.716 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.046      ;
; 3.716 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.046      ;
; 3.716 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.046      ;
; 3.716 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.046      ;
; 3.864 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.194      ;
; 3.864 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.194      ;
; 3.864 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.194      ;
; 3.864 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.194      ;
; 3.864 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.194      ;
; 3.864 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.194      ;
; 3.864 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.194      ;
; 3.952 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.282      ;
; 3.952 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.282      ;
; 3.952 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.282      ;
; 3.952 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.282      ;
; 3.952 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.282      ;
; 3.952 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.282      ;
; 3.952 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.282      ;
; 3.952 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.282      ;
; 3.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.296      ;
; 3.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.320      ;
; 3.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.320      ;
; 3.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.320      ;
; 3.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.320      ;
; 3.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.320      ;
; 4.047 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.377      ;
; 4.047 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.377      ;
; 4.047 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.377      ;
; 4.047 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.377      ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                               ;
+-------+---------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.991 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_data_sent[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 3.352 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.573      ;
; 3.352 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.573      ;
; 3.352 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.573      ;
; 3.352 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.573      ;
; 3.352 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.573      ;
; 3.352 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.573      ;
; 3.352 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.573      ;
; 3.352 ; spi_slave_rst ; spi_slave:spi_slave_instance|cnt[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.573      ;
; 3.392 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[2]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.392 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[3]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.392 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[4]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.392 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[6]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.392 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[5]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.392 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[7]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.392 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[1]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.392 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|clk_count[0]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.413 ; spi_slave_rst ; spi_slave:spi_slave_instance|sckr[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst ; spi_slave:spi_slave_instance|bitcnt[0]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst ; spi_slave:spi_slave_instance|sckr[2]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst ; spi_slave:spi_slave_instance|bitcnt[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst ; spi_slave:spi_slave_instance|bitcnt[2]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst ; spi_slave:spi_slave_instance|byte_received     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst ; spi_slave:spi_slave_instance|sckr[0]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 4.602 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[2]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.823      ;
; 4.602 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[3]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.823      ;
; 4.602 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[4]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.823      ;
; 4.602 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[5]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.823      ;
; 4.602 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[6]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.823      ;
; 4.602 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[7]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.823      ;
; 4.602 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[1]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.823      ;
; 4.602 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_count[0]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.823      ;
; 4.746 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|cs_n                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.967      ;
; 4.772 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|rst_flag            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.993      ;
; 4.780 ; spi_rst       ; spi_ctrl:spi_ctrl_instance|spi_clk             ; clk          ; clk         ; 0.000        ; 0.000      ; 5.001      ;
+-------+---------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 4.507 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.197     ; 3.531      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 5631     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 5631     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 42       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 42       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 135   ; 135  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                       ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; Target                                    ; Clock                                     ; Type ; Status      ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; clk                                       ; clk                                       ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; Constrained ;
; rs232_rx                                  ; rs232_rx                                  ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; Base ; Constrained ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; Constrained ;
+-------------------------------------------+-------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[26]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[42]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[56]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[58]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[61]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[66]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[78]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[81]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[84]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[85]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[86]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[89]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[56]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[57]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[58]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[70]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[76]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[82]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[84]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[86]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[87]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[89]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[26]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[42]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[56]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[58]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[61]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[66]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[78]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[81]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[84]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[85]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[86]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[89]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[56]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[57]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[58]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[70]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[76]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[82]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[84]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[86]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[87]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[89]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Jun 01 19:48:04 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.880
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.880            -698.363 clk 
    Info (332119):    -7.202            -241.983 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -5.236             -91.437 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.256              -1.256 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -1.950
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.950              -1.950 clk 
    Info (332119):    -1.549             -12.707 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.667               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.702               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.334            -134.153 clk 
    Info (332119):    -4.061              -4.061 rs232_rx 
    Info (332119):    -3.601            -130.830 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.483               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -2.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.537              -2.537 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     2.882               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.991               0.000 clk 
    Info (332119):     4.507               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 710 megabytes
    Info: Processing ended: Thu Jun 01 19:48:06 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


