ResetHalt

;Set VBR - debugger must know this in order
;   to do exception capture
writecontrolreg 0x0801 0x80000000

; If RAMBAR changes all following writes must change
;   and if a memory configuration file is used,
;   the reserved areas in the register block must
;   change also.

;Turn on RAMBAR at address 8000_0000 
writecontrolreg 0x0C05 0x80000221

# Wait a bit
delay 100

#Init CS0
#Base Address = 0x0; Wait state = 7, 
#Data right justified,16-bit port size
#16MB address space
writemem.l 0xFC008000 0x00000000;
writemem.l 0xFC008008 0x00007DA0;
writemem.l 0xFC008004 0x000F0001;

# Wait a bit
delay 100

#Init DDR Controller

#Select DDR 2x clock to PLL VCO
writemem.w 0xEC09001A 0xE01D

#Enable clocks for DDR Controller
writemem.b 0xFC04002D 0x2E;

#Configure DDR2 full strength 1.8V
writemem.b 0xEC094060 0x01

# Wait a bit
delay 100

#DDR2 Settings
writemem.l 0xFC0B8180 0x00000000; #Disable RCR
writemem.l 0xFC0B8180 0x40000000; #Force RCR Soft reset
writemem.l 0xFC0B81AC 0x01030203; #RCR IO_CTRL Settings

writemem.l 0xFC0B8000 0x01010101; #CTL0 Settings
writemem.l 0xFC0B8004 0x00000101; #CTL1 Settings
writemem.l 0xFC0B8008 0x01010100; #CTL2 Settings
writemem.l 0xFC0B800C 0x01010000; #CTL3 Settings
writemem.l 0xFC0B8010 0x00010101; #CTL4 Settings
writemem.l 0xFC0B8018 0x00010100; #CTL6 Settings
writemem.l 0xFC0B801C 0x00000001; #CTL7 Settings
writemem.l 0xFC0B8020 0x01000001; #CTL8 Settings
writemem.l 0xFC0B8024 0x00000100; #CTL9 Settings
writemem.l 0xFC0B8028 0x00010001; #CTL10 Settings
writemem.l 0xFC0B802C 0x00000200; #CTL11 Settings
writemem.l 0xFC0B8030 0x01000002; #CTL12 Settings
writemem.l 0xFC0B8038 0x00000100; #CTL14 Settings
writemem.l 0xFC0B803C 0x02000100; #CTL15 Settings
writemem.l 0xFC0B8040 0x02000407; #CTL16 Settings
writemem.l 0xFC0B8044 0x02030007; #CTL17 Settings
writemem.l 0xFC0B8048 0x02000100; #CTL18 Settings
writemem.l 0xFC0B804C 0x0A030203; #CTL19 Settings
writemem.l 0xFC0B8050 0x00020708; #CTL20 Settings
writemem.l 0xFC0B8054 0x00050008; #CTL21 Settings
writemem.l 0xFC0B8058 0x04030002; #CTL22 Settings
writemem.l 0xFC0B805C 0x00000004; #CTL23 Settings
writemem.l 0xFC0B8060 0x020A0000; #CTL24 Settings
writemem.l 0xFC0B8064 0x0c00000e; #CTL25 Settings
writemem.l 0xFC0B8068 0x00002004; #CTL26 Settings
writemem.l 0xFC0B8070 0x00100010; #CTL28 Settings
writemem.l 0xFC0B8074 0x00100010; #CTL29 Settings
writemem.l 0xFC0B807C 0x07990000; #CTL31 Settings
writemem.l 0xFC0B80A4 0x00000064; #CTL41 Settings
writemem.l 0xFC0B80A8 0x44520002; #CTL42 Settings
writemem.l 0xFC0B80AC 0x00C80023; #CTL43 Settings
writemem.l 0xFC0B80B4 0x0000c350; #CTL45 Settings
writemem.l 0xFC0B80E0 0x04000000; #CTL56 Settings
writemem.l 0xFC0B80E4 0x03000304; #CTL57 Settings
writemem.l 0xFC0B80E8 0x40040000; #CTL58 Settings
writemem.l 0xFC0B80EC 0xC0004004; #CTL59 Settings
writemem.l 0xFC0B80F0 0x0642C000; #CTL60 Settings

writemem.l 0xFC0B8024 0x01000100; #CTL9 Settings Start Configuration

# Wait a bit
delay 100

writemem.w 0xEC09000E 0x2F7D