0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/Branch_cond_gen.sv,1710273172,systemVerilog,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/alu.sv;C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/control_unit.sv;C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/hazard.sv;C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/immed_gen.sv;C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/otter_mcu.sv;C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/otter_memory.sv;C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/reg_file.sv;C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/register_nb.sv;C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/structs.sv;C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/testAll_Wrapper.sv;C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/test_pipeline.sv,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/alu.sv,,$unit_Branch_cond_gen_sv_1708779206;BranchCondGen,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/alu.sv,1710273172,systemVerilog,,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/control_unit.sv,,ALU,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/clk_2n_div.v,1673382120,verilog,,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/univ_sseg.v,,clk_2n_div_test,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/control_unit.sv,1710273172,systemVerilog,,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/hazard.sv,,ControlUnit,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/hazard.sv,1710273172,systemVerilog,,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/immed_gen.sv,,HazardUnit,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/immed_gen.sv,1710273172,systemVerilog,,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/structs.sv,,ImmedGen,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/otter_mcu.sv,1710389587,systemVerilog,,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/otter_memory.sv,,OTTER_MCU,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/otter_memory.sv,1710273172,systemVerilog,,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/reg_file.sv,,Memory,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/reg_file.sv,1710273172,systemVerilog,,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/register_nb.sv,,RegFile,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/register_nb.sv,1710276732,systemVerilog,,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/testAll_Wrapper.sv,,reg_nb,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/structs.sv,1710273172,systemVerilog,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/Branch_cond_gen.sv,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/otter_mcu.sv,,p_structs;structs,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/testAll_Wrapper.sv,1710449269,systemVerilog,,C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/test_pipeline.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/test_pipeline.sv,1710391486,systemVerilog,,,,test_pipeline,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/univ_sseg.v,1673382116,verilog,,,,clk_divder;cnt_convert_14b;cnt_convert_7b;univ_sseg,,uvm,,,,,,
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/vivado_2023.2/vivado_2023.2.sim/sim_1/behav/xsim/glbl.v,1710273173,verilog,,,,glbl,,uvm,,,,,,
