// Seed: 889018158
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    output uwire module_0,
    input uwire id_4,
    output uwire id_5,
    output supply1 id_6
);
endmodule
module module_1 (
    input supply0 id_0
    , id_7,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    output wor id_5
);
  wor id_8 = 1;
  module_0(
      id_5, id_5, id_3, id_5, id_3, id_4, id_5
  );
endmodule
module module_2 (
    inout  uwire id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  wire  id_3,
    output logic id_4,
    input  wor   id_5
    , id_7
);
  always @(posedge id_7) begin
    id_4 = #id_8 1;
  end
  module_0(
      id_0, id_0, id_5, id_0, id_5, id_0, id_0
  );
endmodule
