s
А. M. Sergiyenko</em><br><a href="http://orcid.org/0000-0001-5965-1789">ORCID iD</a><a href="http://kanyevski.kpi.ua">http://kanyevski.kpi.ua</a><br>НТУУ "КПІ"<br>Ukraine</p><p></p><p>Анатолій Михайлович Сергієнко,</p><p>кафедра обчислювальної техніки, с.н.с. д.т.н.</p><p></p></div><div></div><div><p><em>V. P. Simonenko</em><br>професор кафедри обчислювальної техніки НТУУ "КПІ", Україна, Київ<br>Ukraine</p><p></p><p>Валерій Павлович Сімоненко,</p><p>професор, доктор технічних наук, професор кафедри обчислювальної техніки НТУУ "КПІ", Україна, Київ</p><p>
55480
3937">No 1 (2016
55480/0">Sergiyenko
Method of synchronous dataflow scheduling
А. M. Sergiyenko, V. P. Simonenko
The scheduling problem for the synchronous dataflow graph (SDF) is considered. A method of the SDF scheduling is proposed which is based on transforming SDF into spatial SDF. The circular schedule has the period of<em>L</em>cycles. Each spatial SDF node has the coordinates of space and time of an event, where and when the respective algorithm steps were performed. A set of restrictions, which the SDF nodes have, helps to derive the circular schedule with the optimum load balancing. So, the nodes, which are mapped into a single resource, must not have the same clock cycles modulo<em>L</em>, and the number of such nodes has to approach<em>L</em>. The resulting schedule is implemented in the pipelined datapath. The algorithm for computing the suboptimal schedule is proposed based on the spatial SDF.
55480/60825">PDF (Українська)</a></div><div><h4>References</h4><br><div><p>Sergienko A.M. Algoritmicheskie modeli obrabotki potokov dannyh / A.M. Sergienko, V.P. Simonenko // Elektronnoe modelirovanie. — 2008. — T. 30. — № 6. — S. 49-60.</p><p></p><p>Lee E.A. Synchronous Datafow / E.A. Lee, D.G. Messerschmitt // Proc. IEEE. — 1987. — V. 75. — N 9. — P. 1235–1245.</p><p></p><p>Edwards S. Design of Embedded Systems: Formal Models, Validation, and Synthesis / S. Edwards, L. Lavagno, E.A. Lee, A. Sangiovanny-Vincentelli // Proc. IEEE. — 1997. — V. 85. — N 3. — P. 366-390.</p><p></p><p>Lee E.A. Static scheduling of synchronous data flow programs for digital signal processing / E.A. Lee, D.G. Messerschmitt // IEEE Trans. on Computers. — 1987. — V. 36. — N 1. — P. 24-35.</p><p></p><p>O’Neil T.W. Retiming synchronous data-flow graphs to reduce execution time / T.W. O’Neil, E.H.M. Sha // IEEE Trans. on Signal Processing. — 2001. — 49, N 10. — P.2397–2407.</p><p></p><p>Paulin P. G. HAL: A multi-paradigm approach to automatic data path synthesis / P.G. Paulin, J.P. Knight, E.F. Girczyc // Proc. 23-rd IEEE Design Automation Conf, Las Vegas, NV, July 1986. — 1986. — P. 263-270.</p><p></p><p>Chao L. Rotation scheduling: A loop pipelining algorithm / L. Chao, A. LaPaugh, E. Sha // Proc 30-th Design Automation Conf., DAC’93, June 1993. — 1993. — P. 566–572.</p><p></p><p>The Systhesis Approach to Digital System Design / Editors P. Micheli, U.Lauther, P. Duzy. — Kluwer Academic Pub, 1992. — 415 p.</p><p></p><p>EVM i teorija raspisanij / Pod red. I.G. Kofmana. — M.: Mir, 1979. — 460 s.</p><p></p><p>Paulin P.G. Force – Directed Scheduling for the Behavioral Synthesis of ASICs / P.G. Paulin, J.P. Knight // IEEE Trans. CAD. —1988. — 7, N 3. — P. 356–370.</p><p></p><p>Park N. Module Assignment and Interconnect Sharing in Register-Transfer Synthesis of Pipelined Data Paths / N. Park, F.J. Kurdahi // Proc. IEEE Int. Conf. on Computer Aided Design. — Santa Clara, Calif. — 1989. — P. 16?19.</p><p></p><p>Hwang K. S. Scheduling and hardware sharing in pipelined data paths / K.S. Hwang, A.E. Casavant, C.T. Chang, M.A. d’Abreu // Proc. Int’l Conf. on Computer Aided Design. — 1989. — P. 24–27.</p><p></p><p>Catthoor F. Application-specific architectural methodologies for high-throughput digital signal and image processing / F. Catthoor, H. De Man // IEEE Trans. on Acoustics, Speech and Signal Processing. — 1990. — 38, N 2. — P. 339?349.</p><p></p><p>Tseng C. Automated Synthesis of Data Paths in Digital Systems / C. Tseng, D. Siewiorek // IEEE Trans. on Computer-Aided Design. — 1986. — N 7. — P. 379?395.</p><p></p><p>Kurrdahi F.J. REAL: A Program for Register Allocation / F.J. Kurrdahi, A.C. Parker // Proc. 24-th ACM/ IEEE Design Automation Conf. DAC-87. — 1987. — P. 210?215.</p><p></p><p>Tucker A. Coloring a family of circular arcs / A. Tucker // SIAM J. Appl. Math. — 1975. — 29, N 3. — P. 493?502.</p><p></p><p>Springer D.L. Exploiting the Special Structure of Conflict and Compatibility Graphs in High-Level Synthesis / D.L. Springer, D.E. Thomas // Proc. Int. Conf. Computer Aided Design (ICCAD). — 1990. — P. 254-257.</p><p></p><p>Robert Y. Introduction to Scheduling / Y. Robert, F. Vivien ? Ed-s. CRC Press, Taylor and Francis Group. — 2010. — 310 p.</p><p></p><p>Lee E.A. Static scheduling of synchronous data flow programs for digital signal processing / E.A. Lee, D.G. Messerschmitt // IEEE Trans. on Computers. — 1987. — 36, N 1. — P. 24-35.</p><p></p><p>Voevodin V.V. Matematicheskie modeli i metody v parallel'nyh protsesah / V.V. Voevodin. — M: Nauka. — 1986. — 296 s.</p><p></p><p>Sergienko A.M. Otobrazhenie periodicheskih algoritmov v programmiruemye logicheskie integral'nye shemy / A.M. Sergienko, V.P. Simonenko // Elektronnoe modelirovanie. — 2007. — 29, № 2. — S. 49-61.</p><p></p><p>Evstigneev V.A. Primenenie teorii grafov v programmirovanii / V.A. Evstigneev; pod red. A.P. Ershova. — M: Nauka, 1985. — 352 s.</p><p></p><p>Serhiyenko A.M. Doskonalyj kistjak hrafe alhorytmu / A.M. Serhiyenko // Informatyka i obchysljuval'na tekhnika: zb. nauk. prats'. — 2007. — № 46. — S. 62-67.</p><p></p><p>Sergienko A.M. VHDL dlja proektirovanija vychislitel'nyh ustrojstv / A.M. Sergienko. — K.: DiaSoft, 2003. — 210 s.</p><p></p><p>Haroun B.S. SPAID: An Architectural Synthesis Tool for DSP Custom Applications / B.S. Haroun, M.I. Elmasry // Proc. IEEE Custom Integrated Circuits Conf. — Rochester, N.Y. — May 16–19. — 1988. — P. 14.4/1-14.4/5.</p><p></p><p>Sergiyenko A. Low-Pass IIR Filter / A. Sergiyenko, O. Uzenkov. — 2010. — Available at http://opencores.org/project,lp_iir_filter.</p></div><br
<p>1. Сергиенко А.М. Алгоритмические модели обработки потоков данных / А.М. Сергиенко, В.П. Симоненко // Электронное моделирование. — 2008. — Т. 30. — № 6. — С. 49−60.</p><p>&nbsp;</p><p>2. Lee E.A. Synchronous Datafow / E.A. Lee, D.G. Messerschmitt // Proc. IEEE. — 1987. — V. 75. — N 9. — P. 1235–1245.</p><p>&nbsp;</p><p><br>3. Edwards S. Design of Embedded Systems: Formal Models, Validation, and Synthesis / S. Edwards, L. Lavagno, E.A. Lee, A. Sangiovanny-Vincentelli // Proc. IEEE. — 1997. — V. 85. — N 3. — P. 366−390.</p><p>&nbsp;</p><p>4. Lee E.A. Static scheduling of synchronous data flow programs for digital signal processing / E.A. Lee, D.G. Messerschmitt // IEEE Trans. on Computers. — 1987. — V. 36. — N 1. — P. 24−35.</p><p>&nbsp;</p><p>5. O’Neil T.W. Retiming synchronous data-flow graphs to reduce execution time / T.W. O’Neil, E.H.M. Sha // IEEE Trans. on Signal Processing. — 2001. — 49, N 10. — P.2397–2407.</p><p>&nbsp;</p><p>&nbsp;</p><p>6. Paulin P. G. HAL: A multi-paradigm approach to automatic data path synthesis / P.G. Paulin, J.P. Knight, E.F. Girczyc // Proc. 23-rd IEEE Design Automation Conf, Las Vegas, NV, July 1986. — 1986. — P. 263−270.</p><p>&nbsp;</p><p><br>7. Chao L. Rotation scheduling: A loop pipelining algorithm / L. Chao, A. LaPaugh, E. Sha // Proc 30-th Design Automation Conf., DAC’93, June 1993. — 1993. — P. 566–572.</p><p>&nbsp;</p><p><br>8. The Systhesis Approach to Digital System Design / Editors P. Micheli, U.Lauther, P. Duzy. — Kluwer Academic Pub, 1992. — 415 p.</p><p>&nbsp;</p><p><br>9. ЭВМ и теория расписаний / Под ред. И.Г. Кофмана. — М.: Мир, 1979. — 460 с.</p><p>&nbsp;</p><p>&nbsp;</p><p>10. Paulin P.G. Force – Directed Sheduling for the Behavioral Synthesis of ASICs / P.G. Paulin, J.P. Knight // IEEE Trans. CAD. —1988. — 7, N 3. — P. 356–370.</p><p>&nbsp;</p><p>&nbsp;</p><p>11. Park N. Module Assignment and Interconnect Sharing in Register-Transfer Synthesis of Pipelined Data Paths / N. Park, F.J. Kurdahi // Proc. IEEE Int. Conf. on Computer Aided Design. — Santa Clara, Calif. — 1989. — P. 16−19.</p><p>&nbsp;</p><p>12. Hwang K. S. Scheduling and hardware sharing in pipelined data paths / K.S. Hwang, A.E. Casavant, C.T. Chang, M.A. d’Abreu // Proc. Int’l Conf. on Computer Aided Design. — 1989. — P. 24–27.</p><p>&nbsp;</p><p>13. Catthoor F. Application-specific architectural methodologies for high-throughput digital signal and image processing / F. Catthoor, H. De Man // IEEE Trans. on Acoustics, Speech and Signal Processing. — 1990. — 38, N 2. — P. 339−349.</p><p>&nbsp;</p><p>14. Tseng C. Automated Synthesis of Data Paths in Digital Systems / C. Tseng, D. Siewiorek // IEEE Trans. on Computer-Aided Design. — 1986. — N 7. — P. 379−395.</p><p>&nbsp;</p><p>15. Kurrdahi F.J. REAL: A Program for Register Allocation / F.J. Kurrdahi, A.C. Parker // Proc. 24-th ACM/ IEEE Design Automation Conf. DAC-87. — 1987. — P. 210−215.</p><p>&nbsp;</p><p>16. Tucker A. Coloring a family of circular arcs / A. Tucker // SIAM J. Appl. Math. — 1975. — 29, N 3. — P. 493−502.</p><p>&nbsp;</p><p>17. Springer D.L. Exploiting the Special Structure of Conflict and Compatibility Graphs in High-Level Synthesis / D.L. Springer, D.E. Thomas // Proc. Int. Conf. Computer Aided Design (ICCAD). — 1990. — P. 254−257.</p><p>&nbsp;</p><p>18. Robert Y. Introduction to Scheduling / Y. Robert, F. Vivien − Ed-s. CRC Press, Taylor and Francis Group. — 2010. — 310 p.</p><p>&nbsp;</p><p>19. Lee E.A. Static scheduling of synchronous data flow programs for digital signal processing / E.A. Lee, D.G. Messerschmitt // IEEE Trans. on Computers. — 1987. — 36, N 1. — P. 24−35.</p><p>&nbsp;</p><p>20. Воеводин В.В. Математические модели и методы в параллельных процесах / В.В. Воеводин. — М: Наука. — 1986. — 296 с.</p><p>&nbsp;</p><p>21. Сергиенко А.М. Отображение периодических алгоритмов в программируемые логические интегральные схемы / А.М. Сергиенко, В.П. Симоненко // Электронное моделирование. — 2007. — 29, № 2. — С. 49−61.</p><p>&nbsp;</p><p>22. Евстигнеев В.А. Применение теории графов в программировании /<br>В.А. Евстигнеев; под ред. А.П. Ершова. — М: Наука, 1985. — 352 с.</p><p>&nbsp;</p><p>23. Сергієнко А.М. Досконалий кістяк графe алгоритму / А.М. Сергієнко // Інформатика і обчислювальна техніка: зб. наук. праць. — 2007. — № 46. — С. 62−67.</p><p>&nbsp;</p><p>24. Сергиенко А.М. VHDL для проектирования вычислительных устройств / А.М. Сергиенко. — К.: ДиаСофт, 2003. — 210 с.</p><p>&nbsp;</p><p>25. Haroun B.S. SPAID: An Architectural Synthesis Tool for DSP Custom Applications / B.S. Haroun, M.I. Elmasry // Proc. IEEE Custom Integrated Circuits Conf. — Rochester, N.Y. — May 16–19. — 1988. — P. 14.4/1−14.4/5.</p><p>&nbsp;</p><p>26. Sergiyenko A. Low-Pass IIR Filter / A. Sergiyenko, O. Uzenkov. — 2010. — Available at http://opencores.org/project,lp_iir_filter</p><p>&nbsp;</p>
><br><br>DOI:<a href="https://doi.org/10.20535/SRIT.2308-8893.2016.1.06">https://doi.org/10.20535/SRIT.2308-8893.2016.1.06</a
