Analysis & Synthesis report for ex04
Tue May 18 09:19:46 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1
 16. Parameter Settings for User Entity Instance: CPU:cpu|ram:RAM|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[15].row"
 19. Port Connectivity Checks: "CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[0].unit"
 20. Port Connectivity Checks: "CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row"
 21. Port Connectivity Checks: "CPU:cpu|ALU:comb_932|complement16:complement_multi_out"
 22. Port Connectivity Checks: "CPU:cpu|ALU:comb_932|complement16:complementB"
 23. Port Connectivity Checks: "CPU:cpu|ALU:comb_932|complement16:complementA"
 24. Port Connectivity Checks: "CPU:cpu|ALU:comb_932"
 25. Port Connectivity Checks: "CPU:cpu|selector8:select_B"
 26. Port Connectivity Checks: "CPU:cpu|register16:PC"
 27. Port Connectivity Checks: "CPU:cpu|register16:MAR"
 28. Port Connectivity Checks: "CPU:cpu|register16:R_add_register_0|74173:register8_4"
 29. Port Connectivity Checks: "CPU:cpu|register16:R_add_register_0|74173:register8_3"
 30. Port Connectivity Checks: "CPU:cpu|register16:R_add_register_0|74173:register8_2"
 31. Port Connectivity Checks: "CPU:cpu|register16:R_add_register_0|74173:register8_1"
 32. Port Connectivity Checks: "CPU:cpu|register16:R_add_register_0"
 33. Port Connectivity Checks: "CPU:cpu|threeToEight:select_control_three_eight2"
 34. Port Connectivity Checks: "CPU:cpu"
 35. In-System Memory Content Editor Settings
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 18 09:19:46 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ex04                                        ;
; Top-level Entity Name              ; ex04                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,612                                       ;
;     Total combinational functions  ; 1,443                                       ;
;     Dedicated logic registers      ; 299                                         ;
; Total registers                    ; 299                                         ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; ex04               ; ex04               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+
; ram.mif                          ; yes             ; User Memory Initialization File  ; D:/wzy/YingBuXian/ex04/ram.mif                                       ;         ;
; clock.v                          ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/clock.v                                       ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File       ; D:/wzy/YingBuXian/ex04/ram.v                                         ;         ;
; add1.v                           ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/add1.v                                        ;         ;
; threeToEight.v                   ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/threeToEight.v                                ;         ;
; multiunit.v                      ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/multiunit.v                                   ;         ;
; selector8_2.v                    ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/selector8_2.v                                 ;         ;
; shift16.v                        ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/shift16.v                                     ;         ;
; register16.v                     ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/register16.v                                  ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/ALU.v                                         ;         ;
; 74173.v                          ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/74173.v                                       ;         ;
; ex04.v                           ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/ex04.v                                        ;         ;
; twoToFour.v                      ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/twoToFour.v                                   ;         ;
; CPU.v                            ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/CPU.v                                         ;         ;
; multi16row.v                     ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/multi16row.v                                  ;         ;
; selector8.v                      ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/selector8.v                                   ;         ;
; multiplication16.v               ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/multiplication16.v                            ;         ;
; complement16.v                   ; yes             ; User Verilog HDL File            ; D:/wzy/YingBuXian/ex04/complement16.v                                ;         ;
; 74138.bdf                        ; yes             ; Megafunction                     ; c:/altera/13.1/quartus/libraries/others/maxplus2/74138.bdf           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                     ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_akk1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/wzy/YingBuXian/ex04/db/altsyncram_akk1.tdf                        ;         ;
; db/altsyncram_qva2.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/wzy/YingBuXian/ex04/db/altsyncram_qva2.tdf                        ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction           ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction           ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction           ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction           ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,612                    ;
;                                             ;                          ;
; Total combinational functions               ; 1443                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1002                     ;
;     -- 3 input functions                    ; 284                      ;
;     -- <=2 input functions                  ; 157                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1357                     ;
;     -- arithmetic mode                      ; 86                       ;
;                                             ;                          ;
; Total registers                             ; 299                      ;
;     -- Dedicated logic registers            ; 299                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 29                       ;
; Total memory bits                           ; 16384                    ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 166                      ;
; Total fan-out                               ; 6566                     ;
; Average fan-out                             ; 3.60                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ex04                                                                  ; 1443 (3)          ; 299 (0)      ; 16384       ; 0            ; 0       ; 0         ; 29   ; 0            ; |ex04                                                                                                                                                             ; work         ;
;    |CPU:cpu|                                                           ; 1327 (305)        ; 219 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu                                                                                                                                                     ; work         ;
;       |ALU:comb_932|                                                   ; 630 (373)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932                                                                                                                                        ; work         ;
;          |multiplication16:comb_22|                                    ; 257 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22                                                                                                               ; work         ;
;             |multi16row:union[0].row|                                  ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row                                                                                       ; work         ;
;                |multiunit:union[10].unit|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[10].unit                                                              ; work         ;
;                |multiunit:union[11].unit|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[11].unit                                                              ; work         ;
;                |multiunit:union[12].unit|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[12].unit                                                              ; work         ;
;                |multiunit:union[13].unit|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[13].unit                                                              ; work         ;
;                |multiunit:union[14].unit|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[14].unit                                                              ; work         ;
;                |multiunit:union[15].unit|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[15].unit                                                              ; work         ;
;                |multiunit:union[1].unit|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[1].unit                                                               ; work         ;
;                |multiunit:union[2].unit|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[2].unit                                                               ; work         ;
;                |multiunit:union[3].unit|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[3].unit                                                               ; work         ;
;                |multiunit:union[4].unit|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[4].unit                                                               ; work         ;
;                |multiunit:union[5].unit|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[5].unit                                                               ; work         ;
;                |multiunit:union[6].unit|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[6].unit                                                               ; work         ;
;                |multiunit:union[7].unit|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[7].unit                                                               ; work         ;
;                |multiunit:union[8].unit|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[8].unit                                                               ; work         ;
;                |multiunit:union[9].unit|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[9].unit                                                               ; work         ;
;             |multi16row:union[10].row|                                 ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[1].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[1].unit|add1:add                                                     ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[2].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[2].unit|add1:add                                                     ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[3].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[3].unit|add1:add                                                     ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[4].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[4].unit|add1:add                                                     ; work         ;
;             |multi16row:union[11].row|                                 ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[11].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[1].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[1].unit|add1:add                                                     ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[2].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[2].unit|add1:add                                                     ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[3].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[3].unit|add1:add                                                     ; work         ;
;             |multi16row:union[12].row|                                 ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[12].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[1].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[1].unit|add1:add                                                     ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[2].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[2].unit|add1:add                                                     ; work         ;
;             |multi16row:union[13].row|                                 ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[13].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[1].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[1].unit|add1:add                                                     ; work         ;
;             |multi16row:union[14].row|                                 ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[14].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;             |multi16row:union[15].row|                                 ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[15].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;             |multi16row:union[1].row|                                  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[10].unit|                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[10].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[10].unit|add1:add                                                     ; work         ;
;                |multiunit:union[11].unit|                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[11].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[11].unit|add1:add                                                     ; work         ;
;                |multiunit:union[12].unit|                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[12].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[12].unit|add1:add                                                     ; work         ;
;                |multiunit:union[13].unit|                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[13].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[13].unit|add1:add                                                     ; work         ;
;                |multiunit:union[14].unit|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[14].unit                                                              ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;                |multiunit:union[9].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[9].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[9].unit|add1:add                                                      ; work         ;
;             |multi16row:union[2].row|                                  ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[10].unit|                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[10].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[10].unit|add1:add                                                     ; work         ;
;                |multiunit:union[11].unit|                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[11].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[11].unit|add1:add                                                     ; work         ;
;                |multiunit:union[12].unit|                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[12].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[12].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;                |multiunit:union[9].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[9].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[9].unit|add1:add                                                      ; work         ;
;             |multi16row:union[3].row|                                  ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[10].unit|                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[10].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[10].unit|add1:add                                                     ; work         ;
;                |multiunit:union[11].unit|                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[11].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[11].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;                |multiunit:union[9].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[9].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[9].unit|add1:add                                                      ; work         ;
;             |multi16row:union[4].row|                                  ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[10].unit|                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[10].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[10].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;                |multiunit:union[9].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[9].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[9].unit|add1:add                                                      ; work         ;
;             |multi16row:union[5].row|                                  ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;                |multiunit:union[9].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[9].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[9].unit|add1:add                                                      ; work         ;
;             |multi16row:union[6].row|                                  ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;             |multi16row:union[7].row|                                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;             |multi16row:union[8].row|                                  ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;             |multi16row:union[9].row|                                  ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;       |clock:make_clock|                                               ; 31 (31)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|clock:make_clock                                                                                                                                    ; work         ;
;       |ram:RAM|                                                        ; 78 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ram:RAM                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 78 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ram:RAM|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_akk1:auto_generated|                           ; 78 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated                                                                              ; work         ;
;                |altsyncram_qva2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 78 (53)           ; 46 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |register16:IR|                                                  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:IR                                                                                                                                       ; work         ;
;          |74173:register8_1|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:IR|74173:register8_1                                                                                                                     ; work         ;
;          |74173:register8_2|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:IR|74173:register8_2                                                                                                                     ; work         ;
;          |74173:register8_3|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:IR|74173:register8_3                                                                                                                     ; work         ;
;          |74173:register8_4|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:IR|74173:register8_4                                                                                                                     ; work         ;
;       |register16:MAR|                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:MAR                                                                                                                                      ; work         ;
;          |74173:register8_1|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:MAR|74173:register8_1                                                                                                                    ; work         ;
;          |74173:register8_2|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:MAR|74173:register8_2                                                                                                                    ; work         ;
;          |74173:register8_3|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:MAR|74173:register8_3                                                                                                                    ; work         ;
;          |74173:register8_4|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:MAR|74173:register8_4                                                                                                                    ; work         ;
;       |register16:PC|                                                  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:PC                                                                                                                                       ; work         ;
;          |74173:register8_1|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:PC|74173:register8_1                                                                                                                     ; work         ;
;          |74173:register8_2|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:PC|74173:register8_2                                                                                                                     ; work         ;
;          |74173:register8_3|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:PC|74173:register8_3                                                                                                                     ; work         ;
;          |74173:register8_4|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:PC|74173:register8_4                                                                                                                     ; work         ;
;       |register16:add_register[1].R|                                   ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[1].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[1].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[1].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[1].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[1].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[2].R|                                   ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[2].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[2].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[2].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[2].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[2].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[3].R|                                   ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[3].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[3].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[3].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[3].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[3].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[4].R|                                   ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[4].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[4].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[4].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[4].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[4].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[5].R|                                   ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[5].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[5].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[5].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[5].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[5].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[6].R|                                   ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[6].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[6].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[6].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[6].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[6].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[7].R|                                   ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[7].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[7].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[7].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[7].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|register16:add_register[7].R|74173:register8_4                                                                                                      ; work         ;
;       |selector8:select_A|                                             ; 83 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|selector8:select_A                                                                                                                                  ; work         ;
;          |74138:three_two_translator|                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|selector8:select_A|74138:three_two_translator                                                                                                       ; work         ;
;       |selector8:select_B|                                             ; 36 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|selector8:select_B                                                                                                                                  ; work         ;
;          |74138:three_two_translator|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|selector8:select_B|74138:three_two_translator                                                                                                       ; work         ;
;       |selector8_2:select_RA|                                          ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|selector8_2:select_RA                                                                                                                               ; work         ;
;       |selector8_2:select_RB|                                          ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|selector8_2:select_RB                                                                                                                               ; work         ;
;       |twoToFour:cpr_tow_four1|                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|twoToFour:cpr_tow_four1                                                                                                                             ; work         ;
;       |twoToFour:select_control_two_Four1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|CPU:cpu|twoToFour:select_control_two_Four1                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                  ; 113 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|sld_hub:auto_hub                                                                                                                                            ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 112 (75)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                               ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                       ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex04|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                     ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------+
; Name                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF     ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------+
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ram.mif ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------+------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File              ;
+--------+--------------+---------+--------------+--------------+-----------------------+------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |ex04|CPU:cpu|ram:RAM ; D:/wzy/YingBuXian/ex04/ram.v ;
+--------+--------------+---------+--------------+--------------+-----------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; CPU:cpu|ALU:comb_932|F[0]                           ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[1]                           ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[2]                           ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[3]                           ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[4]                           ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[5]                           ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[6]                           ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[7]                           ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[8]                           ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[9]                           ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[10]                          ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[11]                          ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[12]                          ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[13]                          ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[14]                          ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|F[15]                          ; CPU:cpu|ALU:comb_932|Mux0    ; yes                    ;
; CPU:cpu|ALU:comb_932|shift_direction                ; CPU:cpu|ALU:comb_932|WideOr1 ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+---------------------------------------------------------------------------+--------------------------------------+
; Register name                                                             ; Reason for Removal                   ;
+---------------------------------------------------------------------------+--------------------------------------+
; CPU:cpu|register16:R_add_register_0|74173:register8_4|SYNTHESIZED_WIRE_34 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_4|SYNTHESIZED_WIRE_30 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_4|SYNTHESIZED_WIRE_32 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_4|SYNTHESIZED_WIRE_33 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_3|SYNTHESIZED_WIRE_34 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_3|SYNTHESIZED_WIRE_30 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_3|SYNTHESIZED_WIRE_32 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_3|SYNTHESIZED_WIRE_33 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_2|SYNTHESIZED_WIRE_34 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_2|SYNTHESIZED_WIRE_30 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_2|SYNTHESIZED_WIRE_32 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_2|SYNTHESIZED_WIRE_33 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_1|SYNTHESIZED_WIRE_34 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_1|SYNTHESIZED_WIRE_30 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_1|SYNTHESIZED_WIRE_32 ; Stuck at GND due to stuck port clear ;
; CPU:cpu|register16:R_add_register_0|74173:register8_1|SYNTHESIZED_WIRE_33 ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 16                                    ;                                      ;
+---------------------------------------------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 299   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 177   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 97    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; CPU:cpu|clock:make_clock|num_P[1]                                            ; 12      ;
; CPU:cpu|clock:make_clock|num_P_down[1]                                       ; 18      ;
; CPU:cpu|clock:make_clock|Wx[0]                                               ; 13      ;
; CPU:cpu|clock:make_clock|num_P[0]                                            ; 7       ;
; CPU:cpu|clock:make_clock|num_P_down[0]                                       ; 2       ;
; CPU:cpu|clock:make_clock|num_P[3]                                            ; 5       ;
; CPU:cpu|clock:make_clock|num_P[2]                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 10                                      ;         ;
+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ex04|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ex04|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ex04|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |ex04|CPU:cpu|clock:make_clock|Tx[0]                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ex04|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |ex04|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ex04|CPU:cpu|control_singal                                                                                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |ex04|CPU:cpu|selector8:select_A|Q[4]                                                                                                                                             ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |ex04|CPU:cpu|selector8:select_B|Q[4]                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ex04|CPU:cpu|ALU:comb_932|Add0                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ex04|CPU:cpu|ALU:comb_932|Add0                                                                                                                                                   ;
; 24:1               ; 7 bits    ; 112 LEs       ; 70 LEs               ; 42 LEs                 ; No         ; |ex04|CPU:cpu|ALU:comb_932|Mux2                                                                                                                                                   ;
; 24:1               ; 7 bits    ; 112 LEs       ; 70 LEs               ; 42 LEs                 ; No         ; |ex04|CPU:cpu|ALU:comb_932|Mux9                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|ram:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; ram.mif              ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_akk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; CPU:cpu|ram:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 16                                              ;
;     -- NUMWORDS_A                         ; 1024                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[15].row"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; M4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[0].unit" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; C    ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; M    ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|ALU:comb_932|complement16:complement_multi_out"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; B    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|ALU:comb_932|complement16:complementB"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; B    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|ALU:comb_932|complement16:complementA"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; B    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|ALU:comb_932"                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; CN    ; Input  ; Info     ; Stuck at GND                                                                        ;
; CNOUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|selector8:select_B"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; YY   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|register16:PC" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; CLR  ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|register16:MAR" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; CLR  ; Input ; Info     ; Stuck at VCC             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|register16:R_add_register_0|74173:register8_4"                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; G1N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; G1N[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; G2N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; G2N[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; MN      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MN[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; NN      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; NN[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|register16:R_add_register_0|74173:register8_3"                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; G1N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; G1N[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; G2N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; G2N[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; MN      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MN[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; NN      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; NN[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|register16:R_add_register_0|74173:register8_2"                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; G1N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; G1N[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; G2N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; G2N[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; MN      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MN[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; NN      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; NN[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|register16:R_add_register_0|74173:register8_1"                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; G1N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; G1N[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; G2N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; G2N[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; MN      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MN[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; NN      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; NN[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|register16:R_add_register_0"                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CLR[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|threeToEight:select_control_three_eight2" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu"                                                                                                                                                ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                 ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; jumpTagO             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; rden_RAMO            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; wren_RAMO            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; data_RAMO            ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_RAMO[15..1]" have no fanouts          ;
; data_RAMO            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; address_RAMO         ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "address_RAMO[15..1]" have no fanouts       ;
; address_RAMO         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; MARO                 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "MARO[15..1]" have no fanouts               ;
; MARO                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; R7O                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "R7O[15..1]" have no fanouts                ;
; R7O                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; R6O                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "R6O[15..1]" have no fanouts                ;
; R6O                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; R5O                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "R5O[15..1]" have no fanouts                ;
; R5O                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; R4O                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "R4O[15..1]" have no fanouts                ;
; R4O                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; R3O                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "R3O[15..1]" have no fanouts                ;
; R3O                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; RAO                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "RAO[15..1]" have no fanouts                ;
; RAO                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; RBO                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "RBO[15..1]" have no fanouts                ;
; RBO                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; CPR_select_control4O ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "CPR_select_control4O[3..1]" have no fanouts ;
; CPR_select_control4O ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; CPR_select_control2O ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CPR_select_control2O[1..1]" have no fanouts ;
; CPR_select_control2O ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; CPR0O                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; CPR2O                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; R0O                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "R0O[15..1]" have no fanouts                ;
; R0O                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; q_RAMO               ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "q_RAMO[15..1]" have no fanouts             ;
; q_RAMO               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; selectAO             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "selectAO[15..1]" have no fanouts           ;
; selectAO             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; selectBO             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "selectBO[15..1]" have no fanouts           ;
; selectBO             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; ALU_FO               ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "ALU_FO[15..1]" have no fanouts             ;
; ALU_FO               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; immediate8O          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "immediate8O[15..1]" have no fanouts        ;
; immediate8O          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; ALU_SO               ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "ALU_SO[4..1]" have no fanouts               ;
; ALU_SO               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; R2O                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "R2O[15..1]" have no fanouts                ;
; R2O                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; IRO                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "IRO[15..1]" have no fanouts                ;
; IRO                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; R1O                  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "R1O[15..1]" have no fanouts                ;
; R1O                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; CPIR0                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; select_control_A0    ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "select_control_A0[2..1]" have no fanouts    ;
; select_control_A0    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; YYAO                 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "YYAO[7..1]" have no fanouts                 ;
; YYAO                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; CPR_PO               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; CPR1O                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; R1_INO               ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "R1_INO[15..1]" have no fanouts             ;
; R1_INO               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; 0              ; ram0        ; 16    ; 1024  ; Read/Write ; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue May 18 09:19:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex04 -c ex04
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: clock
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: test
Info (12021): Found 1 design units, including 1 entities, in source file block1.bdf
    Info (12023): Found entity 1: Block1
Info (12021): Found 1 design units, including 1 entities, in source file add1.v
    Info (12023): Found entity 1: add1
Info (12021): Found 1 design units, including 1 entities, in source file threetoeight.v
    Info (12023): Found entity 1: threeToEight
Info (12021): Found 1 design units, including 1 entities, in source file multiunit.v
    Info (12023): Found entity 1: multiunit
Info (12021): Found 1 design units, including 1 entities, in source file upc.v
    Info (12023): Found entity 1: UPC
Info (12021): Found 1 design units, including 1 entities, in source file nextaddress.v
    Info (12023): Found entity 1: nextAddress
Info (12021): Found 1 design units, including 1 entities, in source file selector8_2.v
    Info (12023): Found entity 1: selector8_2
Info (12021): Found 1 design units, including 1 entities, in source file shift16.v
    Info (12023): Found entity 1: shift16
Info (12021): Found 1 design units, including 1 entities, in source file register16.v
    Info (12023): Found entity 1: register16
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file mcu.v
    Info (12023): Found entity 1: MCU
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Warning (12090): Entity "74173" obtained from "74173.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file 74173.v
    Info (12023): Found entity 1: 74173
Info (12021): Found 1 design units, including 1 entities, in source file alu16.v
    Info (12023): Found entity 1: ALU16
Warning (10275): Verilog HDL Module Instantiation warning at ex04.v(107): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file ex04.v
    Info (12023): Found entity 1: ex04
Info (12021): Found 1 design units, including 1 entities, in source file add16.v
    Info (12023): Found entity 1: ADD16
Info (12021): Found 1 design units, including 1 entities, in source file twotofour.v
    Info (12023): Found entity 1: twoToFour
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU
Warning (10463): Verilog HDL Declaration warning at multi16row.v(17): "union" is SystemVerilog-2005 keyword
Warning (10275): Verilog HDL Module Instantiation warning at multi16row.v(26): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file multi16row.v
    Info (12023): Found entity 1: multi16row
Info (12021): Found 1 design units, including 1 entities, in source file rom_bb.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file selector8.v
    Info (12023): Found entity 1: selector8
Warning (10463): Verilog HDL Declaration warning at multiplication16.v(16): "union" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file multiplication16.v
    Info (12023): Found entity 1: multiplication16
Info (12021): Found 1 design units, including 1 entities, in source file clock3.v
    Info (12023): Found entity 1: clock3
Warning (12019): Can't analyze file -- file test_inst.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file complement16.v
    Info (12023): Found entity 1: complement16
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(54): created implicit net for "CLR"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(65): created implicit net for "jumpTagO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(66): created implicit net for "rden_RAMO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(67): created implicit net for "wren_RAMO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(68): created implicit net for "data_RAMO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(69): created implicit net for "address_RAMO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(70): created implicit net for "MARO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(71): created implicit net for "R7O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(72): created implicit net for "R6O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(73): created implicit net for "R5O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(74): created implicit net for "R4O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(75): created implicit net for "R3O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(76): created implicit net for "RAO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(77): created implicit net for "RBO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(78): created implicit net for "CPR_select_control4O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(79): created implicit net for "CPR_select_control2O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(80): created implicit net for "CPR0O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(81): created implicit net for "CPR2O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(82): created implicit net for "R0O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(83): created implicit net for "q_RAMO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(84): created implicit net for "selectAO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(85): created implicit net for "selectBO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(86): created implicit net for "ALU_FO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(89): created implicit net for "immediate8O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(91): created implicit net for "ALU_SO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(92): created implicit net for "R2O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(93): created implicit net for "IRO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(94): created implicit net for "R1O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(95): created implicit net for "CPIR0"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(96): created implicit net for "select_control_A0"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(97): created implicit net for "YYAO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(98): created implicit net for "CPR_PO"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(99): created implicit net for "CPR1O"
Warning (10236): Verilog HDL Implicit Net warning at ex04.v(100): created implicit net for "R1_INO"
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(45): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(53): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(76): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(448): instance has no name
Info (12127): Elaborating entity "ex04" for the top level hierarchy
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cpu"
Info (12128): Elaborating entity "clock" for hierarchy "CPU:cpu|clock:make_clock"
Info (12128): Elaborating entity "threeToEight" for hierarchy "CPU:cpu|threeToEight:cpr_three_eight1"
Info (12128): Elaborating entity "74138" for hierarchy "CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"
Info (12130): Elaborated megafunction instantiation "CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"
Info (12128): Elaborating entity "twoToFour" for hierarchy "CPU:cpu|twoToFour:cpr_tow_four1"
Info (12128): Elaborating entity "register16" for hierarchy "CPU:cpu|register16:R_add_register_0"
Info (12128): Elaborating entity "74173" for hierarchy "CPU:cpu|register16:R_add_register_0|74173:register8_1"
Info (12128): Elaborating entity "selector8_2" for hierarchy "CPU:cpu|selector8_2:select_RA"
Info (12128): Elaborating entity "ram" for hierarchy "CPU:cpu|ram:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:cpu|ram:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CPU:cpu|ram:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CPU:cpu|ram:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_akk1.tdf
    Info (12023): Found entity 1: altsyncram_akk1
Info (12128): Elaborating entity "altsyncram_akk1" for hierarchy "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qva2.tdf
    Info (12023): Found entity 1: altsyncram_qva2
Info (12128): Elaborating entity "altsyncram_qva2" for hierarchy "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987568"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "selector8" for hierarchy "CPU:cpu|selector8:select_A"
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:cpu|ALU:comb_932"
Warning (10230): Verilog HDL assignment warning at ALU.v(126): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at ALU.v(129): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at ALU.v(132): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at ALU.v(135): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at ALU.v(138): truncated value with size 32 to match size of target (17)
Warning (10235): Verilog HDL Always Construct warning at ALU.v(195): variable "jumpTag" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(198): variable "jumpTag" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at ALU.v(110): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ALU.v(109): inferring latch(es) for variable "F", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(109): inferring latch(es) for variable "shift_direction", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(109): inferring latch(es) for variable "CN4", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "CN4" at ALU.v(109)
Info (10041): Inferred latch for "shift_direction" at ALU.v(109)
Info (10041): Inferred latch for "F[0]" at ALU.v(109)
Info (10041): Inferred latch for "F[1]" at ALU.v(109)
Info (10041): Inferred latch for "F[2]" at ALU.v(109)
Info (10041): Inferred latch for "F[3]" at ALU.v(109)
Info (10041): Inferred latch for "F[4]" at ALU.v(109)
Info (10041): Inferred latch for "F[5]" at ALU.v(109)
Info (10041): Inferred latch for "F[6]" at ALU.v(109)
Info (10041): Inferred latch for "F[7]" at ALU.v(109)
Info (10041): Inferred latch for "F[8]" at ALU.v(109)
Info (10041): Inferred latch for "F[9]" at ALU.v(109)
Info (10041): Inferred latch for "F[10]" at ALU.v(109)
Info (10041): Inferred latch for "F[11]" at ALU.v(109)
Info (10041): Inferred latch for "F[12]" at ALU.v(109)
Info (10041): Inferred latch for "F[13]" at ALU.v(109)
Info (10041): Inferred latch for "F[14]" at ALU.v(109)
Info (10041): Inferred latch for "F[15]" at ALU.v(109)
Info (12128): Elaborating entity "shift16" for hierarchy "CPU:cpu|ALU:comb_932|shift16:comb_20"
Info (12128): Elaborating entity "complement16" for hierarchy "CPU:cpu|ALU:comb_932|complement16:complementA"
Info (12128): Elaborating entity "multiplication16" for hierarchy "CPU:cpu|ALU:comb_932|multiplication16:comb_22"
Info (12128): Elaborating entity "multi16row" for hierarchy "CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row"
Info (12128): Elaborating entity "multiunit" for hierarchy "CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[0].unit"
Info (12128): Elaborating entity "add1" for hierarchy "CPU:cpu|ALU:comb_932|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[0].unit|add1:add"
Warning (12020): Port "G1" on the entity instantiation of "three_two_translator" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_two_translator" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_two_translator" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_two_translator" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_two_translator" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_two_translator" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2N" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "MN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "NN" on the entity instantiation of "register8_1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G1" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2AN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "G2BN" on the entity instantiation of "three_eight_translator1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_4|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_4|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_4|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_4|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_3|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_3|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_3|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_3|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_2|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_2|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_2|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_2|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_1|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_1|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_1|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:MAR|74173:register8_1|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_4|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_4|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_4|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_4|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_3|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_3|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_3|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_3|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_2|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_2|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_2|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_2|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_1|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_1|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_1|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:IR|74173:register8_1|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_4|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_4|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_4|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_4|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_3|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_3|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_3|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_3|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_2|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_2|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_2|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_2|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_1|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_1|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_1|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[7].R|74173:register8_1|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_4|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_4|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_4|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_4|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_3|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_3|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_3|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_3|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_2|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_2|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_2|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_2|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_1|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_1|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_1|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[6].R|74173:register8_1|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_4|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_4|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_4|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_4|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_3|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_3|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_3|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_3|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_2|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_2|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_2|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_2|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_1|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_1|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_1|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[5].R|74173:register8_1|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_4|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_4|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_4|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_4|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_3|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_3|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_3|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_3|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_2|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_2|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_2|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_2|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_1|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_1|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_1|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[4].R|74173:register8_1|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_4|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_4|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_4|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_4|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_3|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_3|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_3|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_3|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_2|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_2|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_2|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_2|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_1|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_1|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_1|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[3].R|74173:register8_1|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_4|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_4|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_4|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_4|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_3|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_3|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_3|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_3|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_2|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_2|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_2|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_2|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_1|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_1|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_1|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[2].R|74173:register8_1|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_4|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_4|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_4|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_4|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_3|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_3|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_3|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_3|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_2|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_2|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_2|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_2|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_1|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_1|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_1|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:add_register[1].R|74173:register8_1|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_4|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_4|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_4|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_4|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_3|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_3|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_3|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_3|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_2|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_2|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_2|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_2|Q2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_1|Q4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_1|Q1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_1|Q3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU:cpu|register16:R_add_register_0|74173:register8_1|Q2" feeding internal logic into a wire
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CLK~0
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~0
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~1
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~2
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~3
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~4
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~5
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~6
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~7
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~8
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~9
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~10
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~11
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~12
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~13
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~14
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~15
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~16
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~17
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~18
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CPU:cpu|control_singal~19
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_1|Q1" to the node "PCO[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_1|Q2" to the node "PCO[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_1|Q3" to the node "PCO[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_1|Q4" to the node "PCO[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_2|Q1" to the node "PCO[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_2|Q2" to the node "PCO[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_2|Q3" to the node "PCO[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_2|Q4" to the node "PCO[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_3|Q1" to the node "PCO[8]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_3|Q2" to the node "PCO[9]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_3|Q3" to the node "PCO[10]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_3|Q4" to the node "PCO[11]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_4|Q1" to the node "PCO[12]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_4|Q2" to the node "PCO[13]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_4|Q3" to the node "PCO[14]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU:cpu|register16:PC|74173:register8_4|Q4" to the node "PCO[15]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_1|Q1" to the node "CPU:cpu|selector8:select_A|Q[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_1|Q2" to the node "CPU:cpu|selector8:select_A|Q[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_1|Q3" to the node "CPU:cpu|selector8:select_A|Q[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_1|Q4" to the node "CPU:cpu|selector8:select_A|Q[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_2|Q1" to the node "CPU:cpu|selector8:select_A|Q[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_2|Q2" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_2|Q3" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_2|Q4" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_3|Q1" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_3|Q2" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_3|Q3" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_3|Q4" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_4|Q1" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_4|Q2" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_4|Q3" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU:cpu|register16:PC|74173:register8_4|Q4" to the node "CPU:cpu|selector8:select_A|Q" into an OR gate
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|ALU_S[4]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|clock:make_clock|Wx[1]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|clock:make_clock|Wx[1]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|clock:make_clock|Wx[1]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|clock:make_clock|Wx[1]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|clock:make_clock|Wx[1]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|clock:make_clock|Wx[1]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|clock:make_clock|Wx[1]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|ALU_S[3]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|ALU_S[3]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|ALU_S[3]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|ALU_S[3]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|ALU_S[3]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|ALU_S[3]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|ALU_S[3]
Warning (13012): Latch CPU:cpu|ALU:comb_932|F[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|ALU_S[4]
Warning (13012): Latch CPU:cpu|ALU:comb_932|shift_direction has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|ALU_S[4]
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file D:/wzy/YingBuXian/ex04/output_files/ex04.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1681 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 1631 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 510 warnings
    Info: Peak virtual memory: 545 megabytes
    Info: Processing ended: Tue May 18 09:19:46 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/wzy/YingBuXian/ex04/output_files/ex04.map.smsg.


