<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Clock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AudioDriver.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AudioDriver.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AudioDriver.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AudioDriver.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AudioDriver.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AudioDriver.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AudioDriver.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AudioDriver.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AudioDriver_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AudioDriver_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AudioDriver_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AudioDriver_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AudioDriver_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AudioDriver_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AudioDriver_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AudioDriver_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AudioDriver_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BinToHexadecimalConverter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BinToHexadecimalConverter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BinToHexadecimalConverter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BinToHexadecimalConverter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BinToHexadecimalConverter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BinToHexadecimalConverter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BinToHexadecimalConverter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BinToHexadecimalConverter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BinToHexadecimalConverter_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BinToHexadecimalConverter_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BinToHexadecimalConverter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AlarmController.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AlarmController.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AlarmController.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AlarmController.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AlarmController.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AlarmController.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AlarmController.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AlarmController.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AlarmController_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCDToSevSegDecoder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ClockController.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ClockController.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ClockController.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ClockController.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockController.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ClockController.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ClockController.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ClockController.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockController_Tests_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ClockController_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ClockController_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ClockDivider.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ClockDivider.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ClockDivider.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ClockDivider.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockDivider.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ClockDivider.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ClockDivider.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ClockDivider.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ClockDivider_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ClockDivider_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ClockDivider_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FDIV.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FDIV.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FDIV.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FDIV.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FDIV.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FDIV.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FDIV.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FDIV.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FDIV_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FDIV_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FDIV_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FDIV_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FREQ_DIVIDER_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FREQ_DIVIDER_testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ClockController_Tests_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockController_Tests_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ClockController_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ClockController_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ClockFSM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ClockFSM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ClockFSM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ClockFSM.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockFSM.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ClockFSM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ClockFSM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ClockFSM.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockFSM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ClockFSM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DTHByte.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DTHByte.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DTHByte.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DTHByte.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DTHByte.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DTHByte.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DTHByte.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DTHByte.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DTHByte_Tests_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DTHByte_Tests_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DTHByte_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DecToHexadecimal.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DecToHexadecimal.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DecToHexadecimal.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DecToHexadecimal.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DecToHexadecimal.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DecToHexadecimal.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DecToHexadecimal.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DecToHexadecimal.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DecToHexadecimal_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DecToHexadecimal_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FDIV_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FSMClockUnit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FSMClockUnit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FSMClockUnit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FSMClockUnit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FSMClockUnit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FSMClockUnit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FSMClockUnit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FSMClockUnit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FSMClockUnit_Tests_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FSMClockUnit_Tests_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FSMClockUnit_Tests_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FSMClockUnit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FSMClockUnit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FSMClockUnit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InputDriver_Tests_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InputDriver_Tests_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="InputDriver_Tests_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PWM.ngr"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PWM_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ToneGenerator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ToneGenerator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ToneGenerator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ToneGenerator.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ToneGenerator.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ToneGenerator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ToneGenerator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ToneGenerator.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ToneGenerator_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ToneGenerator_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ToneGenerator_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ToneGenerator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1575042607" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1575042607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575063041" xil_pn:in_ck="-3448323222558971389" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1575063041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1575061549" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-962184331941924237" xil_pn:start_ts="1575061549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575061549" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5954037678236660495" xil_pn:start_ts="1575061549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575056851" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3081484687639469905" xil_pn:start_ts="1575056851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575063041" xil_pn:in_ck="-3448323222558971389" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1575063041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1575063045" xil_pn:in_ck="-3448323222558971389" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-192290728525755418" xil_pn:start_ts="1575063041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1575063046" xil_pn:in_ck="-2556051164060971174" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3114829203131899315" xil_pn:start_ts="1575063045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    <transform xil_pn:end_ts="1575061051" xil_pn:in_ck="-6888856634050578800" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1575061051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AlarmController.vhd"/>
      <outfile xil_pn:name="AudioDriver.vhd"/>
      <outfile xil_pn:name="BCDToSevSegDecoder.vhd"/>
      <outfile xil_pn:name="Clock.vhd"/>
      <outfile xil_pn:name="ClockController.vhd"/>
      <outfile xil_pn:name="ClockController_Tests.vhd"/>
      <outfile xil_pn:name="ClockFSM.vhd"/>
      <outfile xil_pn:name="DTHByte.vhd"/>
      <outfile xil_pn:name="DTHByte_Tests.vhd"/>
      <outfile xil_pn:name="DecToHexadecimal.vhd"/>
      <outfile xil_pn:name="FDIV.vhd"/>
      <outfile xil_pn:name="FSMClockUnit.vhd"/>
      <outfile xil_pn:name="FSMClockUnit_Tests.vhd"/>
      <outfile xil_pn:name="InputDriver.vhd"/>
      <outfile xil_pn:name="InputDriver_Tests.vhd"/>
      <outfile xil_pn:name="PWM.vhd"/>
      <outfile xil_pn:name="PWM_testbench.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_testbench.vhd"/>
      <outfile xil_pn:name="SevSegDriver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1575061051" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7091397548296049852" xil_pn:start_ts="1575061051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575061051" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4861167598518159298" xil_pn:start_ts="1575061051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575041816" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3081484687639469905" xil_pn:start_ts="1575041816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575061051" xil_pn:in_ck="-6888856634050578800" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1575061051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AlarmController.vhd"/>
      <outfile xil_pn:name="AudioDriver.vhd"/>
      <outfile xil_pn:name="BCDToSevSegDecoder.vhd"/>
      <outfile xil_pn:name="Clock.vhd"/>
      <outfile xil_pn:name="ClockController.vhd"/>
      <outfile xil_pn:name="ClockController_Tests.vhd"/>
      <outfile xil_pn:name="ClockFSM.vhd"/>
      <outfile xil_pn:name="DTHByte.vhd"/>
      <outfile xil_pn:name="DTHByte_Tests.vhd"/>
      <outfile xil_pn:name="DecToHexadecimal.vhd"/>
      <outfile xil_pn:name="FDIV.vhd"/>
      <outfile xil_pn:name="FSMClockUnit.vhd"/>
      <outfile xil_pn:name="FSMClockUnit_Tests.vhd"/>
      <outfile xil_pn:name="InputDriver.vhd"/>
      <outfile xil_pn:name="InputDriver_Tests.vhd"/>
      <outfile xil_pn:name="PWM.vhd"/>
      <outfile xil_pn:name="PWM_testbench.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_testbench.vhd"/>
      <outfile xil_pn:name="SevSegDriver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1575061055" xil_pn:in_ck="-6888856634050578800" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1533281343011212504" xil_pn:start_ts="1575061051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InputDriver_Tests_beh.prj"/>
      <outfile xil_pn:name="InputDriver_Tests_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1575061055" xil_pn:in_ck="8497436085981420869" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7859012765181145301" xil_pn:start_ts="1575061055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InputDriver_Tests_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1575009833" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1575009833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575063407" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8603434400940883711" xil_pn:start_ts="1575063407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575063407" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3081484687639469905" xil_pn:start_ts="1575063407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575063407" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1575063407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575063407" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8383551806874426047" xil_pn:start_ts="1575063407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575063407" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1575063407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575063407" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7933382311524995513" xil_pn:start_ts="1575063407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575063417" xil_pn:in_ck="6965848458739122790" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1626701048734309688" xil_pn:start_ts="1575063407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AudioDriver.lso"/>
      <outfile xil_pn:name="AudioDriver.ngc"/>
      <outfile xil_pn:name="AudioDriver.ngr"/>
      <outfile xil_pn:name="AudioDriver.prj"/>
      <outfile xil_pn:name="AudioDriver.stx"/>
      <outfile xil_pn:name="AudioDriver.syr"/>
      <outfile xil_pn:name="AudioDriver.xst"/>
      <outfile xil_pn:name="AudioDriver_stx_beh.prj"/>
      <outfile xil_pn:name="AudioDriver_testbench_beh.prj"/>
      <outfile xil_pn:name="AudioDriver_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="AudioDriver_xst.xrpt"/>
      <outfile xil_pn:name="FDIV.ngr"/>
      <outfile xil_pn:name="PWM.ngr"/>
      <outfile xil_pn:name="ToneGenerator.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    <transform xil_pn:end_ts="1575040394" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5674977857289324139" xil_pn:start_ts="1575040394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575040394" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4900191161299498235" xil_pn:start_ts="1575040394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575040394" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1575040394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575040394" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8947421779955584727" xil_pn:start_ts="1575040394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575040394" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1575040394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575040394" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6145886687625476337" xil_pn:start_ts="1575040394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575041387" xil_pn:in_ck="-7586670404464530678" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6647404686525869410" xil_pn:start_ts="1575041379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="DTHByte.prj"/>
      <outfile xil_pn:name="DTHByte.xst"/>
    </transform>
  </transforms>

</generated_project>
