Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/tb_procesador1_isim_beh.exe -prj C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/tb_procesador1_beh.prj work.tb_procesador1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/UC.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/RF.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/PC.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/NPC.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/IM.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/ADD.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/Procesador1.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/tb_procesador1.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:1196 - "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/IM.vhd" Line 53: Readline called past the end of file romfile
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling architecture behavioral of entity ADD [add_default]
Compiling architecture behavioral of entity NPC [npc_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture arqinstructionmemory of entity IM [im_default]
Compiling architecture behavioral of entity UC [uc_default]
Compiling architecture arq_registerfile of entity RF [rf_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture arq_procesador1 of entity Procesador1 [procesador1_default]
Compiling architecture behavior of entity tb_procesador1
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo/tb_procesador1_isim_beh.exe
Fuse Memory Usage: 36396 KB
Fuse CPU Usage: 2421 ms
