

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-fc80690a07466c1876745320413ad46fcb9c3275_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_perfect_mem_data                    0 # no wait for data on scoreboard
-gpgpu_write_sched_order                    0 # write order in which warps were executed in file
-gpgpu_follow_defined_sched_order                    0 # follow sched order written in file
-gpgpu_print_stall_data                    0 # Print verbose stall data per cycle
-gpgpu_print_cout_statements                    0 # Print verbose stall data per cycle
-gpgpu_sched_all_warps                    0 # All schedulers see all warps
-gpgpu_reply_buffer                     1 # Replay instructions which could not be executed later
-gpgpu_reply_buffer_seperate_mem_comp                    0 # Replay instructions which could not be executed later
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      34 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_perfect_control                    0 # perfect control so that all control hazardsare resolved immediately
-gpgpu_pending_write_ignore                    0 # Ignore Pending Writes
-gpgpu_ignore_synchronization                    0 # Ignores synchronization (CAREFUL: may break execution)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,1,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1905.0:1905.0:1905.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1905000000.000000:1905000000.000000:1905000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000052493438320:0.00000000052493438320:0.00000000052493438320:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fc725700000,65536
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1.traceg
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 22
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc75b000000
-local mem base_addr = 0x00007fc75d000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 1 
gpu_sim_cycle = 15432
gpu_sim_insn = 3718129
gpu_ipc =     240.9363
gpu_tot_sim_cycle = 15432
gpu_tot_stall_cycle = 51160
tot_cycles_exec_all_SM = 1400916
cycles_passed = 15432
gpu_tot_sim_insn = 3718129
gpu_tot_ipc =     240.9363
gpu_tot_issued_cta = 64
gpu_occupancy = 46.8830% 
gpu_tot_occupancy = 46.8830% 
max_total_param_size = 0
gpu_stall_dramfull = 2946
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0148
partiton_level_parallism_total  =       1.0148
partiton_level_parallism_util =       6.5445
partiton_level_parallism_util_total  =       6.5445
L2_BW  =      74.5330 GB/Sec
L2_BW_total  =      74.5330 GB/Sec
gpu_total_sim_rate=286009

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66352
	L1I_total_cache_misses = 15267
	L1I_total_cache_miss_rate = 0.2301
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[1]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[2]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[3]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 143
	L1D_cache_core[4]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[5]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[6]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[7]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[8]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[9]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[10]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[11]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[12]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[13]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[14]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[15]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[16]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[17]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[18]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[19]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[20]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[21]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[22]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[23]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[24]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[25]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[26]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[27]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 143
	L1D_cache_core[28]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[29]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[30]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[31]: Access = 272, Miss = 256, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[32]: Access = 272, Miss = 256, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[33]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52
	L1D_total_cache_accesses = 16896
	L1D_total_cache_misses = 16608
	L1D_total_cache_miss_rate = 0.9830
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4349
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2016
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 51085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15267
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14198
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80550

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 303
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4046
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
261, 256, 256, 256, 256, 256, 256, 261, 261, 256, 256, 256, 256, 256, 256, 261, 
gpgpu_n_tot_thrd_icount = 3718129
gpgpu_n_tot_w_icount = 132544
gpgpu_n_stall_shd_mem = 9581
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4352
gpgpu_n_mem_write_global = 10240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90112
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 204800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7504
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107091	W0_Idle:2349828	W0_Scoreboard:98941	W1:1366	W2:3406	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:768	W15:768	W16:320	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:471	W29:425	W30:4231	W31:875	W32:109205
single_issue_nums: WS0:33296	WS1:32976	WS2:32976	WS3:33296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34816 {8:4352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_coretomem[INST_ACC_R] = 8552 {8:1069,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {40:4352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81920 {8:10240,}
traffic_breakdown_memtocore[INST_ACC_R] = 171040 {40:4276,}
ENTERING ACCELSIM HERE
maxmflatency = 472 
max_icnt2mem_latency = 308 
maxmrqlatency = 13 
max_icnt2sh_latency = 103 
averagemflatency = 215 
avg_icnt2mem_latency = 94 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 27 
mrq_lat_table:48 	3 	4 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10464 	4128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1013 	28 	8 	3977 	5407 	5115 	112 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3977 	3055 	2486 	2632 	1923 	519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609      6069      6081         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5956      6294      6227      6110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6609      6620         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6936      7261         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7271      7597         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7917      8251         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      8584      8907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      9542      9228         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      7914      9889         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10215     11472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     11889     12212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     12628     13046         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13369     13720         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     14032     14354         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     14680         0         0         0         0         0         0         0         0         0         0         0         0         0      5990      5981 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0      5987      5973 
average row accesses per activate:
dram[0]:  4.000000  4.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
average row locality = 160/37 = 4.324324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
total dram reads = 160
min_bank_accesses = 0!
chip skew: 24/8 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7459      7717      3916      3965    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4419      3742      3983      4063    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3107      6436    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8851      6172    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6245      7329    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6430      6148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       6215      6345    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       6439      6153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       6189      6341    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       6388      6209    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       6203      6323    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       6412      6154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       6181      6360    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       6678      6155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       7471    none      none      none      none      none      none      none      none      none      none      none      none      none         314       311
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none         314       358
maximum mf latency per bank:
dram[0]:        229       240       315       315       293       309       309       340       314       321       311       340         0         0         0         0
dram[1]:        352       227       445       315       285       337       320       354       331       352       333       353         0         0         0         0
dram[2]:        231       238       270       286       303       334       312       340       317       332       314       342         0         0         0         0
dram[3]:        379       230       274       305       282       299       308       287       321       289       326       292         0         0         0         0
dram[4]:        232       328       267       302       271       304       277       326       280       344       281       338         0         0         0         0
dram[5]:        350       227       286       282       299       293       328       305       327       316       321       324         0         0         0         0
dram[6]:        234       235       269       313       274       314       284       363       283       386       297       369         0         0         0         0
dram[7]:        245       229       262       284       277       330       345       337       386       353       387       361         0         0         0         0
dram[8]:        233       240       273       300       275       297       302       323       310       342       319       321         0         0         0         0
dram[9]:        239       227       300       282       305       328       339       340       331       324       326       340         0         0         0         0
dram[10]:        236       243       281       273       281       275       276       368       280       367       276       352         0         0         0         0
dram[11]:        241       223       294       271       299       286       316       307       320       293       305       316         0         0         0         0
dram[12]:        229       233       284       288       294       341       307       365       300       330       306       360         0         0         0         0
dram[13]:        263       227       297       272       319       307       364       302       364       312       369       321         0         0         0         0
dram[14]:        231       232       472       271       445       328       369       367       362       332       359       363         0         0       316       315
dram[15]:        237       223       295       266       305       326       366       322       366       325       372       343         0         0       316       317
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28331 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002257
n_activity=208 dram_eff=0.3077
bk0: 4a 28324i bk1: 4a 28323i bk2: 4a 28321i bk3: 4a 28320i bk4: 0a 28348i bk5: 0a 28350i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090909
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002257 
total_CMD = 28351 
util_bw = 64 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 28221 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28331 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00793623
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28323 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003386
n_activity=308 dram_eff=0.3117
bk0: 8a 28316i bk1: 8a 28315i bk2: 4a 28321i bk3: 4a 28320i bk4: 0a 28348i bk5: 0a 28349i bk6: 0a 28349i bk7: 0a 28350i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28352i bk14: 0a 28353i bk15: 0a 28353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003386 
total_CMD = 28351 
util_bw = 96 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 28175 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28323 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000847 
Either_Row_CoL_Bus_Util = 0.000988 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00874749
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28337 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001693
n_activity=111 dram_eff=0.4324
bk0: 8a 28313i bk1: 4a 28322i bk2: 0a 28351i bk3: 0a 28351i bk4: 0a 28351i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 1.203125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203125 

BW Util details:
bwutil = 0.001693 
total_CMD = 28351 
util_bw = 48 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 28280 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28337 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000423 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00476174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28323i bk1: 4a 28322i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00447956
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28323i bk1: 4a 28322i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00465592
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28323i bk1: 4a 28322i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00447956
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28323i bk1: 4a 28322i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00451483
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28322i bk1: 4a 28321i bk2: 0a 28349i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28350i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28352i bk13: 0a 28352i bk14: 0a 28352i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00447956
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28323i bk1: 4a 28322i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00451483
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28323i bk1: 4a 28322i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00447956
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28323i bk1: 4a 28322i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00447956
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28323i bk1: 4a 28322i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00458538
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28323i bk1: 4a 28322i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00444429
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=124 dram_eff=0.2581
bk0: 4a 28323i bk1: 4a 28322i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28351i bk13: 0a 28351i bk14: 0a 28351i bk15: 0a 28352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00447956
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28336 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001693
n_activity=141 dram_eff=0.3404
bk0: 4a 28320i bk1: 0a 28350i bk2: 0a 28350i bk3: 0a 28350i bk4: 0a 28350i bk5: 0a 28350i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28352i bk13: 0a 28353i bk14: 4a 28323i bk15: 4a 28323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192771
Bank_Level_Parallism_Col = 1.185185
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185185 

BW Util details:
bwutil = 0.001693 
total_CMD = 28351 
util_bw = 48 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 28262 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28336 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.000423 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00585517
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28351 n_nop=28341 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=86 dram_eff=0.3721
bk0: 0a 28349i bk1: 0a 28350i bk2: 0a 28351i bk3: 0a 28351i bk4: 0a 28351i bk5: 0a 28351i bk6: 0a 28351i bk7: 0a 28351i bk8: 0a 28351i bk9: 0a 28351i bk10: 0a 28351i bk11: 0a 28351i bk12: 0a 28352i bk13: 0a 28352i bk14: 4a 28322i bk15: 4a 28313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229508
Bank_Level_Parallism_Col = 1.216667
Bank_Level_Parallism_Ready = 1.333333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216667 

BW Util details:
bwutil = 0.001129 
total_CMD = 28351 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 28287 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28351 
n_nop = 28341 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00285704

========= L2 cache stats =========
L2_cache_bank[0]: Access = 616, Miss = 324, Miss_rate = 0.526, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[1]: Access = 616, Miss = 324, Miss_rate = 0.526, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[2]: Access = 752, Miss = 328, Miss_rate = 0.436, Pending_hits = 24, Reservation_fails = 205
L2_cache_bank[3]: Access = 752, Miss = 328, Miss_rate = 0.436, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[4]: Access = 648, Miss = 328, Miss_rate = 0.506, Pending_hits = 24, Reservation_fails = 205
L2_cache_bank[5]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[6]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[7]: Access = 580, Miss = 324, Miss_rate = 0.559, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[8]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 29
L2_cache_bank[9]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 68
L2_cache_bank[10]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[11]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[13]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[14]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[15]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[16]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[17]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[18]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[19]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[20]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[21]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[22]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[23]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[24]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 90
L2_cache_bank[25]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[26]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[27]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[28]: Access = 616, Miss = 328, Miss_rate = 0.532, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[29]: Access = 480, Miss = 324, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 480, Miss = 324, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 324, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 18868
L2_total_cache_misses = 10384
L2_total_cache_miss_rate = 0.5503
L2_total_cache_pending_hits = 384
L2_total_cache_reservation_fails = 3252
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3764
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 384
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3252
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 384
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4660
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3252
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18868
icnt_total_pkts_simt_to_mem=15661
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15661
Req_Network_cycles = 15432
Req_Network_injected_packets_per_cycle =       1.0148 
Req_Network_conflicts_per_cycle =       0.2828
Req_Network_conflicts_per_cycle_util =       1.8298
Req_Bank_Level_Parallism =       6.5665
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4142
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0571

Reply_Network_injected_packets_num = 18868
Reply_Network_cycles = 15432
Reply_Network_injected_packets_per_cycle =        1.2227
Reply_Network_conflicts_per_cycle =        0.9396
Reply_Network_conflicts_per_cycle_util =       2.7431
Reply_Bank_Level_Parallism =       3.5694
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4379
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0360
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 286009 (inst/sec)
gpgpu_simulation_rate = 1187 (cycle/sec)
gpgpu_silicon_slowdown = 1604886x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2.traceg
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 26
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc75b000000
-local mem base_addr = 0x00007fc75d000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 2 
gpu_sim_cycle = 7342
gpu_sim_insn = 1329984
gpu_ipc =     181.1474
gpu_tot_sim_cycle = 22774
gpu_tot_stall_cycle = 67686
tot_cycles_exec_all_SM = 1690288
cycles_passed = 22774
gpu_tot_sim_insn = 5048113
gpu_tot_ipc =     221.6612
gpu_tot_issued_cta = 128
gpu_occupancy = 45.4503% 
gpu_tot_occupancy = 46.6378% 
max_total_param_size = 0
gpu_stall_dramfull = 2946
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1121
partiton_level_parallism_total  =       1.3686
partiton_level_parallism_util =       9.0000
partiton_level_parallism_util_total  =       7.5724
L2_BW  =     129.2266 GB/Sec
L2_BW_total  =      92.1654 GB/Sec
gpu_total_sim_rate=265690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90992
	L1I_total_cache_misses = 15571
	L1I_total_cache_miss_rate = 0.1711
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 235
	L1D_cache_core[1]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[2]: Access = 1040, Miss = 974, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[3]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 230
	L1D_cache_core[4]: Access = 1040, Miss = 974, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[5]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 240
	L1D_cache_core[6]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 249
	L1D_cache_core[7]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[8]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[9]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[10]: Access = 1024, Miss = 960, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[11]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[12]: Access = 1024, Miss = 960, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 271
	L1D_cache_core[13]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[14]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[15]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[16]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[17]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 247
	L1D_cache_core[18]: Access = 1040, Miss = 974, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[19]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[20]: Access = 1040, Miss = 974, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 271
	L1D_cache_core[21]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[22]: Access = 1072, Miss = 988, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 216
	L1D_cache_core[23]: Access = 1072, Miss = 988, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 234
	L1D_cache_core[24]: Access = 1072, Miss = 988, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 216
	L1D_cache_core[25]: Access = 1072, Miss = 988, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 268
	L1D_cache_core[26]: Access = 784, Miss = 750, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 187
	L1D_cache_core[27]: Access = 800, Miss = 750, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[28]: Access = 784, Miss = 750, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 187
	L1D_cache_core[29]: Access = 800, Miss = 750, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 168
	L1D_cache_core[30]: Access = 768, Miss = 704, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 169
	L1D_cache_core[31]: Access = 784, Miss = 704, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 178
	L1D_cache_core[32]: Access = 784, Miss = 704, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 191
	L1D_cache_core[33]: Access = 768, Miss = 704, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 186
	L1D_total_cache_accesses = 33536
	L1D_total_cache_misses = 31056
	L1D_total_cache_miss_rate = 0.9260
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7986
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 75421
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15571
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14483
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105475

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3869
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4117
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
357, 352, 352, 352, 352, 352, 352, 358, 357, 352, 352, 352, 352, 352, 352, 358, 
gpgpu_n_tot_thrd_icount = 5048113
gpgpu_n_tot_w_icount = 181760
gpgpu_n_stall_shd_mem = 15831
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17792
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 225280
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 368640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2653
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13178
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146131	W0_Idle:2577713	W0_Scoreboard:323242	W1:1686	W2:5710	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:768	W15:896	W16:320	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:471	W29:425	W30:6215	W31:875	W32:148693
single_issue_nums: WS0:45584	WS1:45264	WS2:45264	WS3:45648	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 142336 {8:17792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_coretomem[INST_ACC_R] = 8704 {8:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 711680 {40:17792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
traffic_breakdown_memtocore[INST_ACC_R] = 174080 {40:4352,}
ENTERING ACCELSIM HERE
maxmflatency = 532 
max_icnt2mem_latency = 308 
maxmrqlatency = 13 
max_icnt2sh_latency = 221 
averagemflatency = 236 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 18 
mrq_lat_table:48 	3 	4 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21856 	8216 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1032 	28 	8 	7910 	12405 	9035 	749 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9287 	5811 	4642 	4626 	4303 	1214 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609      6069      6081         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5956      6294      6227      6110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6609      6620         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6936      7261         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7271      7597         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7917      8251         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      8584      8907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      9542      9228         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      7914      9889         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10215     11472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     11889     12212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     12628     13046         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13369     13720         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     14032     14354         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     14680         0         0         0         0         0         0         0         0         0         0         0         0         0      5990      5981 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0      5987      5973 
average row accesses per activate:
dram[0]:  4.000000  4.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
average row locality = 160/37 = 4.324324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
total dram reads = 160
min_bank_accesses = 0!
chip skew: 24/8 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      14281     14719      9964     10168    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8050      7284     10113     10094    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6577     13396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      15908     12903    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      13100     14486    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      13696     13125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      12868     13625    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      13400     13165    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      13004     13696    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      13358     13228    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      12906     14041    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      13274     13226    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      12928     13240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      14041     13242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      14177    none      none      none      none      none      none      none      none      none      none      none      none      none         314       311
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none         314       358
maximum mf latency per bank:
dram[0]:        276       292       315       315       336       345       328       344       314       332       316       347         0         0         0         0
dram[1]:        356       296       445       315       387       381       384       383       365       367       387       385         0         0         0         0
dram[2]:        309       288       270       286       377       343       363       344       338       332       340       345         0         0         0         0
dram[3]:        379       276       274       305       360       326       359       324       321       296       359       324         0         0         0         0
dram[4]:        273       328       267       302       343       417       320       395       305       344       317       364         0         0         0         0
dram[5]:        350       285       286       282       393       358       365       359       338       336       343       341         0         0         0         0
dram[6]:        275       326       269       313       331       444       303       428       288       386       297       415         0         0         0         0
dram[7]:        299       278       262       284       336       364       345       366       386       353       387       361         0         0         0         0
dram[8]:        271       344       273       300       362       432       348       446       323       450       339       453         0         0         0         0
dram[9]:        298       266       300       282       318       359       339       362       334       361       335       364         0         0         0         0
dram[10]:        267       424       281       273       346       503       334       517       320       532       332       524         0         0         0         0
dram[11]:        289       279       294       271       317       365       316       376       320       376       321       377         0         0         0         0
dram[12]:        257       276       284       288       348       357       343       365       309       343       344       361         0         0         0         0
dram[13]:        293       281       297       272       319       370       364       361       364       344       369       373         0         0         0         0
dram[14]:        253       278       472       271       445       361       369       367       362       345       359       364         0         0       316       315
dram[15]:        291       268       295       266       305       351       366       349       366       325       372       354         0         0       316       317
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41821 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00153
n_activity=208 dram_eff=0.3077
bk0: 4a 41814i bk1: 4a 41813i bk2: 4a 41811i bk3: 4a 41810i bk4: 0a 41838i bk5: 0a 41840i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090909
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001530 
total_CMD = 41841 
util_bw = 64 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 41711 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41821 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000096 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0053775
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41813 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002294
n_activity=308 dram_eff=0.3117
bk0: 8a 41806i bk1: 8a 41805i bk2: 4a 41811i bk3: 4a 41810i bk4: 0a 41838i bk5: 0a 41839i bk6: 0a 41839i bk7: 0a 41840i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41842i bk14: 0a 41843i bk15: 0a 41843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002294 
total_CMD = 41841 
util_bw = 96 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 41665 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41813 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000096 
CoL_Bus_Util = 0.000574 
Either_Row_CoL_Bus_Util = 0.000669 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0059272
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41827 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001147
n_activity=111 dram_eff=0.4324
bk0: 8a 41803i bk1: 4a 41812i bk2: 0a 41841i bk3: 0a 41841i bk4: 0a 41841i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 1.203125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203125 

BW Util details:
bwutil = 0.001147 
total_CMD = 41841 
util_bw = 48 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 41770 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41827 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0032265
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41813i bk1: 4a 41812i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41813i bk1: 4a 41812i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0031548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41813i bk1: 4a 41812i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030353
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41813i bk1: 4a 41812i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030592
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41812i bk1: 4a 41811i bk2: 0a 41839i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41840i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41842i bk13: 0a 41842i bk14: 0a 41842i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030353
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41813i bk1: 4a 41812i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030592
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41813i bk1: 4a 41812i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030353
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41813i bk1: 4a 41812i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030353
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41813i bk1: 4a 41812i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.003107
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41813i bk1: 4a 41812i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030114
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=124 dram_eff=0.2581
bk0: 4a 41813i bk1: 4a 41812i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41841i bk13: 0a 41841i bk14: 0a 41841i bk15: 0a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41769 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030353
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41826 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001147
n_activity=141 dram_eff=0.3404
bk0: 4a 41810i bk1: 0a 41840i bk2: 0a 41840i bk3: 0a 41840i bk4: 0a 41840i bk5: 0a 41840i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41842i bk13: 0a 41843i bk14: 4a 41813i bk15: 4a 41813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192771
Bank_Level_Parallism_Col = 1.185185
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185185 

BW Util details:
bwutil = 0.001147 
total_CMD = 41841 
util_bw = 48 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 41752 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41826 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0039674
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41841 n_nop=41831 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=86 dram_eff=0.3721
bk0: 0a 41839i bk1: 0a 41840i bk2: 0a 41841i bk3: 0a 41841i bk4: 0a 41841i bk5: 0a 41841i bk6: 0a 41841i bk7: 0a 41841i bk8: 0a 41841i bk9: 0a 41841i bk10: 0a 41841i bk11: 0a 41841i bk12: 0a 41842i bk13: 0a 41842i bk14: 4a 41812i bk15: 4a 41803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229508
Bank_Level_Parallism_Col = 1.216667
Bank_Level_Parallism_Ready = 1.333333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216667 

BW Util details:
bwutil = 0.000765 
total_CMD = 41841 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 41777 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41841 
n_nop = 41831 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1128, Miss = 324, Miss_rate = 0.287, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[1]: Access = 1128, Miss = 324, Miss_rate = 0.287, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[2]: Access = 1264, Miss = 328, Miss_rate = 0.259, Pending_hits = 24, Reservation_fails = 205
L2_cache_bank[3]: Access = 1264, Miss = 328, Miss_rate = 0.259, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[4]: Access = 1200, Miss = 328, Miss_rate = 0.273, Pending_hits = 24, Reservation_fails = 205
L2_cache_bank[5]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[6]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[7]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[8]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 29
L2_cache_bank[9]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 68
L2_cache_bank[10]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[11]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[13]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[14]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[15]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[16]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[17]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[18]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[19]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[20]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[21]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[22]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[23]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[24]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 90
L2_cache_bank[25]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[26]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[27]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[28]: Access = 1096, Miss = 328, Miss_rate = 0.299, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[29]: Access = 960, Miss = 324, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 960, Miss = 324, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 960, Miss = 324, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34432
L2_total_cache_misses = 10384
L2_total_cache_miss_rate = 0.3016
L2_total_cache_pending_hits = 384
L2_total_cache_reservation_fails = 3252
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 384
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3252
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 384
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4736
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3252
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34432
icnt_total_pkts_simt_to_mem=31168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31168
Req_Network_cycles = 22774
Req_Network_injected_packets_per_cycle =       1.3686 
Req_Network_conflicts_per_cycle =       0.4123
Req_Network_conflicts_per_cycle_util =       2.2858
Req_Bank_Level_Parallism =       7.5871
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6499
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0600

Reply_Network_injected_packets_num = 34432
Reply_Network_cycles = 22774
Reply_Network_injected_packets_per_cycle =        1.5119
Reply_Network_conflicts_per_cycle =        1.3311
Reply_Network_conflicts_per_cycle_util =       4.2927
Reply_Bank_Level_Parallism =       4.8757
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6587
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0445
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 265690 (inst/sec)
gpgpu_simulation_rate = 1198 (cycle/sec)
gpgpu_silicon_slowdown = 1590150x
launching memcpy command : MemcpyHtoD,0x00007fc725760000,65536
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3.traceg
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 22
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc75b000000
-local mem base_addr = 0x00007fc75d000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 3 
gpu_sim_cycle = 7969
gpu_sim_insn = 3719373
gpu_ipc =     466.7302
gpu_tot_sim_cycle = 30743
gpu_tot_stall_cycle = 110034
tot_cycles_exec_all_SM = 2051000
cycles_passed = 30743
gpu_tot_sim_insn = 8767486
gpu_tot_ipc =     285.1864
gpu_tot_issued_cta = 192
gpu_occupancy = 44.6064% 
gpu_tot_occupancy = 46.2806% 
max_total_param_size = 0
gpu_stall_dramfull = 2946
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8311
partiton_level_parallism_total  =       1.4885
partiton_level_parallism_util =       8.8329
partiton_level_parallism_util_total  =       7.9334
L2_BW  =     111.6236 GB/Sec
L2_BW_total  =      97.2092 GB/Sec
gpu_total_sim_rate=337211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 157344
	L1I_total_cache_misses = 15571
	L1I_total_cache_miss_rate = 0.0990
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 379
	L1D_cache_core[1]: Access = 1568, Miss = 1486, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[2]: Access = 1552, Miss = 1486, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 401
	L1D_cache_core[3]: Access = 1568, Miss = 1486, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 373
	L1D_cache_core[4]: Access = 1552, Miss = 1486, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 412
	L1D_cache_core[5]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 371
	L1D_cache_core[6]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[7]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[8]: Access = 1568, Miss = 1472, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[9]: Access = 1552, Miss = 1472, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 404
	L1D_cache_core[10]: Access = 1536, Miss = 1472, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 427
	L1D_cache_core[11]: Access = 1552, Miss = 1472, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[12]: Access = 1536, Miss = 1472, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 409
	L1D_cache_core[13]: Access = 1568, Miss = 1472, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 389
	L1D_cache_core[14]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 411
	L1D_cache_core[15]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[16]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 395
	L1D_cache_core[17]: Access = 1568, Miss = 1486, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 386
	L1D_cache_core[18]: Access = 1568, Miss = 1500, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 379
	L1D_cache_core[19]: Access = 1584, Miss = 1500, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 374
	L1D_cache_core[20]: Access = 1568, Miss = 1500, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[21]: Access = 1600, Miss = 1500, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 383
	L1D_cache_core[22]: Access = 1328, Miss = 1244, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[23]: Access = 1344, Miss = 1244, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 299
	L1D_cache_core[24]: Access = 1344, Miss = 1244, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 281
	L1D_cache_core[25]: Access = 1328, Miss = 1244, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 335
	L1D_cache_core[26]: Access = 1328, Miss = 1276, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 318
	L1D_cache_core[27]: Access = 1328, Miss = 1276, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 312
	L1D_cache_core[28]: Access = 1312, Miss = 1276, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 317
	L1D_cache_core[29]: Access = 1328, Miss = 1276, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[30]: Access = 1296, Miss = 1230, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 301
	L1D_cache_core[31]: Access = 1328, Miss = 1230, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 322
	L1D_cache_core[32]: Access = 1328, Miss = 1230, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 330
	L1D_cache_core[33]: Access = 1312, Miss = 1230, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 318
	L1D_total_cache_accesses = 50432
	L1D_total_cache_misses = 47664
	L1D_total_cache_miss_rate = 0.9451
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 12370
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5040
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 141773
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15571
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14483
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171827

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3935
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8435
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
618, 608, 608, 608, 608, 608, 608, 619, 618, 608, 608, 608, 608, 608, 608, 619, 
gpgpu_n_tot_thrd_icount = 8767486
gpgpu_n_tot_w_icount = 314304
gpgpu_n_stall_shd_mem = 26138
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22144
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 315392
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 573440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4796
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21342
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:233309	W0_Idle:2809925	W0_Scoreboard:480517	W1:3002	W2:9030	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:1546	W15:1670	W16:646	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:918	W29:784	W30:10403	W31:1725	W32:257881
single_issue_nums: WS0:78880	WS1:78240	WS2:78240	WS3:78944	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 177152 {8:22144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 901120 {40:22528,}
traffic_breakdown_coretomem[INST_ACC_R] = 8704 {8:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 885760 {40:22144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
traffic_breakdown_memtocore[INST_ACC_R] = 174080 {40:4352,}
ENTERING ACCELSIM HERE
maxmflatency = 532 
max_icnt2mem_latency = 308 
maxmrqlatency = 13 
max_icnt2sh_latency = 221 
averagemflatency = 231 
avg_icnt2mem_latency = 60 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 22 
mrq_lat_table:55 	3 	9 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31412 	13252 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1032 	28 	8 	11299 	20267 	11949 	1176 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13286 	8037 	6399 	6623 	6720 	3397 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609      6069      6081         0         0         0         0         0         0         0         0         0         0      5419      5429 
dram[1]:      5956      6294      6227      6110         0         0         0         0         0         0         0         0         0         0      5428      5413 
dram[2]:      6609      6620         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6936      7261         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7271      7597         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7917      8251         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      8584      8907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      9542      9228         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      7914      9889         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10215     11472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     11889     12212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     12628     13046         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13369     13720         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     14032     14354         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     14680         0         0         0         0         0         0         0         0         0         0         0         0         0      5990      5981 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0      5987      5973 
average row accesses per activate:
dram[0]:  4.000000  4.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[1]:  8.000000  8.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[2]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
average row locality = 176/41 = 4.292683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         4         4         0         0         0         0         0         0         0         0         0         0         4         4 
dram[1]:         8         8         4         4         0         0         0         0         0         0         0         0         0         0         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
total dram reads = 176
min_bank_accesses = 0!
chip skew: 32/8 = 4.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18930     18665     14674     14223    none      none      none      none      none      none      none      none      none      none        4992      4249
dram[1]:      10229      9124     14670     13857    none      none      none      none      none      none      none      none      none      none        4800      4003
dram[2]:       8674     17373    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      20391     16711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      16811     18394    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      18049     17327    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      16506     17518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      17289     17308    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      17070     17641    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      17748     16852    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      17124     17797    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      17314     16792    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      17140     17138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      18529     17408    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      18334    none      none      none      none      none      none      none      none      none      none      none      none      none        4580      4325
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        4489      4120
maximum mf latency per bank:
dram[0]:        462       313       461       318       460       345       461       344       314       332       316       347       219       232       463       341
dram[1]:        408       297       445       315       411       381       412       383       365       367       387       385       235       232       413       342
dram[2]:        404       319       404       321       404       343       403       346       338       332       340       345       218       231       404       319
dram[3]:        419       320       424       322       423       326       427       324       321       296       359       324       237       229       420       317
dram[4]:        347       337       348       340       352       417       356       395       305       344       317       364       214       228       369       339
dram[5]:        387       335       385       341       393       358       394       359       338       336       343       341       253       242       395       340
dram[6]:        341       350       344       357       347       444       358       428       288       386       297       415       216       225       365       343
dram[7]:        340       337       343       336       344       364       346       366       386       353       387       361       231       244       348       339
dram[8]:        388       344       389       329       396       432       398       446       323       450       339       453       221       237       398       337
dram[9]:        418       313       417       320       419       359       417       362       334       361       335       364       243       236       415       303
dram[10]:        406       424       417       318       433       503       438       517       320       532       332       524       213       222       432       318
dram[11]:        356       305       355       301       357       365       355       376       320       376       321       377       245       238       353       301
dram[12]:        432       305       412       329       417       357       419       365       309       343       344       361       219       234       425       304
dram[13]:        390       345       393       345       391       370       391       361       364       344       369       373       234       236       388       345
dram[14]:        424       324       472       331       445       361       413       367       362       345       359       364       214       236       417       320
dram[15]:        357       328       360       325       358       351       366       349       366       325       372       354       230       238       361       326
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56452 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0017
n_activity=288 dram_eff=0.3333
bk0: 4a 56454i bk1: 4a 56453i bk2: 4a 56451i bk3: 4a 56450i bk4: 0a 56479i bk5: 0a 56481i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56483i bk11: 0a 56483i bk12: 0a 56483i bk13: 0a 56483i bk14: 4a 56459i bk15: 4a 56449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.113636
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001700 
total_CMD = 56482 
util_bw = 96 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 56294 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56452 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00499274
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56444 n_act=6 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002266
n_activity=397 dram_eff=0.3224
bk0: 8a 56445i bk1: 8a 56444i bk2: 4a 56452i bk3: 4a 56451i bk4: 0a 56479i bk5: 0a 56480i bk6: 0a 56480i bk7: 0a 56481i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56483i bk13: 0a 56484i bk14: 4a 56456i bk15: 4a 56443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049550
Bank_Level_Parallism_Col = 1.050926
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050926 

BW Util details:
bwutil = 0.002266 
total_CMD = 56482 
util_bw = 128 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 56235 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56444 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 32 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00554159
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56468 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008498
n_activity=111 dram_eff=0.4324
bk0: 8a 56444i bk1: 4a 56453i bk2: 0a 56482i bk3: 0a 56482i bk4: 0a 56482i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 1.203125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203125 

BW Util details:
bwutil = 0.000850 
total_CMD = 56482 
util_bw = 48 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 56411 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56468 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00239014
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56454i bk1: 4a 56453i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0022485
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56454i bk1: 4a 56453i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00233703
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56454i bk1: 4a 56453i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0022485
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56454i bk1: 4a 56453i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00226621
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56453i bk1: 4a 56452i bk2: 0a 56480i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56481i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56483i bk13: 0a 56483i bk14: 0a 56483i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0022485
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56454i bk1: 4a 56453i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00226621
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56454i bk1: 4a 56453i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0022485
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56454i bk1: 4a 56453i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0022485
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56454i bk1: 4a 56453i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00230162
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56454i bk1: 4a 56453i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0022308
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=124 dram_eff=0.2581
bk0: 4a 56454i bk1: 4a 56453i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56482i bk13: 0a 56482i bk14: 0a 56482i bk15: 0a 56483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56410 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0022485
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56467 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008498
n_activity=141 dram_eff=0.3404
bk0: 4a 56451i bk1: 0a 56481i bk2: 0a 56481i bk3: 0a 56481i bk4: 0a 56481i bk5: 0a 56481i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56483i bk13: 0a 56484i bk14: 4a 56454i bk15: 4a 56454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192771
Bank_Level_Parallism_Col = 1.185185
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185185 

BW Util details:
bwutil = 0.000850 
total_CMD = 56482 
util_bw = 48 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 56393 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56467 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00293899
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56482 n_nop=56472 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=86 dram_eff=0.3721
bk0: 0a 56480i bk1: 0a 56481i bk2: 0a 56482i bk3: 0a 56482i bk4: 0a 56482i bk5: 0a 56482i bk6: 0a 56482i bk7: 0a 56482i bk8: 0a 56482i bk9: 0a 56482i bk10: 0a 56482i bk11: 0a 56482i bk12: 0a 56483i bk13: 0a 56483i bk14: 4a 56453i bk15: 4a 56444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229508
Bank_Level_Parallism_Col = 1.216667
Bank_Level_Parallism_Ready = 1.333333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216667 

BW Util details:
bwutil = 0.000567 
total_CMD = 56482 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 56418 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56482 
n_nop = 56472 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143409

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1608, Miss = 644, Miss_rate = 0.400, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[1]: Access = 1608, Miss = 644, Miss_rate = 0.400, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[2]: Access = 1744, Miss = 648, Miss_rate = 0.372, Pending_hits = 24, Reservation_fails = 205
L2_cache_bank[3]: Access = 1744, Miss = 648, Miss_rate = 0.372, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[4]: Access = 1648, Miss = 648, Miss_rate = 0.393, Pending_hits = 24, Reservation_fails = 205
L2_cache_bank[5]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[6]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[7]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[8]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 29
L2_cache_bank[9]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 68
L2_cache_bank[10]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[11]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[13]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[14]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[15]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[16]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[17]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[18]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[19]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[20]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[21]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[22]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[23]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[24]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 90
L2_cache_bank[25]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[26]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[27]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[28]: Access = 1576, Miss = 648, Miss_rate = 0.411, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[29]: Access = 1440, Miss = 644, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1440, Miss = 644, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1440, Miss = 644, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 49024
L2_total_cache_misses = 20624
L2_total_cache_miss_rate = 0.4207
L2_total_cache_pending_hits = 384
L2_total_cache_reservation_fails = 3252
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 384
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3252
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 384
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4736
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3252
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=49024
icnt_total_pkts_simt_to_mem=45760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45760
Req_Network_cycles = 30743
Req_Network_injected_packets_per_cycle =       1.4885 
Req_Network_conflicts_per_cycle =       0.4283
Req_Network_conflicts_per_cycle_util =       2.2861
Req_Bank_Level_Parallism =       7.9444
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6724
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0593

Reply_Network_injected_packets_num = 49024
Reply_Network_cycles = 30743
Reply_Network_injected_packets_per_cycle =        1.5946
Reply_Network_conflicts_per_cycle =        1.5112
Reply_Network_conflicts_per_cycle_util =       5.2483
Reply_Bank_Level_Parallism =       5.5382
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8607
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0469
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 337211 (inst/sec)
gpgpu_simulation_rate = 1182 (cycle/sec)
gpgpu_silicon_slowdown = 1611675x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4.traceg
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 26
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc75b000000
-local mem base_addr = 0x00007fc75d000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 4 
gpu_sim_cycle = 7324
gpu_sim_insn = 1329984
gpu_ipc =     181.5926
gpu_tot_sim_cycle = 38067
gpu_tot_stall_cycle = 125381
tot_cycles_exec_all_SM = 2325980
cycles_passed = 38067
gpu_tot_sim_insn = 10097470
gpu_tot_ipc =     265.2552
gpu_tot_issued_cta = 256
gpu_occupancy = 44.9751% 
gpu_tot_occupancy = 46.1263% 
max_total_param_size = 0
gpu_stall_dramfull = 2946
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1147
partiton_level_parallism_total  =       1.6090
partiton_level_parallism_util =       9.8902
partiton_level_parallism_util_total  =       8.3512
L2_BW  =     128.9116 GB/Sec
L2_BW_total  =     103.3087 GB/Sec
gpu_total_sim_rate=315545

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 181984
	L1I_total_cache_misses = 15571
	L1I_total_cache_miss_rate = 0.0856
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 505
	L1D_cache_core[1]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[2]: Access = 2064, Miss = 1934, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[3]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 472
	L1D_cache_core[4]: Access = 2064, Miss = 1934, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[5]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 485
	L1D_cache_core[6]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 489
	L1D_cache_core[7]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[8]: Access = 2080, Miss = 1920, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 525
	L1D_cache_core[9]: Access = 2080, Miss = 1920, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 511
	L1D_cache_core[10]: Access = 2064, Miss = 1934, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[11]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 501
	L1D_cache_core[12]: Access = 2064, Miss = 1934, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 500
	L1D_cache_core[13]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 477
	L1D_cache_core[14]: Access = 2112, Miss = 1948, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 506
	L1D_cache_core[15]: Access = 2112, Miss = 1948, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 509
	L1D_cache_core[16]: Access = 2112, Miss = 1948, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 490
	L1D_cache_core[17]: Access = 2112, Miss = 1948, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[18]: Access = 1824, Miss = 1724, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 418
	L1D_cache_core[19]: Access = 1856, Miss = 1724, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 408
	L1D_cache_core[20]: Access = 1824, Miss = 1724, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 452
	L1D_cache_core[21]: Access = 1856, Miss = 1724, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 427
	L1D_cache_core[22]: Access = 1840, Miss = 1692, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[23]: Access = 1856, Miss = 1692, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 409
	L1D_cache_core[24]: Access = 1856, Miss = 1692, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 385
	L1D_cache_core[25]: Access = 1840, Miss = 1692, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[26]: Access = 1840, Miss = 1724, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 431
	L1D_cache_core[27]: Access = 1856, Miss = 1724, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 419
	L1D_cache_core[28]: Access = 1824, Miss = 1724, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 424
	L1D_cache_core[29]: Access = 1856, Miss = 1724, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 419
	L1D_cache_core[30]: Access = 1808, Miss = 1678, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 409
	L1D_cache_core[31]: Access = 1840, Miss = 1678, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 432
	L1D_cache_core[32]: Access = 1840, Miss = 1678, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[33]: Access = 1824, Miss = 1678, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 417
	L1D_total_cache_accesses = 67072
	L1D_total_cache_misses = 62112
	L1D_total_cache_miss_rate = 0.9260
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 15780
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6048
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166413
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15571
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14483
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 196467

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7295
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8485
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
714, 704, 704, 704, 704, 704, 704, 716, 714, 704, 704, 704, 704, 704, 704, 716, 
gpgpu_n_tot_thrd_icount = 10097470
gpgpu_n_tot_w_icount = 363520
gpgpu_n_stall_shd_mem = 32299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35584
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 450560
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 737280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5372
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26927
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:270505	W0_Idle:3004422	W0_Scoreboard:711344	W1:3322	W2:11334	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:1546	W15:1798	W16:646	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:918	W29:784	W30:12387	W31:1725	W32:297369
single_issue_nums: WS0:91168	WS1:90528	WS2:90528	WS3:91296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284672 {8:35584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_coretomem[INST_ACC_R] = 8704 {8:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1423360 {40:35584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
traffic_breakdown_memtocore[INST_ACC_R] = 174080 {40:4352,}
ENTERING ACCELSIM HERE
maxmflatency = 532 
max_icnt2mem_latency = 308 
maxmrqlatency = 13 
max_icnt2sh_latency = 221 
averagemflatency = 237 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 18 
mrq_lat_table:55 	3 	9 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42581 	17571 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1032 	28 	8 	15148 	25845 	16603 	2583 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20152 	11703 	8461 	8214 	7812 	3608 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609      6069      6081         0         0         0         0         0         0         0         0         0         0      5419      5429 
dram[1]:      5956      6294      6227      6110         0         0         0         0         0         0         0         0         0         0      5428      5413 
dram[2]:      6609      6620         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6936      7261         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7271      7597         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7917      8251         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      8584      8907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      9542      9228         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      7914      9889         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10215     11472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     11889     12212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     12628     13046         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13369     13720         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     14032     14354         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     14680         0         0         0         0         0         0         0         0         0         0         0         0         0      5990      5981 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0      5987      5973 
average row accesses per activate:
dram[0]:  4.000000  4.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[1]:  8.000000  8.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[2]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
average row locality = 176/41 = 4.292683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         4         4         0         0         0         0         0         0         0         0         0         0         4         4 
dram[1]:         8         8         4         4         0         0         0         0         0         0         0         0         0         0         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
total dram reads = 176
min_bank_accesses = 0!
chip skew: 32/8 = 4.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      23461     23320     18779     18568    none      none      none      none      none      none      none      none      none      none       11184     10522
dram[1]:      12504     11342     18844     18013    none      none      none      none      none      none      none      none      none      none       10893     10072
dram[2]:      10799     21957    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      24731     21208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      21172     23350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      22381     21379    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      20857     22366    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      21577     21356    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      21464     22325    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      22119     21438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      21551     22273    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      21617     21629    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      21461     21701    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      22935     21515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      22654    none      none      none      none      none      none      none      none      none      none      none      none      none        9515      9228
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        9220      8819
maximum mf latency per bank:
dram[0]:        462       390       461       386       460       380       461       382       314       332       316       347       261       292       463       341
dram[1]:        408       369       445       365       411       381       412       383       365       367       387       385       283       263       413       342
dram[2]:        404       385       404       388       404       387       403       388       338       332       340       345       263       278       404       319
dram[3]:        419       402       424       391       423       368       427       388       321       296       359       324       274       279       420       317
dram[4]:        354       427       348       427       352       427       356       430       305       344       317       364       272       271       369       339
dram[5]:        387       351       385       359       393       358       394       359       338       336       343       341       288       262       395       340
dram[6]:        356       429       344       429       347       444       358       432       288       386       297       415       275       272       365       343
dram[7]:        340       353       343       361       344       364       346       366       386       353       387       361       290       264       348       339
dram[8]:        388       420       389       420       396       432       398       446       323       450       339       453       269       288       398       337
dram[9]:        418       404       417       406       419       400       417       407       334       361       335       364       275       277       415       318
dram[10]:        406       424       417       389       433       503       438       517       320       532       332       524       271       291       432       318
dram[11]:        356       437       355       437       357       425       355       432       320       376       321       377       278       301       353       335
dram[12]:        432       400       412       399       417       401       419       397       309       343       344       361       269       281       425       304
dram[13]:        390       388       393       383       391       382       391       383       364       344       369       373       288       272       388       345
dram[14]:        424       395       472       397       445       398       413       397       362       345       359       364       266       283       417       320
dram[15]:        357       383       360       380       358       375       366       375       366       325       372       354       292       275       361       326
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69908 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001373
n_activity=288 dram_eff=0.3333
bk0: 4a 69910i bk1: 4a 69909i bk2: 4a 69907i bk3: 4a 69906i bk4: 0a 69935i bk5: 0a 69937i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69939i bk11: 0a 69939i bk12: 0a 69939i bk13: 0a 69939i bk14: 4a 69915i bk15: 4a 69905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.113636
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001373 
total_CMD = 69938 
util_bw = 96 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 69750 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69908 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.000343 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00403214
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69900 n_act=6 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00183
n_activity=397 dram_eff=0.3224
bk0: 8a 69901i bk1: 8a 69900i bk2: 4a 69908i bk3: 4a 69907i bk4: 0a 69935i bk5: 0a 69936i bk6: 0a 69936i bk7: 0a 69937i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69939i bk13: 0a 69940i bk14: 4a 69912i bk15: 4a 69899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049550
Bank_Level_Parallism_Col = 1.050926
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050926 

BW Util details:
bwutil = 0.001830 
total_CMD = 69938 
util_bw = 128 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 69691 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69900 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 32 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.000458 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00447539
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69924 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006863
n_activity=111 dram_eff=0.4324
bk0: 8a 69900i bk1: 4a 69909i bk2: 0a 69938i bk3: 0a 69938i bk4: 0a 69938i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 1.203125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203125 

BW Util details:
bwutil = 0.000686 
total_CMD = 69938 
util_bw = 48 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 69867 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69924 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00193028
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69910i bk1: 4a 69909i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181589
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69910i bk1: 4a 69909i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188739
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69910i bk1: 4a 69909i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181589
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69910i bk1: 4a 69909i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183019
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69909i bk1: 4a 69908i bk2: 0a 69936i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69937i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69939i bk13: 0a 69939i bk14: 0a 69939i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181589
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69910i bk1: 4a 69909i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183019
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69910i bk1: 4a 69909i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181589
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69910i bk1: 4a 69909i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181589
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69910i bk1: 4a 69909i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185879
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69910i bk1: 4a 69909i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018016
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=124 dram_eff=0.2581
bk0: 4a 69910i bk1: 4a 69909i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69938i bk13: 0a 69938i bk14: 0a 69938i bk15: 0a 69939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181589
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69923 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006863
n_activity=141 dram_eff=0.3404
bk0: 4a 69907i bk1: 0a 69937i bk2: 0a 69937i bk3: 0a 69937i bk4: 0a 69937i bk5: 0a 69937i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69939i bk13: 0a 69940i bk14: 4a 69910i bk15: 4a 69910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192771
Bank_Level_Parallism_Col = 1.185185
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185185 

BW Util details:
bwutil = 0.000686 
total_CMD = 69938 
util_bw = 48 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 69849 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69923 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00237353
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69938 n_nop=69928 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=86 dram_eff=0.3721
bk0: 0a 69936i bk1: 0a 69937i bk2: 0a 69938i bk3: 0a 69938i bk4: 0a 69938i bk5: 0a 69938i bk6: 0a 69938i bk7: 0a 69938i bk8: 0a 69938i bk9: 0a 69938i bk10: 0a 69938i bk11: 0a 69938i bk12: 0a 69939i bk13: 0a 69939i bk14: 4a 69909i bk15: 4a 69900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229508
Bank_Level_Parallism_Col = 1.216667
Bank_Level_Parallism_Ready = 1.333333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216667 

BW Util details:
bwutil = 0.000458 
total_CMD = 69938 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 69874 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69938 
n_nop = 69928 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115817

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2120, Miss = 644, Miss_rate = 0.304, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[1]: Access = 2120, Miss = 644, Miss_rate = 0.304, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[2]: Access = 2256, Miss = 648, Miss_rate = 0.287, Pending_hits = 24, Reservation_fails = 205
L2_cache_bank[3]: Access = 2256, Miss = 648, Miss_rate = 0.287, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[4]: Access = 2128, Miss = 648, Miss_rate = 0.305, Pending_hits = 24, Reservation_fails = 205
L2_cache_bank[5]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[6]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[7]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[8]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 29
L2_cache_bank[9]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 68
L2_cache_bank[10]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[11]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[13]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[14]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[15]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[16]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[17]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[18]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[19]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[20]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[21]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[22]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[23]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[24]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 90
L2_cache_bank[25]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[26]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[27]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[28]: Access = 2056, Miss = 648, Miss_rate = 0.315, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[29]: Access = 1920, Miss = 644, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1920, Miss = 644, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1920, Miss = 644, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 64512
L2_total_cache_misses = 20624
L2_total_cache_miss_rate = 0.3197
L2_total_cache_pending_hits = 384
L2_total_cache_reservation_fails = 3252
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 384
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3252
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 384
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4736
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3252
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=64512
icnt_total_pkts_simt_to_mem=61248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61248
Req_Network_cycles = 38067
Req_Network_injected_packets_per_cycle =       1.6090 
Req_Network_conflicts_per_cycle =       0.5101
Req_Network_conflicts_per_cycle_util =       2.6506
Req_Bank_Level_Parallism =       8.3604
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8724
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0606

Reply_Network_injected_packets_num = 64512
Reply_Network_cycles = 38067
Reply_Network_injected_packets_per_cycle =        1.6947
Reply_Network_conflicts_per_cycle =        1.5146
Reply_Network_conflicts_per_cycle_util =       5.5190
Reply_Bank_Level_Parallism =       6.1752
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7983
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0498
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 315545 (inst/sec)
gpgpu_simulation_rate = 1189 (cycle/sec)
gpgpu_silicon_slowdown = 1602186x
TOTAL CYCLES TAKEN 38067
tot_inst_exec 363520
ICNT_TO_MEM_count 0 ICNT_TO_MEM_cycles 0
ROP_DELAY_count 0 ROP_DELAY_cycle 0
ICNT_TO_L2_QUEUE_count 0 ICNT_TO_L2_QUEUE_cycles 0
L2_TO_DRAM_QUEUE_count 0 L2_TO_DRAM_QUEUE_cycle 0
DRAM_LATENCY_QUEUE_count 0 DRAM_LATENCY_QUEUE_cycle 0
DRAM_TO_L2_QUEUE_count 0 DRAM_TO_L2_QUEUE_cycle 0
DRAM_L2_FILL_QUEUE_count 0 DRAM_L2_FILL_QUEUE_cycle 0
L2_TO_ICNT_count 0 L2_TO_ICNT_cycle 0
CLUSTER_TO_SHADER_QUEUE_count 60160 CLUSTER_TO_SHADER_QUEUE_cycle 0
ICNT_TO_SHADER_count 60160 ICNT_TO_SHADER_cycles 1022648
CLUSTER_TO_SHADER_QUEUE_1_count 64512 CLUSTER_TO_SHADER_QUEUE_1_cycle 2022174
issued_inst_count 363520
SHADER_ICNT_PUSH 60160
mem_inst_issue 46080
comp_inst_issue 317440
mem_data_stall 541495
comp_data_stall 588469
ibuffer_stall 1364628
comp_str_stall 0
mem_str_stall 21062
other_stall1 0
other_stall2 0
other_stall3 0
tot_cycles_exec_all_SM 2325980
mem_data_stall_issue_irr 2720769
comp_data_stall_issue_irr 3073275
ibuffer_stall_issue_irr 4788750
comp_str_stall_issue_irr 500060
mem_str_stall_issue_irr 92675
other_stall_issue_irr1 0
other_stall_issue_irr2 0
other_stall_issue_irr3 0
shared_cycle_count 280553
constant_cycle_count 0
texture_cycle_count 0
memory_cycle_count 47151
shared_cycle_cycle 240499
constant_cycle_cycle 0
texture_cycle_cycle 0
memory_cycle_cycle 4537476
texture_issue_cycle 0
memory_issue_cycle 568456
pushed_from_shader_icnt_l2_icnt 0
tex_icnt_l2_queue 0
icnt_ROP_queue 0
l2_queue_pop 0
l2_queue_reply 0
l2_dram_push 0
l2_dram_rop 0
l2_icnt_push 0
l2_dram_queue_pop 0
push_in_dram 0
push_from_dram 0
dram_l2_reached 0
icnt_back_to_shader 1574033767
reached_shader_from_icnt 1036965
reach_tex_from_l2 0
reach_glob_from_icnt 0
reach_L1_from_tex 0
reached_global_from_glob 0
finish_inst 0
ROP_no_push_l2_queue_push 0
ROP_extra_cycles 0
l2_dram_rop_count 0
NO_INST_ISSUE 7661227
opp_for_ooo 38103
opp_for_mem 179382
dram_access_total 0
dram_write_req_total 0
dram_read_req_total 0
NUMBER OF MEM ISSUES 241536
MEMORY STALLS SUM 6306908
l2_cache_bank_access 166836 l2_cache_bank_miss 62016
l2_cache_access 166836 l2_cache_miss 62016
l2_pending 1536 l2_res_fail 13008
c_mem_resource_stall 0 s_mem_bk_conf 14898 gl_mem_resource_stall 68951 gl_mem_coal_stall 0 gl_mem_data_port_stall 0
icnt_creat_inj 0
icnt_creat_arrival 0
icnt_inj_arrival 0
icnt_creat_inj_READ_REQUEST 0
icnt_creat_arrival_READ_REQUEST 0
icnt_inj_arrival_READ_REQUEST 0
icnt_creat_inj_WRITE_REQUEST 0
icnt_creat_arrival_WRITE_REQUEST 0
icnt_inj_arrival_WRITE_REQUEST 0
icnt_creat_inj_READ_REPLY 0
icnt_creat_arrival_READ_REPLY 0
icnt_inj_arrival_READ_REPLY 0
icnt_creat_inj_WRITE_REPLY 0
icnt_creat_arrival_WRITE_REPLY 0
icnt_inj_arrival_WRITE_REPLY 0
icnt_mem_total_time_spend_Ishita 0
L2_FINAL_STATS_HERE
L2_cache_access_total_Ishita 166836
L2_cache_access_miss_Ishita 62016
L2_cache_access_pending_Ishita 1536
L2_cache_access_resfail_Ishita 26016
DRAM MEM_STATS_HERE
simple_dram_count 0
delay_tot_sum 0
hits_num_total 0
access_num_total 0
hits_read_num_total 0
read_num_total 0
hits_write_num_total 0
write_num_total 0
banks_1time_total 0
banks_acess_total_Ishita 0
banks_time_rw_total 0
banks_access_rw_total_Ishita 0
banks_time_ready_total 0
banks_access_ready_total_Ishita 0
average row locality 0 0 
tot_DRAM_reads 0
tot_DRAM_writes 0
bwutil_total 0
gpu_stall_dramfull_total 2946
gpu_stall_icnt2sh_total 0
icnt2mem_latency_tot 0
icnt2sh_latency_tot 0
n_act_tot 0
n_pre_tot 0
n_req_tot 0
n_wr_tot 0
total_dL1_misses 0
total_dL1_accesses 0
total_dL1_miss_rate 0
L2_total_cache_accesses 166836
L2_total_cache_misses 62016
L2_total_cache_miss_rate 0.371718
L2_total_cache_reservation_fails 13008
L1I_total_cache_accesses 496672
L1I_total_cache_misses 61980
L1I_total_cache_miss_rate 0.124791
L1I_total_cache_pending_hits 0
L1I_total_cache_reservation_fails 0
L1D_total_cache_accesses 167936
L1D_total_cache_misses 157440
L1D_total_cache_miss_rate 0.9375
L1D_total_cache_pending_hits 0
L1C_total_cache_accesses 0
L1C_total_cache_misses 0
NONE L1C_total_cache_miss_rate 0
L1D_total_cache_reservation_fails 40485
L1C_total_cache_pending_hits 0
L1C_total_cache_reservation_fails 0
L1T_total_cache_accesses 0
L1T_total_cache_misses 0
NONE L1T_total_cache_miss_rate 0
L1T_total_cache_pending_hits 0
L1T_total_cache_reservation_fails 0
comp_inst_finish_time -1290872599
mem_inst_finish_time -125893417
ibuffer_flush_count1 0
ibuffer_flush_count2 0
ibuffer_flush_count3 0
replay_flush_count 0
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
