{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700655893549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700655893549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 13:24:53 2023 " "Processing started: Wed Nov 22 13:24:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700655893549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700655893549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw_02 -c week_04 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw_02 -c week_04 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700655893549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700655893959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700655893959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_02.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_02 " "Found entity 1: hw_02" {  } { { "hw_02.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/hw_02.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700655900377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700655900377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "running_light.v 1 1 " "Found 1 design units, including 1 entities, in source file running_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 running_light " "Found entity 1: running_light" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700655900377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700655900377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw_02 " "Elaborating entity \"hw_02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700655900408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "running_light running_light:m1 " "Elaborating entity \"running_light\" for hierarchy \"running_light:m1\"" {  } { { "hw_02.v" "m1" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/hw_02.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700655900408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 running_light.v(12) " "Verilog HDL assignment warning at running_light.v(12): truncated value with size 32 to match size of target (1)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "running_light.v(21) " "Verilog HDL Case Statement warning at running_light.v(21): incomplete case statement has no default case item" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDS running_light.v(20) " "Verilog HDL Always Construct warning at running_light.v(20): inferring latch(es) for variable \"LEDS\", which holds its previous value in one or more paths through the always construct" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 running_light.v(39) " "Verilog HDL assignment warning at running_light.v(39): truncated value with size 32 to match size of target (1)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 running_light.v(57) " "Verilog HDL assignment warning at running_light.v(57): truncated value with size 32 to match size of target (4)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 running_light.v(60) " "Verilog HDL assignment warning at running_light.v(60): truncated value with size 32 to match size of target (4)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 running_light.v(64) " "Verilog HDL assignment warning at running_light.v(64): truncated value with size 32 to match size of target (1)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 running_light.v(67) " "Verilog HDL assignment warning at running_light.v(67): truncated value with size 32 to match size of target (1)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[0\] running_light.v(20) " "Inferred latch for \"LEDS\[0\]\" at running_light.v(20)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[1\] running_light.v(20) " "Inferred latch for \"LEDS\[1\]\" at running_light.v(20)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[2\] running_light.v(20) " "Inferred latch for \"LEDS\[2\]\" at running_light.v(20)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[3\] running_light.v(20) " "Inferred latch for \"LEDS\[3\]\" at running_light.v(20)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[4\] running_light.v(20) " "Inferred latch for \"LEDS\[4\]\" at running_light.v(20)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[5\] running_light.v(20) " "Inferred latch for \"LEDS\[5\]\" at running_light.v(20)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[6\] running_light.v(20) " "Inferred latch for \"LEDS\[6\]\" at running_light.v(20)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[7\] running_light.v(20) " "Inferred latch for \"LEDS\[7\]\" at running_light.v(20)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[8\] running_light.v(20) " "Inferred latch for \"LEDS\[8\]\" at running_light.v(20)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[9\] running_light.v(20) " "Inferred latch for \"LEDS\[9\]\" at running_light.v(20)" {  } { { "running_light.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/hw_02/running_light.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700655900408 "|hw_02|running_light:m1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700655900471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 13:25:00 2023 " "Processing ended: Wed Nov 22 13:25:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700655900471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700655900471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700655900471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700655900471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700655901769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700655901769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 13:25:01 2023 " "Processing started: Wed Nov 22 13:25:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700655901769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700655901769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp hw_02 -c week_04 --netlist_type=sgate " "Command: quartus_npp hw_02 -c week_04 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700655901769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1700655901941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700655901951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 13:25:01 2023 " "Processing ended: Wed Nov 22 13:25:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700655901951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700655901951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700655901951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700655901951 ""}
