

================================================================
== Vivado HLS Report for 'doHist'
================================================================
* Date:           Sun Nov 27 13:58:01 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        histogram
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  230659|  230659|  230659|  230659|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     256|     256|         1|          1|          1|    256|    yes   |
        |- Loop 2  |  230400|  230400|         3|          -|          -|  76800|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !19"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !23"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !27"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !31"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !35"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !39"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %histo), !map !43"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @doHist_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [histogram/core.cpp:4]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [histogram/core.cpp:5]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %histo, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [histogram/core.cpp:6]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [histogram/core.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%idxHist = phi i9 [ 0, %0 ], [ %idxHist_1, %2 ]"   --->   Operation 20 'phi' 'idxHist' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.66ns)   --->   "%exitcond2 = icmp eq i9 %idxHist, -256" [histogram/core.cpp:8]   --->   Operation 21 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%idxHist_1 = add i9 %idxHist, 1" [histogram/core.cpp:8]   --->   Operation 23 'add' 'idxHist_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %2" [histogram/core.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [histogram/core.cpp:9]   --->   Operation 25 'specregionbegin' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [histogram/core.cpp:10]   --->   Operation 26 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = zext i9 %idxHist to i64" [histogram/core.cpp:11]   --->   Operation 27 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%histo_addr = getelementptr [256 x i32]* %histo, i64 0, i64 %tmp" [histogram/core.cpp:11]   --->   Operation 28 'getelementptr' 'histo_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.25ns)   --->   "store i32 0, i32* %histo_addr, align 4" [histogram/core.cpp:11]   --->   Operation 29 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)" [histogram/core.cpp:12]   --->   Operation 30 'specregionend' 'empty_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [histogram/core.cpp:8]   --->   Operation 31 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader" [histogram/core.cpp:15]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%idxPixel = phi i17 [ %idxPixel_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'idxPixel' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.43ns)   --->   "%exitcond = icmp eq i17 %idxPixel, -54272" [histogram/core.cpp:15]   --->   Operation 34 'icmp' 'exitcond' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)"   --->   Operation 35 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.10ns)   --->   "%idxPixel_1 = add i17 %idxPixel, 1" [histogram/core.cpp:15]   --->   Operation 36 'add' 'idxPixel_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [histogram/core.cpp:15]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_4 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [histogram/core.cpp:17]   --->   Operation 38 'read' 'empty_4' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_4, 0" [histogram/core.cpp:17]   --->   Operation 39 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = zext i8 %tmp_data_V to i64" [histogram/core.cpp:20]   --->   Operation 40 'zext' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%histo_addr_1 = getelementptr [256 x i32]* %histo, i64 0, i64 %tmp_3" [histogram/core.cpp:20]   --->   Operation 41 'getelementptr' 'histo_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%histo_load = load i32* %histo_addr_1, align 4" [histogram/core.cpp:20]   --->   Operation 42 'load' 'histo_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [histogram/core.cpp:24]   --->   Operation 43 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 44 [1/2] (3.25ns)   --->   "%histo_load = load i32* %histo_addr_1, align 4" [histogram/core.cpp:20]   --->   Operation 44 'load' 'histo_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 45 [1/1] (2.55ns)   --->   "%tmp_4 = add nsw i32 %histo_load, 1" [histogram/core.cpp:20]   --->   Operation 45 'add' 'tmp_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (3.25ns)   --->   "store i32 %tmp_4, i32* %histo_addr_1, align 4" [histogram/core.cpp:20]   --->   Operation 46 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader" [histogram/core.cpp:15]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ histo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7   (specbitsmap      ) [ 0000000]
StgValue_8   (specbitsmap      ) [ 0000000]
StgValue_9   (specbitsmap      ) [ 0000000]
StgValue_10  (specbitsmap      ) [ 0000000]
StgValue_11  (specbitsmap      ) [ 0000000]
StgValue_12  (specbitsmap      ) [ 0000000]
StgValue_13  (specbitsmap      ) [ 0000000]
StgValue_14  (specbitsmap      ) [ 0000000]
StgValue_15  (spectopmodule    ) [ 0000000]
StgValue_16  (specinterface    ) [ 0000000]
StgValue_17  (specinterface    ) [ 0000000]
StgValue_18  (specinterface    ) [ 0000000]
StgValue_19  (br               ) [ 0110000]
idxHist      (phi              ) [ 0010000]
exitcond2    (icmp             ) [ 0010000]
empty        (speclooptripcount) [ 0000000]
idxHist_1    (add              ) [ 0110000]
StgValue_24  (br               ) [ 0000000]
tmp_1        (specregionbegin  ) [ 0000000]
StgValue_26  (specpipeline     ) [ 0000000]
tmp          (zext             ) [ 0000000]
histo_addr   (getelementptr    ) [ 0000000]
StgValue_29  (store            ) [ 0000000]
empty_2      (specregionend    ) [ 0000000]
StgValue_31  (br               ) [ 0110000]
StgValue_32  (br               ) [ 0001111]
idxPixel     (phi              ) [ 0000100]
exitcond     (icmp             ) [ 0000111]
empty_3      (speclooptripcount) [ 0000000]
idxPixel_1   (add              ) [ 0001111]
StgValue_37  (br               ) [ 0000000]
empty_4      (read             ) [ 0000000]
tmp_data_V   (extractvalue     ) [ 0000000]
tmp_3        (zext             ) [ 0000000]
histo_addr_1 (getelementptr    ) [ 0000011]
StgValue_43  (ret              ) [ 0000000]
histo_load   (load             ) [ 0000001]
tmp_4        (add              ) [ 0000000]
StgValue_46  (store            ) [ 0000000]
StgValue_47  (br               ) [ 0001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="histo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histo"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="doHist_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="empty_4_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="24" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="0" index="3" bw="1" slack="0"/>
<pin id="77" dir="0" index="4" bw="2" slack="0"/>
<pin id="78" dir="0" index="5" bw="1" slack="0"/>
<pin id="79" dir="0" index="6" bw="5" slack="0"/>
<pin id="80" dir="0" index="7" bw="6" slack="0"/>
<pin id="81" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_4/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="histo_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="9" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histo_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_29/2 histo_load/4 StgValue_46/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="histo_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histo_addr_1/4 "/>
</bind>
</comp>

<comp id="112" class="1005" name="idxHist_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="1"/>
<pin id="114" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="idxHist (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="idxHist_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="9" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxHist/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="idxPixel_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="17" slack="1"/>
<pin id="125" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="idxPixel (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="idxPixel_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="17" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxPixel/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="exitcond2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="idxHist_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxHist_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="exitcond_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="17" slack="0"/>
<pin id="153" dir="0" index="1" bw="17" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="idxPixel_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="17" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxPixel_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_data_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_3_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="181" class="1005" name="idxHist_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="idxHist_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="idxPixel_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="0"/>
<pin id="191" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="idxPixel_1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="histo_addr_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="histo_addr_1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="histo_load_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="histo_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="70" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="58" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="116" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="116" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="116" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="155"><net_src comp="127" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="127" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="68" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="72" pin="8"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="177"><net_src comp="172" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="184"><net_src comp="140" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="192"><net_src comp="157" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="197"><net_src comp="104" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="202"><net_src comp="97" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="172" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: histo | {2 6 }
 - Input state : 
	Port: doHist : inStream_V_data_V | {4 }
	Port: doHist : inStream_V_keep_V | {4 }
	Port: doHist : inStream_V_strb_V | {4 }
	Port: doHist : inStream_V_user_V | {4 }
	Port: doHist : inStream_V_last_V | {4 }
	Port: doHist : inStream_V_id_V | {4 }
	Port: doHist : inStream_V_dest_V | {4 }
	Port: doHist : histo | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		idxHist_1 : 1
		StgValue_24 : 2
		tmp : 1
		histo_addr : 2
		StgValue_29 : 3
		empty_2 : 1
	State 3
	State 4
		exitcond : 1
		idxPixel_1 : 1
		StgValue_37 : 2
		tmp_3 : 1
		histo_addr_1 : 2
		histo_load : 3
	State 5
	State 6
		StgValue_46 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  idxHist_1_fu_140  |    0    |    15   |
|    add   |  idxPixel_1_fu_157 |    0    |    24   |
|          |    tmp_4_fu_172    |    0    |    39   |
|----------|--------------------|---------|---------|
|   icmp   |  exitcond2_fu_134  |    0    |    13   |
|          |   exitcond_fu_151  |    0    |    18   |
|----------|--------------------|---------|---------|
|   read   | empty_4_read_fu_72 |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |     tmp_fu_146     |    0    |    0    |
|          |    tmp_3_fu_167    |    0    |    0    |
|----------|--------------------|---------|---------|
|extractvalue|  tmp_data_V_fu_163 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   109   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|histo_addr_1_reg_194|    8   |
| histo_load_reg_199 |   32   |
|  idxHist_1_reg_181 |    9   |
|   idxHist_reg_112  |    9   |
| idxPixel_1_reg_189 |   17   |
|  idxPixel_reg_123  |   17   |
+--------------------+--------+
|        Total       |   92   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   3  |   8  |   24   ||    15   |
| grp_access_fu_97 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   || 3.58375 ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   24   |
|  Register |    -   |   92   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   92   |   133  |
+-----------+--------+--------+--------+
