This is formatted for you to manually copy Verilog blocks and wrap them with ``` yourself.