Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Oct 21 08:50:31 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (160)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (160)
---------------------------------
 There are 160 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.983        0.000                      0                  376        0.137        0.000                      0                  376        4.500        0.000                       0                   241  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.983        0.000                      0                  376        0.137        0.000                      0                  376        4.500        0.000                       0                   241  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 8.748ns (67.749%)  route 4.164ns (32.251%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      f  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 f  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      f  multi_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  multi_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.218    multi_result_i_16_n_0
                                                                      r  multi_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.342 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.142    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.178 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.233    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.751 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.551    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.675 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000    12.675    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.208 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    13.217    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.334 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    13.334    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.665 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    14.301    multi_result__3[27]
                                                                      r  Yn_acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    14.603 r  Yn_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.603    B[27]
                                                                      r  Yn_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.032 r  Yn_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.032    Yn_acc_reg[24]_i_1_n_0
                                                                      r  Yn_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.369 r  Yn_acc_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.369    Yn_acc_reg[28]_i_1_n_6
                         FDCE                                         r  Yn_acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[29]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    Yn_acc_reg[29]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.369    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.906ns  (logic 8.742ns (67.734%)  route 4.164ns (32.266%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      f  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 f  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      f  multi_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  multi_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.218    multi_result_i_16_n_0
                                                                      r  multi_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.342 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.142    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.178 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.233    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.751 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.551    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.675 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000    12.675    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.208 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    13.217    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.334 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    13.334    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.665 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    14.301    multi_result__3[27]
                                                                      r  Yn_acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    14.603 r  Yn_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.603    B[27]
                                                                      r  Yn_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.032 r  Yn_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.032    Yn_acc_reg[24]_i_1_n_0
                                                                      r  Yn_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.363 r  Yn_acc_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.363    Yn_acc_reg[28]_i_1_n_4
                         FDCE                                         r  Yn_acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[31]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    Yn_acc_reg[31]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_lock_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 8.700ns (67.628%)  route 4.164ns (32.372%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      f  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 f  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      f  multi_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  multi_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.218    multi_result_i_16_n_0
                                                                      r  multi_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.342 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.142    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.178 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.233    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.751 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.551    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.675 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000    12.675    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.208 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    13.217    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.334 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    13.334    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.665 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    14.301    multi_result__3[27]
                                                                      r  Yn_lock[27]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    14.608 r  Yn_lock[27]_i_2/O
                         net (fo=1, unplaced)         0.000    14.608    Yn_lock[27]_i_2_n_0
                                                                      r  Yn_lock_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.984 r  Yn_lock_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.984    Yn_lock_reg[27]_i_1_n_0
                                                                      r  Yn_lock_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.321 r  Yn_lock_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    15.321    Yn_lock_reg[31]_i_2_n_6
                         FDCE                                         r  Yn_lock_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_lock_reg[29]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    Yn_lock_reg[29]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_lock_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.858ns  (logic 8.694ns (67.613%)  route 4.164ns (32.387%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      f  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 f  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      f  multi_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  multi_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.218    multi_result_i_16_n_0
                                                                      r  multi_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.342 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.142    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.178 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.233    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.751 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.551    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.675 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000    12.675    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.208 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    13.217    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.334 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    13.334    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.665 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    14.301    multi_result__3[27]
                                                                      r  Yn_lock[27]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    14.608 r  Yn_lock[27]_i_2/O
                         net (fo=1, unplaced)         0.000    14.608    Yn_lock[27]_i_2_n_0
                                                                      r  Yn_lock_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.984 r  Yn_lock_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.984    Yn_lock_reg[27]_i_1_n_0
                                                                      r  Yn_lock_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.315 r  Yn_lock_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    15.315    Yn_lock_reg[31]_i_2_n_4
                         FDCE                                         r  Yn_lock_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_lock_reg[31]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    Yn_lock_reg[31]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.831ns  (logic 8.667ns (67.545%)  route 4.164ns (32.455%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      f  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 f  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      f  multi_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  multi_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.218    multi_result_i_16_n_0
                                                                      r  multi_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.342 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.142    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.178 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.233    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.751 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.551    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.675 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000    12.675    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.208 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    13.217    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.334 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    13.334    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.665 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    14.301    multi_result__3[27]
                                                                      r  Yn_acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    14.603 r  Yn_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.603    B[27]
                                                                      r  Yn_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.032 r  Yn_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.032    Yn_acc_reg[24]_i_1_n_0
                                                                      r  Yn_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.288 r  Yn_acc_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    15.288    Yn_acc_reg[28]_i_1_n_5
                         FDCE                                         r  Yn_acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[30]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    Yn_acc_reg[30]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.288    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.807ns  (logic 8.643ns (67.484%)  route 4.164ns (32.516%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      f  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 f  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      f  multi_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  multi_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.218    multi_result_i_16_n_0
                                                                      r  multi_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.342 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.142    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.178 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.233    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.751 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.551    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.675 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000    12.675    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.208 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    13.217    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.334 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    13.334    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.665 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    14.301    multi_result__3[27]
                                                                      r  Yn_acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    14.603 r  Yn_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.603    B[27]
                                                                      r  Yn_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.032 r  Yn_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.032    Yn_acc_reg[24]_i_1_n_0
                                                                      r  Yn_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.264 r  Yn_acc_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.264    Yn_acc_reg[28]_i_1_n_7
                         FDCE                                         r  Yn_acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[28]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    Yn_acc_reg[28]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.264    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.795ns  (logic 8.631ns (67.454%)  route 4.164ns (32.546%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      f  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 f  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      f  multi_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  multi_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.218    multi_result_i_16_n_0
                                                                      r  multi_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.342 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.142    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.178 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.233    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.751 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.551    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.675 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000    12.675    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.208 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    13.217    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.548 r  Yn_lock_reg[23]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    14.184    multi_result__3[23]
                                                                      r  Yn_acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    14.486 r  Yn_acc[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.486    B[23]
                                                                      r  Yn_acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.915 r  Yn_acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.915    Yn_acc_reg[20]_i_1_n_0
                                                                      r  Yn_acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.252 r  Yn_acc_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.252    Yn_acc_reg[24]_i_1_n_6
                         FDCE                                         r  Yn_acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[25]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    Yn_acc_reg[25]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.252    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.789ns  (logic 8.625ns (67.439%)  route 4.164ns (32.561%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      f  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 f  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      f  multi_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  multi_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.218    multi_result_i_16_n_0
                                                                      r  multi_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.342 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.142    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.178 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.233    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.751 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.551    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.675 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000    12.675    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.208 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    13.217    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.548 r  Yn_lock_reg[23]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    14.184    multi_result__3[23]
                                                                      r  Yn_acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    14.486 r  Yn_acc[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.486    B[23]
                                                                      r  Yn_acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.915 r  Yn_acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.915    Yn_acc_reg[20]_i_1_n_0
                                                                      r  Yn_acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.246 r  Yn_acc_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.246    Yn_acc_reg[24]_i_1_n_4
                         FDCE                                         r  Yn_acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[27]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    Yn_acc_reg[27]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.246    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_lock_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.783ns  (logic 8.619ns (67.423%)  route 4.164ns (32.577%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      f  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 f  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      f  multi_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  multi_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.218    multi_result_i_16_n_0
                                                                      r  multi_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.342 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.142    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.178 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.233    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.751 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.551    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.675 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000    12.675    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.208 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    13.217    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.334 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    13.334    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.665 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    14.301    multi_result__3[27]
                                                                      r  Yn_lock[27]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    14.608 r  Yn_lock[27]_i_2/O
                         net (fo=1, unplaced)         0.000    14.608    Yn_lock[27]_i_2_n_0
                                                                      r  Yn_lock_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.984 r  Yn_lock_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.984    Yn_lock_reg[27]_i_1_n_0
                                                                      r  Yn_lock_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.240 r  Yn_lock_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    15.240    Yn_lock_reg[31]_i_2_n_5
                         FDCE                                         r  Yn_lock_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_lock_reg[30]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    Yn_lock_reg[30]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.240    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_lock_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.759ns  (logic 8.595ns (67.362%)  route 4.164ns (32.638%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      f  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 f  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      f  multi_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  multi_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.218    multi_result_i_16_n_0
                                                                      r  multi_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.342 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.142    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.178 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.233    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.751 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.551    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.675 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000    12.675    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.208 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    13.217    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.334 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    13.334    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.665 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    14.301    multi_result__3[27]
                                                                      r  Yn_lock[27]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    14.608 r  Yn_lock[27]_i_2/O
                         net (fo=1, unplaced)         0.000    14.608    Yn_lock[27]_i_2_n_0
                                                                      r  Yn_lock_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.984 r  Yn_lock_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.984    Yn_lock_reg[27]_i_1_n_0
                                                                      r  Yn_lock_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.216 r  Yn_lock_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    15.216    Yn_lock_reg[31]_i_2_n_7
                         FDCE                                         r  Yn_lock_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_lock_reg[28]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    Yn_lock_reg[28]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.216    
  -------------------------------------------------------------------
                         slack                                  1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rvalid_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    rvalid_OBUF
                                                                      r  rvalid_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.058 r  rvalid_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    rvalid_i_1_n_0
                         FDCE                                         r  rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 data_ram_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            data_ram_wr_ptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ram_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_ram_wr_ptr_reg[0]/Q
                         net (fo=9, unplaced)         0.148     0.973    data_ram_wr_ptr[0]
                                                                      r  data_ram_wr_ptr[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.071 r  data_ram_wr_ptr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    data_ram_wr_ptr[1]_i_1_n_0
                         FDCE                                         r  data_ram_wr_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ram_wr_ptr_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_ram_wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 data_ram_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            data_ram_wr_ptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ram_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_ram_wr_ptr_reg[0]/Q
                         net (fo=9, unplaced)         0.148     0.973    data_ram_wr_ptr[0]
                                                                      r  data_ram_wr_ptr[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.071 r  data_ram_wr_ptr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    data_ram_wr_ptr[2]_i_1_n_0
                         FDCE                                         r  data_ram_wr_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ram_wr_ptr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_ram_wr_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 data_ram_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            data_ram_wr_ptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ram_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_ram_wr_ptr_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    data_ram_wr_ptr[3]
                                                                      r  data_ram_wr_ptr[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.071 r  data_ram_wr_ptr[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.071    data_ram_wr_ptr[3]_i_2_n_0
                         FDCE                                         r  data_ram_wr_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ram_wr_ptr_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_ram_wr_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 data_ram_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            data_ram_wr_ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.248ns (62.567%)  route 0.148ns (37.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ram_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  data_ram_wr_ptr_reg[1]/Q
                         net (fo=9, unplaced)         0.148     0.973    data_ram_wr_ptr[1]
                                                                      f  data_ram_wr_ptr[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.074 r  data_ram_wr_ptr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    data_ram_wr_ptr[0]_i_1_n_0
                         FDCE                                         r  data_ram_wr_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ram_wr_ptr_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_ram_wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Yn_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.257ns (62.170%)  route 0.156ns (37.830%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Yn_acc_reg[10]/Q
                         net (fo=3, unplaced)         0.156     0.981    Yn_acc_reg[10]
                                                                      r  Yn_acc[8]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.026 r  Yn_acc[8]_i_7/O
                         net (fo=1, unplaced)         0.000     1.026    Yn_acc[8]_i_7_n_0
                                                                      r  Yn_acc_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.091 r  Yn_acc_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.091    Yn_acc_reg[8]_i_1_n_5
                         FDCE                                         r  Yn_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    Yn_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Yn_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.257ns (62.170%)  route 0.156ns (37.830%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Yn_acc_reg[14]/Q
                         net (fo=3, unplaced)         0.156     0.981    Yn_acc_reg[14]
                                                                      r  Yn_acc[12]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.026 r  Yn_acc[12]_i_7/O
                         net (fo=1, unplaced)         0.000     1.026    Yn_acc[12]_i_7_n_0
                                                                      r  Yn_acc_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.091 r  Yn_acc_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.091    Yn_acc_reg[12]_i_1_n_5
                         FDCE                                         r  Yn_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    Yn_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Yn_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.257ns (62.170%)  route 0.156ns (37.830%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Yn_acc_reg[2]/Q
                         net (fo=3, unplaced)         0.156     0.981    Yn_acc_reg[2]
                                                                      r  Yn_acc[0]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.026 r  Yn_acc[0]_i_7/O
                         net (fo=1, unplaced)         0.000     1.026    Yn_acc[0]_i_7_n_0
                                                                      r  Yn_acc_reg[0]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.091 r  Yn_acc_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.091    Yn_acc_reg[0]_i_1_n_5
                         FDCE                                         r  Yn_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    Yn_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Yn_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.257ns (62.170%)  route 0.156ns (37.830%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Yn_acc_reg[6]/Q
                         net (fo=3, unplaced)         0.156     0.981    Yn_acc_reg[6]
                                                                      r  Yn_acc[4]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.026 r  Yn_acc[4]_i_7/O
                         net (fo=1, unplaced)         0.000     1.026    Yn_acc[4]_i_7_n_0
                                                                      r  Yn_acc_reg[4]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.091 r  Yn_acc_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.091    Yn_acc_reg[4]_i_1_n_5
                         FDCE                                         r  Yn_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    Yn_acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Yn_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            Yn_acc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.258ns (62.198%)  route 0.157ns (37.802%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Yn_acc_reg[13]/Q
                         net (fo=3, unplaced)         0.157     0.981    Yn_acc_reg[13]
                                                                      r  Yn_acc[12]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.026 r  Yn_acc[12]_i_8/O
                         net (fo=1, unplaced)         0.000     1.026    Yn_acc[12]_i_8_n_0
                                                                      r  Yn_acc_reg[12]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.092 r  Yn_acc_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.092    Yn_acc_reg[12]_i_1_n_6
                         FDCE                                         r  Yn_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    Yn_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         14.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.000      11.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               Yn_acc_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               Yn_acc_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               Yn_acc_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               Yn_acc_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               Yn_acc_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               Yn_acc_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               Yn_acc_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               Yn_acc_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               Yn_acc_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         9.000       8.500                Yn_acc_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.000       8.500                Yn_acc_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         9.000       8.500                Yn_acc_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.000       8.500                Yn_acc_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         9.000       8.500                Yn_acc_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.000       8.500                Yn_acc_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         9.000       8.500                Yn_acc_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.000       8.500                Yn_acc_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         9.000       8.500                Yn_acc_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.000       8.500                Yn_acc_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                Yn_acc_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                Yn_acc_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                Yn_acc_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                Yn_acc_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                Yn_acc_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                Yn_acc_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                Yn_acc_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                Yn_acc_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                Yn_acc_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                Yn_acc_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.102ns (53.879%)  route 3.511ns (46.121%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    ss_tvalid_IBUF
                                                                      f  data_A_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=9, unplaced)         0.460     2.355    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  arready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     2.981    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.105 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     4.055    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.179 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.979    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.614 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.614    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.102ns (53.879%)  route 3.511ns (46.121%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    ss_tvalid_IBUF
                                                                      f  data_A_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=9, unplaced)         0.460     2.355    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  arready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     2.981    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.105 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     4.055    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.179 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.979    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.614 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.614    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.102ns (53.879%)  route 3.511ns (46.121%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    ss_tvalid_IBUF
                                                                      f  data_A_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=9, unplaced)         0.460     2.355    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  arready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     2.981    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.105 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     4.055    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.179 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.979    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.614 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.614    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.102ns (53.879%)  route 3.511ns (46.121%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    ss_tvalid_IBUF
                                                                      f  data_A_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=9, unplaced)         0.460     2.355    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  arready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     2.981    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.105 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     4.055    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.179 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.979    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.614 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.614    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.102ns (57.288%)  route 3.058ns (42.712%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    ss_tvalid_IBUF
                                                                      f  data_A_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=9, unplaced)         0.460     2.355    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  arready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     2.981    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.105 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.602    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.726 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.526    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.161 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.161    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.102ns (57.288%)  route 3.058ns (42.712%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    ss_tvalid_IBUF
                                                                      f  data_A_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=9, unplaced)         0.460     2.355    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  arready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     2.981    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.105 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.602    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[1]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.726 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.526    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.161 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.161    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.102ns (57.288%)  route 3.058ns (42.712%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    ss_tvalid_IBUF
                                                                      f  data_A_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=9, unplaced)         0.460     2.355    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  arready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     2.981    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.105 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.602    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.526    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.161 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.161    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.102ns (57.288%)  route 3.058ns (42.712%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    ss_tvalid_IBUF
                                                                      f  data_A_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=9, unplaced)         0.460     2.355    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  arready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     2.981    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.105 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.602    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.526    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.161 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.161    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.102ns (57.288%)  route 3.058ns (42.712%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    ss_tvalid_IBUF
                                                                      f  data_A_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=9, unplaced)         0.460     2.355    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  arready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     2.981    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.105 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.602    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.526    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.161 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.161    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.102ns (57.288%)  route 3.058ns (42.712%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    ss_tvalid_IBUF
                                                                      f  data_A_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=9, unplaced)         0.460     2.355    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  arready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     2.981    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.105 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.602    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.526    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.161 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.161    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[0]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.919    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[3]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  data_Di_OBUF[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.919    data_Di_OBUF[3]
                                                                      r  data_Di_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[3]
                                                                      r  data_Di[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[6]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  data_Di_OBUF[6]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.919    data_Di_OBUF[6]
                                                                      r  data_Di_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[6]
                                                                      r  data_Di[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[7]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  data_Di_OBUF[7]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.919    data_Di_OBUF[7]
                                                                      r  data_Di_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[7]
                                                                      r  data_Di[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     0.919    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.070    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     0.919    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.070    data_WE[1]
                                                                      r  data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     0.919    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.070    data_WE[2]
                                                                      r  data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     0.919    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.070    data_WE[3]
                                                                      r  data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[10]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.583 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[11]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.583 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 3.779ns (51.239%)  route 3.597ns (48.761%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      r  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 r  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      r  arready_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     5.200    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.324 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     6.274    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.398 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.198    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.833 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.833    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 3.779ns (51.239%)  route 3.597ns (48.761%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      r  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 r  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      r  arready_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     5.200    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.324 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     6.274    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.398 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.198    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.833 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.833    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 3.779ns (51.239%)  route 3.597ns (48.761%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      r  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 r  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      r  arready_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     5.200    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.324 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     6.274    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.398 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.198    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.833 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.833    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 3.779ns (51.239%)  route 3.597ns (48.761%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      r  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 r  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      r  arready_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     5.200    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.324 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     6.274    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.398 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.198    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.833 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.833    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 3.779ns (54.592%)  route 3.144ns (45.408%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      r  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 r  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      r  arready_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     5.200    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.324 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.821    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.945 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.745    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.380 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.380    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 3.779ns (54.592%)  route 3.144ns (45.408%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      r  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 r  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      r  arready_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     5.200    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.324 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.821    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[1]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.945 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.745    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.380 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.380    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 3.779ns (54.592%)  route 3.144ns (45.408%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      r  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 r  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      r  arready_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     5.200    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.324 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.821    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.945 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.745    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.380 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.380    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 3.779ns (54.592%)  route 3.144ns (45.408%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      r  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 r  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      r  arready_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     5.200    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.324 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.821    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.945 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.745    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.380 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.380    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 3.779ns (54.592%)  route 3.144ns (45.408%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      r  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 r  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      r  arready_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     5.200    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.324 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.821    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.945 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.745    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.380 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.380    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 3.779ns (54.592%)  route 3.144ns (45.408%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  curr_state_reg[0]/Q
                         net (fo=146, unplaced)       0.850     3.784    curr_state[0]
                                                                      r  data_A_OBUF[5]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.079 r  data_A_OBUF[5]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     4.574    data_A_OBUF[5]_inst_i_4_n_0
                                                                      r  arready_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.698 r  arready_OBUF_inst_i_2/O
                         net (fo=15, unplaced)        0.502     5.200    arready_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.324 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.821    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.945 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.745    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.380 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.380    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[18]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           557 Endpoints
Min Delay           557 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            Yn_acc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.922ns  (logic 8.823ns (74.004%)  route 3.099ns (25.996%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  multi_result__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    10.854    multi_result__3[27]
                                                                      r  Yn_acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    11.156 r  Yn_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.156    B[27]
                                                                      r  Yn_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.585 r  Yn_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.585    Yn_acc_reg[24]_i_1_n_0
                                                                      r  Yn_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.922 r  Yn_acc_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.922    Yn_acc_reg[28]_i_1_n_6
                         FDCE                                         r  Yn_acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            Yn_acc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.916ns  (logic 8.817ns (73.991%)  route 3.099ns (26.009%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  multi_result__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    10.854    multi_result__3[27]
                                                                      r  Yn_acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    11.156 r  Yn_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.156    B[27]
                                                                      r  Yn_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.585 r  Yn_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.585    Yn_acc_reg[24]_i_1_n_0
                                                                      r  Yn_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.916 r  Yn_acc_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.916    Yn_acc_reg[28]_i_1_n_4
                         FDCE                                         r  Yn_acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            Yn_lock_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.874ns  (logic 8.775ns (73.899%)  route 3.099ns (26.101%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  multi_result__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    10.854    multi_result__3[27]
                                                                      r  Yn_lock[27]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    11.161 r  Yn_lock[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.161    Yn_lock[27]_i_2_n_0
                                                                      r  Yn_lock_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.537 r  Yn_lock_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.537    Yn_lock_reg[27]_i_1_n_0
                                                                      r  Yn_lock_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.874 r  Yn_lock_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    11.874    Yn_lock_reg[31]_i_2_n_6
                         FDCE                                         r  Yn_lock_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_lock_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            Yn_lock_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.868ns  (logic 8.769ns (73.886%)  route 3.099ns (26.114%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  multi_result__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    10.854    multi_result__3[27]
                                                                      r  Yn_lock[27]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    11.161 r  Yn_lock[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.161    Yn_lock[27]_i_2_n_0
                                                                      r  Yn_lock_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.537 r  Yn_lock_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.537    Yn_lock_reg[27]_i_1_n_0
                                                                      r  Yn_lock_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.868 r  Yn_lock_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    11.868    Yn_lock_reg[31]_i_2_n_4
                         FDCE                                         r  Yn_lock_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_lock_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            Yn_acc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.841ns  (logic 8.742ns (73.827%)  route 3.099ns (26.173%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  multi_result__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    10.854    multi_result__3[27]
                                                                      r  Yn_acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    11.156 r  Yn_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.156    B[27]
                                                                      r  Yn_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.585 r  Yn_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.585    Yn_acc_reg[24]_i_1_n_0
                                                                      r  Yn_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.841 r  Yn_acc_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.841    Yn_acc_reg[28]_i_1_n_5
                         FDCE                                         r  Yn_acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            Yn_acc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.817ns  (logic 8.718ns (73.773%)  route 3.099ns (26.227%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  multi_result__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    10.854    multi_result__3[27]
                                                                      r  Yn_acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    11.156 r  Yn_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.156    B[27]
                                                                      r  Yn_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.585 r  Yn_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.585    Yn_acc_reg[24]_i_1_n_0
                                                                      r  Yn_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.817 r  Yn_acc_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.817    Yn_acc_reg[28]_i_1_n_7
                         FDCE                                         r  Yn_acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            Yn_acc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.805ns  (logic 8.706ns (73.747%)  route 3.099ns (26.253%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  multi_result__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  Yn_lock_reg[23]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    10.737    multi_result__3[23]
                                                                      r  Yn_acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    11.039 r  Yn_acc[20]_i_2/O
                         net (fo=1, unplaced)         0.000    11.039    B[23]
                                                                      r  Yn_acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.468 r  Yn_acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.468    Yn_acc_reg[20]_i_1_n_0
                                                                      r  Yn_acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.805 r  Yn_acc_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.805    Yn_acc_reg[24]_i_1_n_6
                         FDCE                                         r  Yn_acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            Yn_acc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.799ns  (logic 8.700ns (73.733%)  route 3.099ns (26.267%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  multi_result__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  Yn_lock_reg[23]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    10.737    multi_result__3[23]
                                                                      r  Yn_acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.302    11.039 r  Yn_acc[20]_i_2/O
                         net (fo=1, unplaced)         0.000    11.039    B[23]
                                                                      r  Yn_acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.468 r  Yn_acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.468    Yn_acc_reg[20]_i_1_n_0
                                                                      r  Yn_acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.799 r  Yn_acc_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.799    Yn_acc_reg[24]_i_1_n_4
                         FDCE                                         r  Yn_acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_acc_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            Yn_lock_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.793ns  (logic 8.694ns (73.720%)  route 3.099ns (26.280%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  multi_result__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    10.854    multi_result__3[27]
                                                                      r  Yn_lock[27]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    11.161 r  Yn_lock[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.161    Yn_lock[27]_i_2_n_0
                                                                      r  Yn_lock_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.537 r  Yn_lock_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.537    Yn_lock_reg[27]_i_1_n_0
                                                                      r  Yn_lock_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.793 r  Yn_lock_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    11.793    Yn_lock_reg[31]_i_2_n_5
                         FDCE                                         r  Yn_lock_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_lock_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            Yn_lock_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.769ns  (logic 8.670ns (73.666%)  route 3.099ns (26.334%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  multi_result__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  multi_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_multi[16]
                                                                      r  multi_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  multi_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    multi_result__0_n_106
                                                                      r  multi_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  multi_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    multi_result__1_n_105
                                                                      r  Yn_lock[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  Yn_lock[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    Yn_lock[19]_i_9_n_0
                                                                      r  Yn_lock_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  Yn_lock_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    Yn_lock_reg[19]_i_6_n_0
                                                                      r  Yn_lock_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  Yn_lock_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    Yn_lock_reg[23]_i_6_n_0
                                                                      r  Yn_lock_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  Yn_lock_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636    10.854    multi_result__3[27]
                                                                      r  Yn_lock[27]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    11.161 r  Yn_lock[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.161    Yn_lock[27]_i_2_n_0
                                                                      r  Yn_lock_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.537 r  Yn_lock_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.537    Yn_lock_reg[27]_i_1_n_0
                                                                      r  Yn_lock_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.769 r  Yn_lock_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    11.769    Yn_lock_reg[31]_i_2_n_7
                         FDCE                                         r  Yn_lock_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_lock_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            ar_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[0]
                         FDCE                                         r  ar_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ar_data_reg[0]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            ar_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    araddr_IBUF[10]
                         FDCE                                         r  ar_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ar_data_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            ar_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[11]
                         FDCE                                         r  ar_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ar_data_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            ar_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[1]
                         FDCE                                         r  ar_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ar_data_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            ar_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[2]
                         FDCE                                         r  ar_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ar_data_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            ar_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[3]
                         FDCE                                         r  ar_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ar_data_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            ar_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[4]
                         FDCE                                         r  ar_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ar_data_reg[4]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            ar_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    araddr_IBUF[5]
                         FDCE                                         r  ar_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ar_data_reg[5]/C

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            ar_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    araddr_IBUF[6]
                         FDCE                                         r  ar_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ar_data_reg[6]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            ar_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    araddr_IBUF[7]
                         FDCE                                         r  ar_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=240, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ar_data_reg[7]/C





