// Seed: 1262127283
module module_0;
  wire id_2, id_3;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output uwire id_2
    , id_13,
    output supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8,
    input uwire id_9,
    input wand id_10,
    output tri0 id_11
);
  module_0();
  assign id_2 = 1;
  assign id_0 = id_10;
endmodule
module module_2 (
    input tri id_0
    , id_8,
    input supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    output wire id_6
);
  wire id_9;
  module_0();
endmodule
