<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.10.13.10:58:57"
 outputDirectory="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5AGXFB3H4F35C4"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="4_H4"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="av_st_in" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="2" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="av_st_in_error" direction="input" role="error" width="2" />
   <port name="av_st_in_valid" direction="input" role="valid" width="1" />
   <port name="av_st_in_ready" direction="output" role="ready" width="1" />
   <port name="av_st_in_data" direction="input" role="data" width="2" />
  </interface>
  <interface name="av_st_out" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="av_st_out_data" direction="output" role="data" width="16" />
   <port name="av_st_out_valid" direction="output" role="valid" width="1" />
   <port name="av_st_out_error" direction="output" role="error" width="2" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="2000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="BOTH" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="combined_filter:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_FAMILY=Arria V,AUTO_DEVICE_SPEEDGRADE=4_H4,AUTO_GENERATION_ID=1602601133,AUTO_UNIQUE_ID=(altera_cic_ii:18.1:CH_PER_INT=1,CLK_EN_PORT=false,C_STAGE_0_WIDTH=21,C_STAGE_10_WIDTH=0,C_STAGE_11_WIDTH=0,C_STAGE_1_WIDTH=20,C_STAGE_2_WIDTH=19,C_STAGE_3_WIDTH=18,C_STAGE_4_WIDTH=0,C_STAGE_5_WIDTH=0,C_STAGE_6_WIDTH=0,C_STAGE_7_WIDTH=0,C_STAGE_8_WIDTH=0,C_STAGE_9_WIDTH=0,DIF_MEM=auto,DIF_USE_MEM=false,D_DELAY=1,FILTER_TYPE=decimator,INTERFACES=1,INT_MEM=auto,INT_USE_MEM=false,IN_WIDTH=2,I_STAGE_0_WIDTH=24,I_STAGE_10_WIDTH=0,I_STAGE_11_WIDTH=0,I_STAGE_1_WIDTH=24,I_STAGE_2_WIDTH=24,I_STAGE_3_WIDTH=23,I_STAGE_4_WIDTH=0,I_STAGE_5_WIDTH=0,I_STAGE_6_WIDTH=0,I_STAGE_7_WIDTH=0,I_STAGE_8_WIDTH=0,I_STAGE_9_WIDTH=0,MAX_C_STAGE_WIDTH=24,MAX_I_STAGE_WIDTH=24,OUT_WIDTH=16,PIPELINING=0,RCF_FIX=40,RCF_LB=8,RCF_MAX=40,RCF_MIN=40,RCF_UB=21,REQ_DIF_MEM=logic_element,REQ_INT_MEM=logic_element,REQ_OUT_WIDTH=16,REQ_PIPELINE=0,ROUND_TYPE=H_PRUNE,STAGES=4,VRC_EN=0,design_env=QSYS,hyper_opt=0,hyper_opt_select=0,selected_device_family=Arria V)(clock_source:18.1:clockFrequency=2000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=BOTH)(altera_fir_compiler_ii:18.1:L_bandsFilter=1,MODE_STRING=None Set,ModeWidth=0,backPressure=false,bankCount=1,bankDisplay=0,bankInWidth=0,baseAddress=0,busAddressWidth=5,busDataWidth=16,chanPerInputInterface=1,chanPerOutputInterface=1,channelModes=0,1,2,3,clockRate=2,clockSlack=0,coeffBitWidth=10,coeffBitWidth_derived=10,coeffComplex=false,coeffFracBitWidth=0,coeffNum=31,coeffReload=false,coeffScaling=auto,coeffSetFixedValue=0,-1,3,-5,4,1,-11,24,-30,20,10,-61,113,-128,15,511,15,-128,113,-61,10,20,-30,24,-11,1,4,-5,3,-1,0,coeffSetFixedValueImag=0,0,0,0,0,0,0,0,coeffSetRealValue=2.25E-4,-0.00323,0.007065,-0.010256,0.008725,0.002111,-0.023088,0.047261,-0.059417,0.04086,0.020719,-0.119997,0.22287,-0.252293,0.029634,1.0,0.029634,-0.252293,0.22287,-0.119997,0.020719,0.04086,-0.059417,0.047261,-0.023088,0.002111,0.008725,-0.010256,0.007065,-0.00323,2.25E-4,coeffSetRealValueImag=0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,coeffSetScaleValue=0.0,-0.0019569471624266144,0.005870841487279843,-0.009784735812133072,0.007827788649706457,0.0019569471624266144,-0.021526418786692758,0.046966731898238745,-0.05870841487279843,0.03913894324853229,0.019569471624266144,-0.11937377690802348,0.22113502935420742,-0.25048923679060664,0.029354207436399216,1.0,0.029354207436399216,-0.25048923679060664,0.22113502935420742,-0.11937377690802348,0.019569471624266144,0.03913894324853229,-0.05870841487279843,0.046966731898238745,-0.021526418786692758,0.0019569471624266144,0.007827788649706457,-0.009784735812133072,0.005870841487279843,-0.0019569471624266144,0.0,coeffSetScaleValueImag=0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,coeffType=int,coefficientReadback=false,coefficientWriteable=false,decimFactor=1,delayRAMBlockThreshold=20,deviceFamily=Arria V,dspCount=1,dualMemDistRAMThreshold=1280,errorList=0,filterType=single,funcResult=-interp=1 -decim=1 -incycles=40 -len=31 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;Arria V&quot; 
|{}|1|1|1|1|31|0|16|3|noCode|LUTS: 187 DSPs: 1 RAM Bits: 0|,hardMultiplierThreshold=-1,inputBitWidth=16,inputChannelNum=1,inputFracBitWidth=0,inputInterfaceNum=1,inputRate=0.05,inputType=int,interpFactor=1,karatsuba=false,latency=16,latency_realOnly=16,lutCount=187,mRAMThreshold=1000000,memBitCount=0,modeFormatted=--,num_modes=2,outBitWidth=16,outFracBitWidth=0,outFullFracBitWidth=0,outFullFracBitWidth_realOnly=0,outLSBRound=trunc,outLsbBitRem=6,outMSBRound=sat,outMsbBitRem=9,outType=int,outWidth=31,outWidth_realOnly=31,outputInterfaceNum=1,outputfifodepth=4,outputfifodepth_realOnly=3,readWriteMode=read_write,reconfigurable=false,reconfigurable_list=0,speedGrade=medium,symmetryMode=nsym)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="combined_filter"
   kind="combined_filter"
   version="1.0"
   name="combined_filter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1602601133" />
  <parameter name="AUTO_DEVICE" value="5AGXFB3H4F35C4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="4_H4" />
  <generatedFiles>
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/combined_filter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_delay.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_fastadd.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_differentiator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_downsample.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_integrator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_upsample.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_variable_downsample.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_int_siso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_dec_siso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_int_simo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_dec_miso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_cic_ii_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/dsp/altera_cic_ii/altera_cic_ii_hw.tcl" />
   <file path="C:/intelFPGA/18.1/ip/altera/dsp/altera_cic_ii/cic_helper.jar" />
   <file
       path="C:/intelfpga/18.1/ip/altera/dsp/altera_fir_compiler_ii/src/HP_FIR_hw.tcl" />
   <file
       path="C:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="combined_filter">queue size: 0 starting:combined_filter "combined_filter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.062s/0.094s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="combined_filter"><![CDATA["<b>combined_filter</b>" reuses <b>altera_cic_ii</b> "<b>submodules/combined_filter_cic_ii_0</b>"]]></message>
   <message level="Debug" culprit="combined_filter"><![CDATA["<b>combined_filter</b>" reuses <b>altera_fir_compiler_ii</b> "<b>submodules/combined_filter_fir_compiler_ii_0</b>"]]></message>
   <message level="Debug" culprit="combined_filter"><![CDATA["<b>combined_filter</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/combined_filter_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="combined_filter"><![CDATA["<b>combined_filter</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="combined_filter">queue size: 3 starting:altera_cic_ii "submodules/combined_filter_cic_ii_0"</message>
   <message level="Info" culprit="cic_ii_0"><![CDATA["<b>combined_filter</b>" instantiated <b>altera_cic_ii</b> "<b>cic_ii_0</b>"]]></message>
   <message level="Debug" culprit="combined_filter">queue size: 2 starting:altera_fir_compiler_ii "submodules/combined_filter_fir_compiler_ii_0"</message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[C:/intelfpga/18.1/quartus/dspba/backend/windows64/fir_ip_api_interface combined_filter_fir_compiler_ii_0_rtl_core . ARRIAV medium 0 2 1 0.05 31 1 1 1 nsym 1 16 0 10 0 0 false false -- 16 5 20 1280 1000000 -1 true false 1 -- <<< 0,-1,3,-5,4,1,-11,24,-30,20,10,-61,113,-128,15,511,15,-128,113,-61,10,20,-30,24,-11,1,4,-5,3,-1,0 ]]></message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[OUTPARAMS -interp=1 -decim=1 -incycles=40 -len=31 -bankcount=1 -nsym -nband=1 -chans=1 -family="Arria V" 
|{}|1|1|1|1|31|0|16|3|true|LUTS: 187 DSPs: 1 RAM Bits: 0|combined_filter_fir_compiler_ii_0_rtl_core.vhd|]]></message>
   <message level="Info" culprit="fir_compiler_ii_0">PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 31, Bankcount 1, Latency 16, CoefBitWidth 10</message>
   <message level="Info" culprit="fir_compiler_ii_0"><![CDATA["<b>combined_filter</b>" instantiated <b>altera_fir_compiler_ii</b> "<b>fir_compiler_ii_0</b>"]]></message>
   <message level="Debug" culprit="combined_filter">queue size: 1 starting:altera_avalon_st_adapter "submodules/combined_filter_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/combined_filter_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>combined_filter</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="combined_filter">queue size: 0 starting:timing_adapter "submodules/combined_filter_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="combined_filter">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>combined_filter</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_cic_ii:18.1:CH_PER_INT=1,CLK_EN_PORT=false,C_STAGE_0_WIDTH=21,C_STAGE_10_WIDTH=0,C_STAGE_11_WIDTH=0,C_STAGE_1_WIDTH=20,C_STAGE_2_WIDTH=19,C_STAGE_3_WIDTH=18,C_STAGE_4_WIDTH=0,C_STAGE_5_WIDTH=0,C_STAGE_6_WIDTH=0,C_STAGE_7_WIDTH=0,C_STAGE_8_WIDTH=0,C_STAGE_9_WIDTH=0,DIF_MEM=auto,DIF_USE_MEM=false,D_DELAY=1,FILTER_TYPE=decimator,INTERFACES=1,INT_MEM=auto,INT_USE_MEM=false,IN_WIDTH=2,I_STAGE_0_WIDTH=24,I_STAGE_10_WIDTH=0,I_STAGE_11_WIDTH=0,I_STAGE_1_WIDTH=24,I_STAGE_2_WIDTH=24,I_STAGE_3_WIDTH=23,I_STAGE_4_WIDTH=0,I_STAGE_5_WIDTH=0,I_STAGE_6_WIDTH=0,I_STAGE_7_WIDTH=0,I_STAGE_8_WIDTH=0,I_STAGE_9_WIDTH=0,MAX_C_STAGE_WIDTH=24,MAX_I_STAGE_WIDTH=24,OUT_WIDTH=16,PIPELINING=0,RCF_FIX=40,RCF_LB=8,RCF_MAX=40,RCF_MIN=40,RCF_UB=21,REQ_DIF_MEM=logic_element,REQ_INT_MEM=logic_element,REQ_OUT_WIDTH=16,REQ_PIPELINE=0,ROUND_TYPE=H_PRUNE,STAGES=4,VRC_EN=0,design_env=QSYS,hyper_opt=0,hyper_opt_select=0,selected_device_family=Arria V"
   instancePathKey="combined_filter:.:cic_ii_0"
   kind="altera_cic_ii"
   version="18.1"
   name="combined_filter_cic_ii_0">
  <parameter name="VRC_EN" value="0" />
  <parameter name="D_DELAY" value="1" />
  <parameter name="C_STAGE_6_WIDTH" value="0" />
  <parameter name="I_STAGE_10_WIDTH" value="0" />
  <parameter name="C_STAGE_2_WIDTH" value="19" />
  <parameter name="I_STAGE_5_WIDTH" value="0" />
  <parameter name="ROUND_TYPE" value="H_PRUNE" />
  <parameter name="REQ_DIF_MEM" value="logic_element" />
  <parameter name="DIF_MEM" value="auto" />
  <parameter name="I_STAGE_2_WIDTH" value="24" />
  <parameter name="MAX_I_STAGE_WIDTH" value="24" />
  <parameter name="C_STAGE_5_WIDTH" value="0" />
  <parameter name="RCF_MAX" value="40" />
  <parameter name="hyper_opt" value="0" />
  <parameter name="OUT_WIDTH" value="16" />
  <parameter name="I_STAGE_6_WIDTH" value="0" />
  <parameter name="I_STAGE_9_WIDTH" value="0" />
  <parameter name="FILTER_TYPE" value="decimator" />
  <parameter name="design_env" value="QSYS" />
  <parameter name="C_STAGE_1_WIDTH" value="20" />
  <parameter name="C_STAGE_7_WIDTH" value="0" />
  <parameter name="RCF_MIN" value="40" />
  <parameter name="REQ_OUT_WIDTH" value="16" />
  <parameter name="I_STAGE_3_WIDTH" value="23" />
  <parameter name="C_STAGE_4_WIDTH" value="0" />
  <parameter name="INT_USE_MEM" value="false" />
  <parameter name="C_STAGE_10_WIDTH" value="0" />
  <parameter name="INT_MEM" value="auto" />
  <parameter name="I_STAGE_0_WIDTH" value="24" />
  <parameter name="selected_device_family" value="Arria V" />
  <parameter name="hyper_opt_select" value="0" />
  <parameter name="I_STAGE_7_WIDTH" value="0" />
  <parameter name="REQ_INT_MEM" value="logic_element" />
  <parameter name="C_STAGE_8_WIDTH" value="0" />
  <parameter name="STAGES" value="4" />
  <parameter name="CLK_EN_PORT" value="false" />
  <parameter name="CH_PER_INT" value="1" />
  <parameter name="C_STAGE_0_WIDTH" value="21" />
  <parameter name="PIPELINING" value="0" />
  <parameter name="REQ_PIPELINE" value="0" />
  <parameter name="I_STAGE_4_WIDTH" value="0" />
  <parameter name="IN_WIDTH" value="2" />
  <parameter name="C_STAGE_11_WIDTH" value="0" />
  <parameter name="RCF_UB" value="21" />
  <parameter name="I_STAGE_11_WIDTH" value="0" />
  <parameter name="C_STAGE_3_WIDTH" value="18" />
  <parameter name="I_STAGE_1_WIDTH" value="24" />
  <parameter name="RCF_FIX" value="40" />
  <parameter name="I_STAGE_8_WIDTH" value="0" />
  <parameter name="MAX_C_STAGE_WIDTH" value="24" />
  <parameter name="INTERFACES" value="1" />
  <parameter name="DIF_USE_MEM" value="false" />
  <parameter name="RCF_LB" value="8" />
  <parameter name="C_STAGE_9_WIDTH" value="0" />
  <generatedFiles>
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_delay.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_fastadd.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_differentiator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_downsample.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_integrator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_upsample.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_variable_downsample.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_int_siso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_dec_siso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_int_simo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_dec_miso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/alt_cic_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_cic_ii_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/dsp/altera_cic_ii/altera_cic_ii_hw.tcl" />
   <file path="C:/intelFPGA/18.1/ip/altera/dsp/altera_cic_ii/cic_helper.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="combined_filter" as="cic_ii_0" />
  <messages>
   <message level="Debug" culprit="combined_filter">queue size: 3 starting:altera_cic_ii "submodules/combined_filter_cic_ii_0"</message>
   <message level="Info" culprit="cic_ii_0"><![CDATA["<b>combined_filter</b>" instantiated <b>altera_cic_ii</b> "<b>cic_ii_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_fir_compiler_ii:18.1:L_bandsFilter=1,MODE_STRING=None Set,ModeWidth=0,backPressure=false,bankCount=1,bankDisplay=0,bankInWidth=0,baseAddress=0,busAddressWidth=5,busDataWidth=16,chanPerInputInterface=1,chanPerOutputInterface=1,channelModes=0,1,2,3,clockRate=2,clockSlack=0,coeffBitWidth=10,coeffBitWidth_derived=10,coeffComplex=false,coeffFracBitWidth=0,coeffNum=31,coeffReload=false,coeffScaling=auto,coeffSetFixedValue=0,-1,3,-5,4,1,-11,24,-30,20,10,-61,113,-128,15,511,15,-128,113,-61,10,20,-30,24,-11,1,4,-5,3,-1,0,coeffSetFixedValueImag=0,0,0,0,0,0,0,0,coeffSetRealValue=2.25E-4,-0.00323,0.007065,-0.010256,0.008725,0.002111,-0.023088,0.047261,-0.059417,0.04086,0.020719,-0.119997,0.22287,-0.252293,0.029634,1.0,0.029634,-0.252293,0.22287,-0.119997,0.020719,0.04086,-0.059417,0.047261,-0.023088,0.002111,0.008725,-0.010256,0.007065,-0.00323,2.25E-4,coeffSetRealValueImag=0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,coeffSetScaleValue=0.0,-0.0019569471624266144,0.005870841487279843,-0.009784735812133072,0.007827788649706457,0.0019569471624266144,-0.021526418786692758,0.046966731898238745,-0.05870841487279843,0.03913894324853229,0.019569471624266144,-0.11937377690802348,0.22113502935420742,-0.25048923679060664,0.029354207436399216,1.0,0.029354207436399216,-0.25048923679060664,0.22113502935420742,-0.11937377690802348,0.019569471624266144,0.03913894324853229,-0.05870841487279843,0.046966731898238745,-0.021526418786692758,0.0019569471624266144,0.007827788649706457,-0.009784735812133072,0.005870841487279843,-0.0019569471624266144,0.0,coeffSetScaleValueImag=0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,coeffType=int,coefficientReadback=false,coefficientWriteable=false,decimFactor=1,delayRAMBlockThreshold=20,deviceFamily=Arria V,dspCount=1,dualMemDistRAMThreshold=1280,errorList=0,filterType=single,funcResult=-interp=1 -decim=1 -incycles=40 -len=31 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;Arria V&quot; 
|{}|1|1|1|1|31|0|16|3|noCode|LUTS: 187 DSPs: 1 RAM Bits: 0|,hardMultiplierThreshold=-1,inputBitWidth=16,inputChannelNum=1,inputFracBitWidth=0,inputInterfaceNum=1,inputRate=0.05,inputType=int,interpFactor=1,karatsuba=false,latency=16,latency_realOnly=16,lutCount=187,mRAMThreshold=1000000,memBitCount=0,modeFormatted=--,num_modes=2,outBitWidth=16,outFracBitWidth=0,outFullFracBitWidth=0,outFullFracBitWidth_realOnly=0,outLSBRound=trunc,outLsbBitRem=6,outMSBRound=sat,outMsbBitRem=9,outType=int,outWidth=31,outWidth_realOnly=31,outputInterfaceNum=1,outputfifodepth=4,outputfifodepth_realOnly=3,readWriteMode=read_write,reconfigurable=false,reconfigurable_list=0,speedGrade=medium,symmetryMode=nsym"
   instancePathKey="combined_filter:.:fir_compiler_ii_0"
   kind="altera_fir_compiler_ii"
   version="18.1"
   name="combined_filter_fir_compiler_ii_0">
  <parameter name="outBitWidth" value="16" />
  <parameter name="inputFracBitWidth" value="0" />
  <parameter
     name="coeffSetRealValueImag"
     value="0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0" />
  <parameter name="inputInterfaceNum" value="1" />
  <parameter name="MODE_STRING" value="None Set" />
  <parameter
     name="funcResult"
     value="-interp=1 -decim=1 -incycles=40 -len=31 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;Arria V&quot; 
|{}|1|1|1|1|31|0|16|3|noCode|LUTS: 187 DSPs: 1 RAM Bits: 0|" />
  <parameter name="speedGrade" value="medium" />
  <parameter name="outFullFracBitWidth_realOnly" value="0" />
  <parameter name="coeffBitWidth" value="10" />
  <parameter name="coeffType" value="int" />
  <parameter name="outMSBRound" value="sat" />
  <parameter name="outLSBRound" value="trunc" />
  <parameter name="coeffReload" value="false" />
  <parameter name="delayRAMBlockThreshold" value="20" />
  <parameter name="inputType" value="int" />
  <parameter name="chanPerOutputInterface" value="1" />
  <parameter name="busAddressWidth" value="5" />
  <parameter name="coefficientWriteable" value="false" />
  <parameter name="coeffSetFixedValueImag" value="0,0,0,0,0,0,0,0" />
  <parameter name="num_modes" value="2" />
  <parameter name="karatsuba" value="false" />
  <parameter name="coeffBitWidth_derived" value="10" />
  <parameter name="bankDisplay" value="0" />
  <parameter name="baseAddress" value="0" />
  <parameter
     name="coeffSetRealValue"
     value="2.25E-4,-0.00323,0.007065,-0.010256,0.008725,0.002111,-0.023088,0.047261,-0.059417,0.04086,0.020719,-0.119997,0.22287,-0.252293,0.029634,1.0,0.029634,-0.252293,0.22287,-0.119997,0.020719,0.04086,-0.059417,0.047261,-0.023088,0.002111,0.008725,-0.010256,0.007065,-0.00323,2.25E-4" />
  <parameter name="coeffSetScaleValueImag" value="0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0" />
  <parameter name="chanPerInputInterface" value="1" />
  <parameter name="deviceFamily" value="Arria V" />
  <parameter name="dspCount" value="1" />
  <parameter name="outType" value="int" />
  <parameter name="symmetryMode" value="nsym" />
  <parameter name="outLsbBitRem" value="6" />
  <parameter name="decimFactor" value="1" />
  <parameter name="ModeWidth" value="0" />
  <parameter name="memBitCount" value="0" />
  <parameter name="outputInterfaceNum" value="1" />
  <parameter name="filterType" value="single" />
  <parameter name="backPressure" value="false" />
  <parameter name="inputBitWidth" value="16" />
  <parameter name="coeffScaling" value="auto" />
  <parameter name="outFullFracBitWidth" value="0" />
  <parameter name="coeffNum" value="31" />
  <parameter name="busDataWidth" value="16" />
  <parameter name="coeffComplex" value="false" />
  <parameter name="outputfifodepth_realOnly" value="3" />
  <parameter name="inputChannelNum" value="1" />
  <parameter name="channelModes" value="0,1,2,3" />
  <parameter
     name="coeffSetScaleValue"
     value="0.0,-0.0019569471624266144,0.005870841487279843,-0.009784735812133072,0.007827788649706457,0.0019569471624266144,-0.021526418786692758,0.046966731898238745,-0.05870841487279843,0.03913894324853229,0.019569471624266144,-0.11937377690802348,0.22113502935420742,-0.25048923679060664,0.029354207436399216,1.0,0.029354207436399216,-0.25048923679060664,0.22113502935420742,-0.11937377690802348,0.019569471624266144,0.03913894324853229,-0.05870841487279843,0.046966731898238745,-0.021526418786692758,0.0019569471624266144,0.007827788649706457,-0.009784735812133072,0.005870841487279843,-0.0019569471624266144,0.0" />
  <parameter name="latency" value="16" />
  <parameter name="lutCount" value="187" />
  <parameter name="outFracBitWidth" value="0" />
  <parameter name="outputfifodepth" value="4" />
  <parameter name="clockRate" value="2" />
  <parameter name="readWriteMode" value="read_write" />
  <parameter name="reconfigurable" value="false" />
  <parameter name="outWidth" value="31" />
  <parameter name="coeffFracBitWidth" value="0" />
  <parameter
     name="coeffSetFixedValue"
     value="0,-1,3,-5,4,1,-11,24,-30,20,10,-61,113,-128,15,511,15,-128,113,-61,10,20,-30,24,-11,1,4,-5,3,-1,0" />
  <parameter name="modeFormatted" value="--" />
  <parameter name="mRAMThreshold" value="1000000" />
  <parameter name="bankCount" value="1" />
  <parameter name="interpFactor" value="1" />
  <parameter name="outWidth_realOnly" value="31" />
  <parameter name="errorList" value="0" />
  <parameter name="L_bandsFilter" value="1" />
  <parameter name="clockSlack" value="0" />
  <parameter name="outMsbBitRem" value="9" />
  <parameter name="reconfigurable_list" value="0" />
  <parameter name="dualMemDistRAMThreshold" value="1280" />
  <parameter name="latency_realOnly" value="16" />
  <parameter name="inputRate" value="0.05" />
  <parameter name="coefficientReadback" value="false" />
  <parameter name="bankInWidth" value="0" />
  <parameter name="hardMultiplierThreshold" value="-1" />
  <generatedFiles>
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/dsp/altera_fir_compiler_ii/src/HP_FIR_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="combined_filter" as="fir_compiler_ii_0" />
  <messages>
   <message level="Debug" culprit="combined_filter">queue size: 2 starting:altera_fir_compiler_ii "submodules/combined_filter_fir_compiler_ii_0"</message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[C:/intelfpga/18.1/quartus/dspba/backend/windows64/fir_ip_api_interface combined_filter_fir_compiler_ii_0_rtl_core . ARRIAV medium 0 2 1 0.05 31 1 1 1 nsym 1 16 0 10 0 0 false false -- 16 5 20 1280 1000000 -1 true false 1 -- <<< 0,-1,3,-5,4,1,-11,24,-30,20,10,-61,113,-128,15,511,15,-128,113,-61,10,20,-30,24,-11,1,4,-5,3,-1,0 ]]></message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[OUTPARAMS -interp=1 -decim=1 -incycles=40 -len=31 -bankcount=1 -nsym -nband=1 -chans=1 -family="Arria V" 
|{}|1|1|1|1|31|0|16|3|true|LUTS: 187 DSPs: 1 RAM Bits: 0|combined_filter_fir_compiler_ii_0_rtl_core.vhd|]]></message>
   <message level="Info" culprit="fir_compiler_ii_0">PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 31, Bankcount 1, Latency 16, CoefBitWidth 10</message>
   <message level="Info" culprit="fir_compiler_ii_0"><![CDATA["<b>combined_filter</b>" instantiated <b>altera_fir_compiler_ii</b> "<b>fir_compiler_ii_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_FAMILY=Arria V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=16,inChannelWidth=0,inDataWidth=16,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=16,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=2,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=0,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:18.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="combined_filter:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="combined_filter_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="16" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="2" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="outDataWidth" value="16" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5AGXFB3H4F35C4" />
  <parameter name="inDataWidth" value="16" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="combined_filter" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="combined_filter">queue size: 1 starting:altera_avalon_st_adapter "submodules/combined_filter_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/combined_filter_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>combined_filter</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="combined_filter">queue size: 0 starting:timing_adapter "submodules/combined_filter_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="combined_filter:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="combined_filter" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="combined_filter">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>combined_filter</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="combined_filter:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="18.1"
   name="combined_filter_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="16" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/combined_filter/synthesis/submodules/combined_filter_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="combined_filter_avalon_st_adapter"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="combined_filter">queue size: 0 starting:timing_adapter "submodules/combined_filter_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
