// Seed: 614255000
module module_0 (
    input wor id_0#(
        .id_2(id_2),
        .id_3(1),
        .id_4(1),
        .id_5(1)
    )
);
endmodule
module module_1 (
    input uwire id_0
);
  assign id_2 = 1'd0;
  assign id_2 = 1;
  assign id_2 = id_2;
  module_0(
      id_0
  );
  always id_2 = id_2;
  assign id_2 = id_2;
  id_3 :
  assert property (@(1'b0) 1) id_2 = 1;
endmodule
module module_2 (
    input uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri id_3,
    output tri id_4,
    input supply1 id_5,
    output wire id_6
);
  wire id_8, id_9;
  module_0(
      id_3
  );
  always id_9 = id_8;
  function id_10;
    output id_11;
    input id_12, id_13;
    input id_14;
    id_14 = id_12;
  endfunction
  id_15(
      "" ** (""), (1), "", "", ""
  );
endmodule
