<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="stratixgx" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="ADDNSUB0_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ADDNSUB0_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ADDNSUB0_PIPELINE_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ADDNSUB0_PIPELINE_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ADDNSUB1_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ADDNSUB1_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ADDNSUB1_PIPELINE_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ADDNSUB1_PIPELINE_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="DATAA_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="DATAB_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="DATAC_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="DATAD_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="DATAOUT_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="72" />
		<PARAMETER NAME="OPERATION_MODE" TYPE="STRING" VALUE="output_only|accumulator|one_level_adder|two_level_adder|36_bit_multiply|accumulator_chain_out|loopback|two_level_adder_chain_out|shift|double" />
		<PARAMETER NAME="OUTPUT_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTPUT_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNA_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNA_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNA_PIPELINE_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNA_PIPELINE_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNB_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNB_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNB_PIPELINE_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNB_PIPELINE_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ZEROACC_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ZEROACC_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ZEROACC_PIPELINE_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ZEROACC_PIPELINE_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixgx_mac_out" />
		<PARAMETER NAME="data_out_programmable_invert" TYPE="VECTOR" VALUE="71." WIDTH="72" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="overflow_programmable_invert" TYPE="VECTOR" VALUE="'0'" CONTEXT="SIM_ONLY" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="accoverflow" TYPE="OUTPUT" />
		<PORT NAME="aclr" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="addnsub0" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="addnsub1" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="clk" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="1" />
		<PORT NAME="dataa" TYPE="INPUT" WIDTH="dataa_width" DEFAULT_VALUE="0" />
		<PORT NAME="datab" TYPE="INPUT" WIDTH="datab_width" DEFAULT_VALUE="0" />
		<PORT NAME="datac" TYPE="INPUT" WIDTH="datac_width" DEFAULT_VALUE="0" />
		<PORT NAME="datad" TYPE="INPUT" WIDTH="datad_width" DEFAULT_VALUE="0" />
		<PORT NAME="dataout" TYPE="OUTPUT" WIDTH="dataout_width" />
		<PORT NAME="ena" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="1" />
		<PORT NAME="signa" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="signb" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="zeroacc" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
