#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_000002b474857c80 .scope module, "cache_hierarchy_tb" "cache_hierarchy_tb" 2 4;
 .timescale -9 -12;
v000002b4748ba0e0_0 .var "address", 31 0;
v000002b4748b90a0_0 .var "clk", 0 0;
v000002b4748ba180_0 .var "data_in", 7 0;
v000002b4748ba220_0 .net "data_out", 7 0, L_000002b4748ba720;  1 drivers
v000002b4748b9a00_0 .var "l1_data", 7 0;
v000002b4748baea0_0 .net "l1_hit", 0 0, v000002b4748b0ca0_0;  1 drivers
v000002b4748b9be0_0 .net "l1_miss", 0 0, v000002b4748af940_0;  1 drivers
v000002b4748b9140_0 .var "l1_tag", 31 0;
v000002b4748b98c0_0 .var "l1_valid", 0 0;
v000002b4748b9d20_0 .var "l2_data", 7 0;
v000002b4748b91e0_0 .net "l2_hit", 0 0, v000002b4748af3a0_0;  1 drivers
v000002b4748ba400_0 .net "l2_miss", 0 0, v000002b4748b0340_0;  1 drivers
v000002b4748b9280_0 .var "l2_tag", 31 0;
v000002b4748b9dc0_0 .var "l2_valid", 0 0;
v000002b4748ba360_0 .net "memory_access", 0 0, L_000002b47484d3e0;  1 drivers
v000002b4748b9960_0 .var "read_write", 0 0;
v000002b4748ba040_0 .var "rst_n", 0 0;
E_000002b4748537e0 .event posedge, v000002b474824c50_0;
S_000002b474834b10 .scope module, "dut" "cache_hierarchy" 2 34, 3 184 0, S_000002b474857c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "l1_valid";
    .port_info 6 /INPUT 32 "l1_stored_tag";
    .port_info 7 /INPUT 8 "l1_data";
    .port_info 8 /INPUT 1 "l2_valid";
    .port_info 9 /INPUT 32 "l2_stored_tag";
    .port_info 10 /INPUT 8 "l2_data";
    .port_info 11 /OUTPUT 1 "l1_hit";
    .port_info 12 /OUTPUT 1 "l1_miss";
    .port_info 13 /OUTPUT 1 "l2_hit";
    .port_info 14 /OUTPUT 1 "l2_miss";
    .port_info 15 /OUTPUT 8 "data_out";
    .port_info 16 /OUTPUT 1 "memory_access";
L_000002b47484d3e0 .functor BUFZ 1, v000002b4748af940_0, C4<0>, C4<0>, C4<0>;
L_000002b4748e02c8 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000002b4748b0700_0 .net *"_ivl_12", 7 0, L_000002b4748e02c8;  1 drivers
v000002b4748afbc0_0 .net *"_ivl_14", 7 0, L_000002b4748ba5e0;  1 drivers
L_000002b4748e0160 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4748afc60_0 .net *"_ivl_3", 23 0, L_000002b4748e0160;  1 drivers
L_000002b4748e0280 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4748b0d40_0 .net *"_ivl_8", 23 0, L_000002b4748e0280;  1 drivers
v000002b4748af6c0_0 .net "address", 31 0, v000002b4748ba0e0_0;  1 drivers
v000002b4748af760_0 .net "clk", 0 0, v000002b4748b90a0_0;  1 drivers
v000002b4748baae0_0 .net "data_in", 7 0, v000002b4748ba180_0;  1 drivers
v000002b4748bab80_0 .net "data_out", 7 0, L_000002b4748ba720;  alias, 1 drivers
v000002b4748bad60_0 .net "l1_data", 7 0, v000002b4748b9a00_0;  1 drivers
v000002b4748bac20_0 .net "l1_hit", 0 0, v000002b4748b0ca0_0;  alias, 1 drivers
v000002b4748ba2c0_0 .net "l1_miss", 0 0, v000002b4748af940_0;  alias, 1 drivers
v000002b4748b9c80_0 .net "l1_stored_tag", 31 0, v000002b4748b9140_0;  1 drivers
v000002b4748b9aa0_0 .net "l1_valid", 0 0, v000002b4748b98c0_0;  1 drivers
v000002b4748bae00_0 .net "l2_data", 7 0, v000002b4748b9d20_0;  1 drivers
v000002b4748baa40_0 .net "l2_hit", 0 0, v000002b4748af3a0_0;  alias, 1 drivers
v000002b4748b96e0_0 .net "l2_miss", 0 0, v000002b4748b0340_0;  alias, 1 drivers
v000002b4748baf40_0 .net "l2_stored_tag", 31 0, v000002b4748b9280_0;  1 drivers
v000002b4748ba540_0 .net "l2_valid", 0 0, v000002b4748b9dc0_0;  1 drivers
v000002b4748b9820_0 .net "memory_access", 0 0, L_000002b47484d3e0;  alias, 1 drivers
v000002b4748bacc0_0 .net "read_write", 0 0, v000002b4748b9960_0;  1 drivers
v000002b4748b9780_0 .net "rst_n", 0 0, v000002b4748ba040_0;  1 drivers
L_000002b4748b9640 .concat [ 8 24 0 0], v000002b4748b9a00_0, L_000002b4748e0160;
L_000002b4748ba4a0 .concat [ 8 24 0 0], v000002b4748b9d20_0, L_000002b4748e0280;
L_000002b4748ba5e0 .functor MUXZ 8, L_000002b4748e02c8, v000002b4748b9d20_0, v000002b4748af3a0_0, C4<>;
L_000002b4748ba720 .functor MUXZ 8, L_000002b4748ba5e0, v000002b4748b9a00_0, v000002b4748b0ca0_0, C4<>;
S_000002b474834ca0 .scope module, "l1_ctrl" "l1_cache_controller" 3 207, 3 70 0, S_000002b474834b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /INPUT 32 "stored_tag";
    .port_info 7 /INPUT 32 "stored_data";
    .port_info 8 /OUTPUT 1 "l1_hit";
    .port_info 9 /OUTPUT 1 "l1_miss";
    .port_info 10 /OUTPUT 8 "data_out";
    .port_info 11 /OUTPUT 32 "decoded_tag";
    .port_info 12 /OUTPUT 16 "decoded_index";
    .port_info 13 /OUTPUT 32 "decoded_offset";
v000002b4748af120_0 .net "address", 31 0, v000002b4748ba0e0_0;  alias, 1 drivers
v000002b4748afee0_0 .net "clk", 0 0, v000002b4748b90a0_0;  alias, 1 drivers
v000002b4748b0b60_0 .net "data_in", 7 0, v000002b4748ba180_0;  alias, 1 drivers
v000002b4748b0e80_0 .var "data_out", 7 0;
v000002b4748af8a0_0 .net "decoded_index", 15 0, v000002b474825470_0;  1 drivers
v000002b4748b00c0_0 .net "decoded_offset", 31 0, v000002b474825010_0;  1 drivers
v000002b4748af440_0 .net "decoded_tag", 31 0, v000002b4748b0de0_0;  1 drivers
v000002b4748b0ca0_0 .var "l1_hit", 0 0;
v000002b4748b08e0_0 .net "l1_hit_internal", 0 0, L_000002b47484c960;  1 drivers
v000002b4748af940_0 .var "l1_miss", 0 0;
v000002b4748b07a0_0 .net "read_write", 0 0, v000002b4748b9960_0;  alias, 1 drivers
v000002b4748af4e0_0 .net "rst_n", 0 0, v000002b4748ba040_0;  alias, 1 drivers
v000002b4748af580_0 .net "stored_data", 31 0, L_000002b4748b9640;  1 drivers
v000002b4748b05c0_0 .net "stored_tag", 31 0, v000002b4748b9140_0;  alias, 1 drivers
v000002b4748b0160_0 .net "valid", 0 0, v000002b4748b98c0_0;  alias, 1 drivers
E_000002b474853e20/0 .event negedge, v000002b4748253d0_0;
E_000002b474853e20/1 .event posedge, v000002b474824c50_0;
E_000002b474853e20 .event/or E_000002b474853e20/0, E_000002b474853e20/1;
S_000002b47482d8c0 .scope module, "hit_det" "cache_hit_detector" 3 92, 3 31 0, S_000002b474834ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 16 "num_sets";
    .port_info 4 /INPUT 8 "offset_bits";
    .port_info 5 /INPUT 8 "index_bits";
    .port_info 6 /INPUT 32 "stored_tag";
    .port_info 7 /INPUT 1 "valid_bit";
    .port_info 8 /OUTPUT 16 "set_index";
    .port_info 9 /OUTPUT 32 "tag";
    .port_info 10 /OUTPUT 32 "block_offset";
    .port_info 11 /OUTPUT 1 "tag_match";
    .port_info 12 /OUTPUT 1 "hit_signal";
L_000002b47484c960 .functor AND 1, v000002b4748b98c0_0, L_000002b4748b95a0, C4<1>, C4<1>;
v000002b474824e30_0 .net "address", 31 0, v000002b4748ba0e0_0;  alias, 1 drivers
v000002b474825010_0 .var "block_offset", 31 0;
v000002b474824c50_0 .net "clk", 0 0, v000002b4748b90a0_0;  alias, 1 drivers
v000002b4748250b0_0 .net "hit_signal", 0 0, L_000002b47484c960;  alias, 1 drivers
L_000002b4748e0118 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v000002b4748251f0_0 .net "index_bits", 7 0, L_000002b4748e0118;  1 drivers
L_000002b4748e0088 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v000002b474824890_0 .net "num_sets", 15 0, L_000002b4748e0088;  1 drivers
L_000002b4748e00d0 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v000002b474824f70_0 .net "offset_bits", 7 0, L_000002b4748e00d0;  1 drivers
v000002b4748253d0_0 .net "rst_n", 0 0, v000002b4748ba040_0;  alias, 1 drivers
v000002b474825470_0 .var "set_index", 15 0;
v000002b4748aff80_0 .net "stored_tag", 31 0, v000002b4748b9140_0;  alias, 1 drivers
v000002b4748b0de0_0 .var "tag", 31 0;
v000002b4748b0a20_0 .net "tag_match", 0 0, L_000002b4748b95a0;  1 drivers
v000002b4748b0020_0 .net "valid_bit", 0 0, v000002b4748b98c0_0;  alias, 1 drivers
E_000002b474853720 .event anyedge, v000002b474824e30_0, v000002b474824f70_0, v000002b4748251f0_0;
L_000002b4748b95a0 .cmp/eq 32, v000002b4748b0de0_0, v000002b4748b9140_0;
S_000002b47482da50 .scope module, "l2_ctrl" "l2_cache_controller" 3 223, 3 129 0, S_000002b474834b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /INPUT 32 "stored_tag";
    .port_info 7 /INPUT 32 "stored_data";
    .port_info 8 /OUTPUT 1 "l2_hit";
    .port_info 9 /OUTPUT 1 "l2_miss";
    .port_info 10 /OUTPUT 8 "data_out";
v000002b4748afe40_0 .net "address", 31 0, v000002b4748ba0e0_0;  alias, 1 drivers
v000002b4748b0200_0 .net "clk", 0 0, v000002b4748b90a0_0;  alias, 1 drivers
v000002b4748b03e0_0 .net "data_in", 7 0, v000002b4748ba180_0;  alias, 1 drivers
v000002b4748af9e0_0 .var "data_out", 7 0;
v000002b4748af3a0_0 .var "l2_hit", 0 0;
v000002b4748b02a0_0 .net "l2_hit_internal", 0 0, L_000002b47484d530;  1 drivers
v000002b4748b0340_0 .var "l2_miss", 0 0;
v000002b4748b0660_0 .net "read_write", 0 0, v000002b4748b9960_0;  alias, 1 drivers
v000002b4748b0980_0 .net "rst_n", 0 0, v000002b4748ba040_0;  alias, 1 drivers
v000002b4748afa80_0 .net "stored_data", 31 0, L_000002b4748ba4a0;  1 drivers
v000002b4748afda0_0 .net "stored_tag", 31 0, v000002b4748b9280_0;  alias, 1 drivers
v000002b4748b0ac0_0 .net "valid", 0 0, v000002b4748b9dc0_0;  alias, 1 drivers
S_000002b474840810 .scope module, "hit_det" "cache_hit_detector" 3 147, 3 31 0, S_000002b47482da50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 16 "num_sets";
    .port_info 4 /INPUT 8 "offset_bits";
    .port_info 5 /INPUT 8 "index_bits";
    .port_info 6 /INPUT 32 "stored_tag";
    .port_info 7 /INPUT 1 "valid_bit";
    .port_info 8 /OUTPUT 16 "set_index";
    .port_info 9 /OUTPUT 32 "tag";
    .port_info 10 /OUTPUT 32 "block_offset";
    .port_info 11 /OUTPUT 1 "tag_match";
    .port_info 12 /OUTPUT 1 "hit_signal";
L_000002b47484d530 .functor AND 1, v000002b4748b9dc0_0, L_000002b4748ba680, C4<1>, C4<1>;
v000002b4748b0c00_0 .net "address", 31 0, v000002b4748ba0e0_0;  alias, 1 drivers
v000002b4748b0f20_0 .var "block_offset", 31 0;
v000002b4748af1c0_0 .net "clk", 0 0, v000002b4748b90a0_0;  alias, 1 drivers
v000002b4748b0840_0 .net "hit_signal", 0 0, L_000002b47484d530;  alias, 1 drivers
L_000002b4748e0238 .functor BUFT 1, C4<00001100>, C4<0>, C4<0>, C4<0>;
v000002b4748af620_0 .net "index_bits", 7 0, L_000002b4748e0238;  1 drivers
L_000002b4748e01a8 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4748af260_0 .net "num_sets", 15 0, L_000002b4748e01a8;  1 drivers
L_000002b4748e01f0 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v000002b4748af080_0 .net "offset_bits", 7 0, L_000002b4748e01f0;  1 drivers
v000002b4748b0520_0 .net "rst_n", 0 0, v000002b4748ba040_0;  alias, 1 drivers
v000002b4748af300_0 .var "set_index", 15 0;
v000002b4748af800_0 .net "stored_tag", 31 0, v000002b4748b9280_0;  alias, 1 drivers
v000002b4748afd00_0 .var "tag", 31 0;
v000002b4748afb20_0 .net "tag_match", 0 0, L_000002b4748ba680;  1 drivers
v000002b4748b0480_0 .net "valid_bit", 0 0, v000002b4748b9dc0_0;  alias, 1 drivers
E_000002b474853f60 .event anyedge, v000002b474824e30_0, v000002b4748af080_0, v000002b4748af620_0;
L_000002b4748ba680 .cmp/eq 32, v000002b4748afd00_0, v000002b4748b9280_0;
S_000002b474827460 .scope module, "cache_logic_basic" "cache_logic_basic" 3 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "valid";
    .port_info 1 /INPUT 32 "address_tag";
    .port_info 2 /INPUT 32 "stored_tag";
    .port_info 3 /OUTPUT 1 "tag_match";
    .port_info 4 /OUTPUT 1 "and_output";
    .port_info 5 /OUTPUT 1 "hit_output";
o000002b47485ef38 .functor BUFZ 1, C4<z>; HiZ drive
L_000002b47484d1b0 .functor AND 1, o000002b47485ef38, L_000002b4748ba7c0, C4<1>, C4<1>;
L_000002b4748e0310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002b4748b9f00_0 .net/2u *"_ivl_4", 0 0, L_000002b4748e0310;  1 drivers
L_000002b4748e0358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4748b9b40_0 .net/2u *"_ivl_6", 0 0, L_000002b4748e0358;  1 drivers
o000002b47485ee48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b4748b9320_0 .net "address_tag", 31 0, o000002b47485ee48;  0 drivers
v000002b4748b93c0_0 .net "and_output", 0 0, L_000002b47484d1b0;  1 drivers
v000002b4748b9460_0 .net "hit_output", 0 0, L_000002b4748ba860;  1 drivers
o000002b47485eed8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b4748b9fa0_0 .net "stored_tag", 31 0, o000002b47485eed8;  0 drivers
v000002b4748b9e60_0 .net "tag_match", 0 0, L_000002b4748ba7c0;  1 drivers
v000002b4748b9500_0 .net "valid", 0 0, o000002b47485ef38;  0 drivers
L_000002b4748ba7c0 .cmp/eq 32, o000002b47485ee48, o000002b47485eed8;
L_000002b4748ba860 .functor MUXZ 1, L_000002b4748e0358, L_000002b4748e0310, L_000002b47484d1b0, C4<>;
    .scope S_000002b47482d8c0;
T_0 ;
    %wait E_000002b474853720;
    %load/vec4 v000002b474824e30_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v000002b474824f70_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %store/vec4 v000002b474825010_0, 0, 32;
    %load/vec4 v000002b474824e30_0;
    %ix/getv 4, v000002b474824f70_0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v000002b4748251f0_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 16;
    %store/vec4 v000002b474825470_0, 0, 16;
    %load/vec4 v000002b474824e30_0;
    %load/vec4 v000002b474824f70_0;
    %load/vec4 v000002b4748251f0_0;
    %add;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002b4748b0de0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002b474834ca0;
T_1 ;
    %wait E_000002b474853e20;
    %load/vec4 v000002b4748af4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b4748b0ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b4748af940_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b4748b0e80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002b4748b08e0_0;
    %assign/vec4 v000002b4748b0ca0_0, 0;
    %load/vec4 v000002b4748b08e0_0;
    %inv;
    %assign/vec4 v000002b4748af940_0, 0;
    %load/vec4 v000002b4748b08e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000002b4748b07a0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002b4748af580_0;
    %pad/u 8;
    %assign/vec4 v000002b4748b0e80_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v000002b4748b0e80_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b474840810;
T_2 ;
    %wait E_000002b474853f60;
    %load/vec4 v000002b4748b0c00_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v000002b4748af080_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %store/vec4 v000002b4748b0f20_0, 0, 32;
    %load/vec4 v000002b4748b0c00_0;
    %ix/getv 4, v000002b4748af080_0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v000002b4748af620_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 16;
    %store/vec4 v000002b4748af300_0, 0, 16;
    %load/vec4 v000002b4748b0c00_0;
    %load/vec4 v000002b4748af080_0;
    %load/vec4 v000002b4748af620_0;
    %add;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002b4748afd00_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002b47482da50;
T_3 ;
    %wait E_000002b474853e20;
    %load/vec4 v000002b4748b0980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b4748af3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b4748b0340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b4748af9e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002b4748b02a0_0;
    %assign/vec4 v000002b4748af3a0_0, 0;
    %load/vec4 v000002b4748b02a0_0;
    %inv;
    %assign/vec4 v000002b4748b0340_0, 0;
    %load/vec4 v000002b4748b02a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000002b4748b0660_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002b4748afa80_0;
    %pad/u 8;
    %assign/vec4 v000002b4748af9e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v000002b4748af9e0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002b474857c80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b90a0_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000002b4748b90a0_0;
    %inv;
    %store/vec4 v000002b4748b90a0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000002b474857c80;
T_5 ;
    %vpi_call 2 63 "$dumpfile", "cache_waveform.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b474857c80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748ba040_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4748ba0e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b9960_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b4748ba180_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b98c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4748b9140_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b4748b9a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b9dc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4748b9280_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b4748b9d20_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4748ba040_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000002b4748ba0e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b9960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4748b98c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4748b9140_0, 0, 32;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000002b4748b9a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b9dc0_0, 0, 1;
    %vpi_call 2 90 "$display", "T=%0t: TEST 1 \342\200\224 L1 HIT (0x10 READ)", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000002b4748ba0e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b9960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b98c0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002b4748b9140_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b4748b9a00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4748b9dc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4748b9280_0, 0, 32;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v000002b4748b9d20_0, 0, 8;
    %vpi_call 2 106 "$display", "T=%0t: TEST 2 \342\200\224 L1 MISS, L2 HIT (0x20 READ)", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v000002b4748ba0e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b9960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b98c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b9dc0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002b4748b9140_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002b4748b9280_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b4748b9a00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b4748b9d20_0, 0, 8;
    %vpi_call 2 123 "$display", "T=%0t: TEST 3 \342\200\224 L1 MISS, L2 MISS (0x40 READ)", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 80, 0, 32;
    %store/vec4 v000002b4748ba0e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4748b9960_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v000002b4748ba180_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4748b98c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4748b9140_0, 0, 32;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000002b4748b9a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b9dc0_0, 0, 1;
    %vpi_call 2 138 "$display", "T=%0t: TEST 4 \342\200\224 L1 HIT (WRITE 0x50)", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 96, 0, 32;
    %store/vec4 v000002b4748ba0e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4748b9960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4748b98c0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002b4748b9140_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4748b9dc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4748b9280_0, 0, 32;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002b4748b9d20_0, 0, 8;
    %vpi_call 2 154 "$display", "T=%0t: TEST 5 \342\200\224 TAG MISMATCH L1 MISS / L2 HIT (0x60)", $time {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 157 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002b474857c80;
T_6 ;
    %wait E_000002b4748537e0;
    %load/vec4 v000002b4748baea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 2 163 "$display", "T=%0t: L1 HIT for addr=0x%h", $time, v000002b4748ba0e0_0 {0 0 0};
T_6.0 ;
    %load/vec4 v000002b4748b9be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000002b4748b91e0_0;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call 2 166 "$display", "T=%0t: L1 MISS, L2 HIT for addr=0x%h", $time, v000002b4748ba0e0_0 {0 0 0};
T_6.2 ;
    %load/vec4 v000002b4748b9be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v000002b4748ba400_0;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %vpi_call 2 169 "$display", "T=%0t: BOTH MISS \342\200\224 MEMORY ACCESS (addr=0x%h)", $time, v000002b4748ba0e0_0 {0 0 0};
T_6.5 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cache_sim_tb.v";
    "cache_logic.v";
