INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sim_1/new/tb_vector_processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_vector_processor'
