Analysis & Synthesis report for pid
Thu Dec 09 15:44:55 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |pid|lcd:lcd|S
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: lcd:lcd
 15. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div5
 17. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div7
 18. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div3
 21. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div6
 22. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod5
 23. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div8
 24. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod7
 25. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div2
 26. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod1
 27. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div4
 28. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod3
 29. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod6
 30. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod8
 31. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod2
 32. Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod4
 33. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Mod2
 34. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Div2
 36. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Mod1
 37. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Div1
 38. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Mod0
 39. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Div2
 40. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Mod1
 41. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Div1
 42. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Mod0
 43. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Div0
 44. Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Mod2
 45. Parameter Settings for Inferred Entity Instance: output_pwm_gen:out_pulse|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 47. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 48. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 49. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 50. lpm_mult Parameter Settings by Entity Instance
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 09 15:44:54 2021       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; pid                                         ;
; Top-level Entity Name              ; pid                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,605                                       ;
;     Total combinational functions  ; 6,570                                       ;
;     Dedicated logic registers      ; 442                                         ;
; Total registers                    ; 442                                         ;
; Total pins                         ; 64                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; pid                ; pid                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; pid.v                            ; yes             ; User Verilog HDL File        ; C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v                             ;         ;
; lcd.v                            ; yes             ; User Verilog HDL File        ; C:/ece287a/project/ece287fa21_finalproj/fpga/lcd.v                             ;         ;
; decimal_val.v                    ; yes             ; User Verilog HDL File        ; C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v                     ;         ;
; seven_segment.v                  ; yes             ; User Verilog HDL File        ; C:/ece287a/project/ece287fa21_finalproj/fpga/seven_segment.v                   ;         ;
; seg7_act_val.v                   ; yes             ; User Verilog HDL File        ; C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v                    ;         ;
; output_pwm_gen.v                 ; yes             ; User Verilog HDL File        ; C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v                  ;         ;
; velocity_decimal_val.v           ; yes             ; User Verilog HDL File        ; C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v            ;         ;
; motor_rpm_count.v                ; yes             ; User Verilog HDL File        ; C:/ece287a/project/ece287fa21_finalproj/fpga/motor_rpm_count.v                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc          ;         ;
; db/lpm_divide_fkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_fkm.tdf             ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_7nh.tdf        ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_2af.tdf              ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_7pc.tdf                ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_8pc.tdf                ;         ;
; db/lpm_divide_1jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_1jm.tdf             ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_plh.tdf        ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_67f.tdf              ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_5jm.tdf             ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_tlh.tdf        ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_e7f.tdf              ;         ;
; db/lpm_divide_5bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_5bm.tdf             ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_qlh.tdf        ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf              ;         ;
; db/lpm_divide_uim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_uim.tdf             ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_mlh.tdf        ;         ;
; db/alt_u_div_07f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf              ;         ;
; db/lpm_divide_1bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_1bm.tdf             ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_2jm.tdf             ;         ;
; db/lpm_divide_uoo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_uoo.tdf             ;         ;
; db/abs_divider_mbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_mbg.tdf            ;         ;
; db/alt_u_div_a7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_a7f.tdf              ;         ;
; db/lpm_abs_2v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_2v9.tdf                ;         ;
; db/lpm_abs_k0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_k0a.tdf                ;         ;
; db/lpm_divide_82p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_82p.tdf             ;         ;
; db/abs_divider_3dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_3dg.tdf            ;         ;
; db/alt_u_div_4af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_4af.tdf              ;         ;
; db/lpm_abs_f0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_f0a.tdf                ;         ;
; db/lpm_divide_r0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_r0p.tdf             ;         ;
; db/lpm_divide_u0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_u0p.tdf             ;         ;
; db/abs_divider_pbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_pbg.tdf            ;         ;
; db/alt_u_div_g7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_g7f.tdf              ;         ;
; db/lpm_abs_5v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_5v9.tdf                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_jgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_jgh.tdf                ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_ngh.tdf                ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_a2p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_a2p.tdf             ;         ;
; db/abs_divider_5dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_5dg.tdf            ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_8af.tdf              ;         ;
; db/lpm_abs_j0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_j0a.tdf                ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_i0a.tdf                ;         ;
; db/mult_46t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/mult_46t.tdf                   ;         ;
; db/mult_v5t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/ece287a/project/ece287fa21_finalproj/fpga/db/mult_v5t.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6,605     ;
;                                             ;           ;
; Total combinational functions               ; 6570      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1669      ;
;     -- 3 input functions                    ; 1887      ;
;     -- <=2 input functions                  ; 3014      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4487      ;
;     -- arithmetic mode                      ; 2083      ;
;                                             ;           ;
; Total registers                             ; 442       ;
;     -- Dedicated logic registers            ; 442       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 64        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 291       ;
; Total fan-out                               ; 18994     ;
; Average fan-out                             ; 2.66      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Entity Name          ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |pid                                              ; 6570 (452)          ; 442 (336)                 ; 0           ; 6            ; 0       ; 3         ; 64   ; 0            ; |pid                                                                                                                                                 ; pid                  ; work         ;
;    |decimal_val:kd_ascii|                         ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|decimal_val:kd_ascii                                                                                                                            ; decimal_val          ; work         ;
;    |decimal_val:ki_ascii|                         ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|decimal_val:ki_ascii                                                                                                                            ; decimal_val          ; work         ;
;    |decimal_val:kp_ascii|                         ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|decimal_val:kp_ascii                                                                                                                            ; decimal_val          ; work         ;
;    |lcd:lcd|                                      ; 106 (106)           ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|lcd:lcd                                                                                                                                         ; lcd                  ; work         ;
;    |lpm_divide:Div0|                              ; 864 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|lpm_divide:Div0                                                                                                                                 ; lpm_divide           ; work         ;
;       |lpm_divide_a2p:auto_generated|             ; 864 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|lpm_divide:Div0|lpm_divide_a2p:auto_generated                                                                                                   ; lpm_divide_a2p       ; work         ;
;          |abs_divider_5dg:divider|                ; 864 (32)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|lpm_divide:Div0|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider                                                                           ; abs_divider_5dg      ; work         ;
;             |alt_u_div_8af:divider|               ; 782 (782)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|lpm_divide:Div0|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider|alt_u_div_8af:divider                                                     ; alt_u_div_8af        ; work         ;
;             |lpm_abs_i0a:my_abs_num|              ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|lpm_divide:Div0|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider|lpm_abs_i0a:my_abs_num                                                    ; lpm_abs_i0a          ; work         ;
;    |lpm_mult:Mult0|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pid|lpm_mult:Mult0                                                                                                                                  ; lpm_mult             ; work         ;
;       |mult_v5t:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pid|lpm_mult:Mult0|mult_v5t:auto_generated                                                                                                          ; mult_v5t             ; work         ;
;    |lpm_mult:Mult1|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pid|lpm_mult:Mult1                                                                                                                                  ; lpm_mult             ; work         ;
;       |mult_v5t:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pid|lpm_mult:Mult1|mult_v5t:auto_generated                                                                                                          ; mult_v5t             ; work         ;
;    |lpm_mult:Mult2|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pid|lpm_mult:Mult2                                                                                                                                  ; lpm_mult             ; work         ;
;       |mult_46t:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pid|lpm_mult:Mult2|mult_46t:auto_generated                                                                                                          ; mult_46t             ; work         ;
;    |motor_rpm_count:count_pulse|                  ; 74 (74)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|motor_rpm_count:count_pulse                                                                                                                     ; motor_rpm_count      ; work         ;
;    |output_pwm_gen:out_pulse|                     ; 118 (63)            ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse                                                                                                                        ; output_pwm_gen       ; work         ;
;       |lpm_mult:Mult0|                            ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse|lpm_mult:Mult0                                                                                                         ; lpm_mult             ; work         ;
;          |multcore:mult_core|                     ; 55 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore             ; work         ;
;             |mpar_add:padder|                     ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add             ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub          ; work         ;
;                   |add_sub_jgh:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                      ; add_sub_jgh          ; work         ;
;                |lpm_add_sub:adder[1]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub          ; work         ;
;                   |add_sub_jgh:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_jgh:auto_generated                      ; add_sub_jgh          ; work         ;
;                |mpar_add:sub_par_add|             ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add             ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub          ; work         ;
;                      |add_sub_ngh:auto_generated| ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated ; add_sub_ngh          ; work         ;
;    |seg7_act_val:kval_disp|                       ; 2307 (79)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp                                                                                                                          ; seg7_act_val         ; work         ;
;       |lpm_divide:Div0|                           ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div0                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_fkm:auto_generated|          ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div0|lpm_divide_fkm:auto_generated                                                                            ; lpm_divide_fkm       ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div0|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                                ; sign_div_unsign_7nh  ; work         ;
;                |alt_u_div_2af:divider|            ; 185 (185)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div0|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                          ; alt_u_div_2af        ; work         ;
;       |lpm_divide:Div1|                           ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div1                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_5jm:auto_generated|          ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div1|lpm_divide_5jm:auto_generated                                                                            ; lpm_divide_5jm       ; work         ;
;             |sign_div_unsign_tlh:divider|         ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                ; sign_div_unsign_tlh  ; work         ;
;                |alt_u_div_e7f:divider|            ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                          ; alt_u_div_e7f        ; work         ;
;       |lpm_divide:Div2|                           ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div2                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_2jm:auto_generated|          ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div2|lpm_divide_2jm:auto_generated                                                                            ; lpm_divide_2jm       ; work         ;
;             |sign_div_unsign_qlh:divider|         ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                ; sign_div_unsign_qlh  ; work         ;
;                |alt_u_div_87f:divider|            ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                          ; alt_u_div_87f        ; work         ;
;       |lpm_divide:Div3|                           ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div3                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_1jm:auto_generated|          ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div3|lpm_divide_1jm:auto_generated                                                                            ; lpm_divide_1jm       ; work         ;
;             |sign_div_unsign_plh:divider|         ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                                ; sign_div_unsign_plh  ; work         ;
;                |alt_u_div_67f:divider|            ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                          ; alt_u_div_67f        ; work         ;
;       |lpm_divide:Div4|                           ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div4                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_uim:auto_generated|          ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div4|lpm_divide_uim:auto_generated                                                                            ; lpm_divide_uim       ; work         ;
;             |sign_div_unsign_mlh:divider|         ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div4|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                ; sign_div_unsign_mlh  ; work         ;
;                |alt_u_div_07f:divider|            ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div4|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                          ; alt_u_div_07f        ; work         ;
;       |lpm_divide:Div5|                           ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div5                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_1jm:auto_generated|          ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div5|lpm_divide_1jm:auto_generated                                                                            ; lpm_divide_1jm       ; work         ;
;             |sign_div_unsign_plh:divider|         ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div5|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                                ; sign_div_unsign_plh  ; work         ;
;                |alt_u_div_67f:divider|            ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div5|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                          ; alt_u_div_67f        ; work         ;
;       |lpm_divide:Div6|                           ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div6                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_uim:auto_generated|          ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div6|lpm_divide_uim:auto_generated                                                                            ; lpm_divide_uim       ; work         ;
;             |sign_div_unsign_mlh:divider|         ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div6|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                ; sign_div_unsign_mlh  ; work         ;
;                |alt_u_div_07f:divider|            ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div6|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                          ; alt_u_div_07f        ; work         ;
;       |lpm_divide:Div7|                           ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div7                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_1jm:auto_generated|          ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div7|lpm_divide_1jm:auto_generated                                                                            ; lpm_divide_1jm       ; work         ;
;             |sign_div_unsign_plh:divider|         ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div7|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                                ; sign_div_unsign_plh  ; work         ;
;                |alt_u_div_67f:divider|            ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div7|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                          ; alt_u_div_67f        ; work         ;
;       |lpm_divide:Div8|                           ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div8                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_uim:auto_generated|          ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div8|lpm_divide_uim:auto_generated                                                                            ; lpm_divide_uim       ; work         ;
;             |sign_div_unsign_mlh:divider|         ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div8|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                ; sign_div_unsign_mlh  ; work         ;
;                |alt_u_div_07f:divider|            ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Div8|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                          ; alt_u_div_07f        ; work         ;
;       |lpm_divide:Mod0|                           ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod0                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_5bm:auto_generated|          ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                            ; lpm_divide_5bm       ; work         ;
;             |sign_div_unsign_qlh:divider|         ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                ; sign_div_unsign_qlh  ; work         ;
;                |alt_u_div_87f:divider|            ; 90 (90)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                          ; alt_u_div_87f        ; work         ;
;       |lpm_divide:Mod1|                           ; 132 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod1                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_5bm:auto_generated|          ; 132 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                                            ; lpm_divide_5bm       ; work         ;
;             |sign_div_unsign_qlh:divider|         ; 132 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                ; sign_div_unsign_qlh  ; work         ;
;                |alt_u_div_87f:divider|            ; 132 (132)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                          ; alt_u_div_87f        ; work         ;
;       |lpm_divide:Mod2|                           ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod2                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_5bm:auto_generated|          ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod2|lpm_divide_5bm:auto_generated                                                                            ; lpm_divide_5bm       ; work         ;
;             |sign_div_unsign_qlh:divider|         ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                ; sign_div_unsign_qlh  ; work         ;
;                |alt_u_div_87f:divider|            ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                          ; alt_u_div_87f        ; work         ;
;       |lpm_divide:Mod3|                           ; 78 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod3                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_1bm:auto_generated|          ; 78 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod3|lpm_divide_1bm:auto_generated                                                                            ; lpm_divide_1bm       ; work         ;
;             |sign_div_unsign_mlh:divider|         ; 78 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                ; sign_div_unsign_mlh  ; work         ;
;                |alt_u_div_07f:divider|            ; 78 (78)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                          ; alt_u_div_07f        ; work         ;
;       |lpm_divide:Mod4|                           ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod4                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_1bm:auto_generated|          ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod4|lpm_divide_1bm:auto_generated                                                                            ; lpm_divide_1bm       ; work         ;
;             |sign_div_unsign_mlh:divider|         ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod4|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                ; sign_div_unsign_mlh  ; work         ;
;                |alt_u_div_07f:divider|            ; 111 (111)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod4|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                          ; alt_u_div_07f        ; work         ;
;       |lpm_divide:Mod5|                           ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod5                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_1bm:auto_generated|          ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod5|lpm_divide_1bm:auto_generated                                                                            ; lpm_divide_1bm       ; work         ;
;             |sign_div_unsign_mlh:divider|         ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod5|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                ; sign_div_unsign_mlh  ; work         ;
;                |alt_u_div_07f:divider|            ; 77 (77)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod5|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                          ; alt_u_div_07f        ; work         ;
;       |lpm_divide:Mod6|                           ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod6                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_1bm:auto_generated|          ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod6|lpm_divide_1bm:auto_generated                                                                            ; lpm_divide_1bm       ; work         ;
;             |sign_div_unsign_mlh:divider|         ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod6|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                ; sign_div_unsign_mlh  ; work         ;
;                |alt_u_div_07f:divider|            ; 111 (111)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod6|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                          ; alt_u_div_07f        ; work         ;
;       |lpm_divide:Mod7|                           ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod7                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_1bm:auto_generated|          ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod7|lpm_divide_1bm:auto_generated                                                                            ; lpm_divide_1bm       ; work         ;
;             |sign_div_unsign_mlh:divider|         ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                ; sign_div_unsign_mlh  ; work         ;
;                |alt_u_div_07f:divider|            ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                          ; alt_u_div_07f        ; work         ;
;       |lpm_divide:Mod8|                           ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod8                                                                                                          ; lpm_divide           ; work         ;
;          |lpm_divide_1bm:auto_generated|          ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod8|lpm_divide_1bm:auto_generated                                                                            ; lpm_divide_1bm       ; work         ;
;             |sign_div_unsign_mlh:divider|         ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod8|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                ; sign_div_unsign_mlh  ; work         ;
;                |alt_u_div_07f:divider|            ; 111 (111)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|lpm_divide:Mod8|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                          ; alt_u_div_07f        ; work         ;
;       |seven_segment:hundreds|                    ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|seven_segment:hundreds                                                                                                   ; seven_segment        ; work         ;
;       |seven_segment:ones|                        ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|seven_segment:ones                                                                                                       ; seven_segment        ; work         ;
;       |seven_segment:tens|                        ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|seven_segment:tens                                                                                                       ; seven_segment        ; work         ;
;       |seven_segment:thousands|                   ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|seg7_act_val:kval_disp|seven_segment:thousands                                                                                                  ; seven_segment        ; work         ;
;    |velocity_decimal_val:comm_ascii|              ; 1300 (20)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii                                                                                                                 ; velocity_decimal_val ; work         ;
;       |lpm_divide:Div0|                           ; 218 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div0                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_82p:auto_generated|          ; 218 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div0|lpm_divide_82p:auto_generated                                                                   ; lpm_divide_82p       ; work         ;
;             |abs_divider_3dg:divider|             ; 218 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div0|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                           ; abs_divider_3dg      ; work         ;
;                |alt_u_div_4af:divider|            ; 200 (200)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div0|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                     ; alt_u_div_4af        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div0|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
;       |lpm_divide:Div1|                           ; 244 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div1                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_u0p:auto_generated|          ; 244 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div1|lpm_divide_u0p:auto_generated                                                                   ; lpm_divide_u0p       ; work         ;
;             |abs_divider_pbg:divider|             ; 244 (15)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div1|lpm_divide_u0p:auto_generated|abs_divider_pbg:divider                                           ; abs_divider_pbg      ; work         ;
;                |alt_u_div_g7f:divider|            ; 225 (225)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div1|lpm_divide_u0p:auto_generated|abs_divider_pbg:divider|alt_u_div_g7f:divider                     ; alt_u_div_g7f        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div1|lpm_divide_u0p:auto_generated|abs_divider_pbg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
;       |lpm_divide:Div2|                           ; 209 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div2                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_r0p:auto_generated|          ; 209 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div2|lpm_divide_r0p:auto_generated                                                                   ; lpm_divide_r0p       ; work         ;
;             |abs_divider_mbg:divider|             ; 209 (16)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div2|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider                                           ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|            ; 193 (193)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Div2|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                     ; alt_u_div_a7f        ; work         ;
;       |lpm_divide:Mod0|                           ; 169 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod0                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_uoo:auto_generated|          ; 169 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod0|lpm_divide_uoo:auto_generated                                                                   ; lpm_divide_uoo       ; work         ;
;             |abs_divider_mbg:divider|             ; 169 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod0|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider                                           ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|            ; 142 (142)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod0|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                     ; alt_u_div_a7f        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod0|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
;       |lpm_divide:Mod1|                           ; 221 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod1                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_uoo:auto_generated|          ; 221 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod1|lpm_divide_uoo:auto_generated                                                                   ; lpm_divide_uoo       ; work         ;
;             |abs_divider_mbg:divider|             ; 221 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod1|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider                                           ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|            ; 188 (188)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod1|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                     ; alt_u_div_a7f        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod1|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
;       |lpm_divide:Mod2|                           ; 219 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod2                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_uoo:auto_generated|          ; 219 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod2|lpm_divide_uoo:auto_generated                                                                   ; lpm_divide_uoo       ; work         ;
;             |abs_divider_mbg:divider|             ; 219 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod2|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider                                           ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|            ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod2|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                     ; alt_u_div_a7f        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:comm_ascii|lpm_divide:Mod2|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
;    |velocity_decimal_val:sens_ascii|              ; 1299 (20)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii                                                                                                                 ; velocity_decimal_val ; work         ;
;       |lpm_divide:Div0|                           ; 215 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div0                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_82p:auto_generated|          ; 215 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div0|lpm_divide_82p:auto_generated                                                                   ; lpm_divide_82p       ; work         ;
;             |abs_divider_3dg:divider|             ; 215 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div0|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                           ; abs_divider_3dg      ; work         ;
;                |alt_u_div_4af:divider|            ; 200 (200)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div0|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                     ; alt_u_div_4af        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div0|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
;       |lpm_divide:Div1|                           ; 248 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div1                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_u0p:auto_generated|          ; 248 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div1|lpm_divide_u0p:auto_generated                                                                   ; lpm_divide_u0p       ; work         ;
;             |abs_divider_pbg:divider|             ; 248 (15)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div1|lpm_divide_u0p:auto_generated|abs_divider_pbg:divider                                           ; abs_divider_pbg      ; work         ;
;                |alt_u_div_g7f:divider|            ; 225 (225)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div1|lpm_divide_u0p:auto_generated|abs_divider_pbg:divider|alt_u_div_g7f:divider                     ; alt_u_div_g7f        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div1|lpm_divide_u0p:auto_generated|abs_divider_pbg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
;       |lpm_divide:Div2|                           ; 211 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div2                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_r0p:auto_generated|          ; 211 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div2|lpm_divide_r0p:auto_generated                                                                   ; lpm_divide_r0p       ; work         ;
;             |abs_divider_mbg:divider|             ; 211 (16)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div2|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider                                           ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|            ; 193 (193)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div2|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                     ; alt_u_div_a7f        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Div2|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
;       |lpm_divide:Mod0|                           ; 169 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod0                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_uoo:auto_generated|          ; 169 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod0|lpm_divide_uoo:auto_generated                                                                   ; lpm_divide_uoo       ; work         ;
;             |abs_divider_mbg:divider|             ; 169 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod0|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider                                           ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|            ; 142 (142)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod0|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                     ; alt_u_div_a7f        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod0|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
;       |lpm_divide:Mod1|                           ; 221 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod1                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_uoo:auto_generated|          ; 221 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod1|lpm_divide_uoo:auto_generated                                                                   ; lpm_divide_uoo       ; work         ;
;             |abs_divider_mbg:divider|             ; 221 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod1|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider                                           ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|            ; 188 (188)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod1|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                     ; alt_u_div_a7f        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod1|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
;       |lpm_divide:Mod2|                           ; 215 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod2                                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_uoo:auto_generated|          ; 215 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod2|lpm_divide_uoo:auto_generated                                                                   ; lpm_divide_uoo       ; work         ;
;             |abs_divider_mbg:divider|             ; 215 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod2|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider                                           ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|            ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod2|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                     ; alt_u_div_a7f        ; work         ;
;                |lpm_abs_k0a:my_abs_num|           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pid|velocity_decimal_val:sens_ascii|lpm_divide:Mod2|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|lpm_abs_k0a:my_abs_num                    ; lpm_abs_k0a          ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------+
; State Machine - |pid|lcd:lcd|S             ;
+--------+--------+--------+--------+--------+
; Name   ; S.IDLE ; S.PUSH ; S.LOAD ; S.INIT ;
+--------+--------+--------+--------+--------+
; S.INIT ; 0      ; 0      ; 0      ; 0      ;
; S.LOAD ; 0      ; 0      ; 1      ; 1      ;
; S.PUSH ; 0      ; 1      ; 0      ; 1      ;
; S.IDLE ; 1      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+------------------------------------------------------------------+----------------------------------------+
; Register name                                                    ; Reason for Removal                     ;
+------------------------------------------------------------------+----------------------------------------+
; velocity_to_lcd[6,7,14,15,22,23,30,31,38,39,46,47,54,55,62,63]   ; Stuck at GND due to stuck port data_in ;
; kval_to_lcd[6,7,14,15,22,23,30,31,38,39,46,47,54,55,62,63,70,71] ; Stuck at GND due to stuck port data_in ;
; kval_to_lcd[5]                                                   ; Merged with kval_to_lcd[4]             ;
; kval_to_lcd[13]                                                  ; Merged with kval_to_lcd[12]            ;
; kval_to_lcd[21]                                                  ; Merged with kval_to_lcd[20]            ;
; kval_to_lcd[29]                                                  ; Merged with kval_to_lcd[28]            ;
; kval_to_lcd[37]                                                  ; Merged with kval_to_lcd[36]            ;
; kval_to_lcd[45]                                                  ; Merged with kval_to_lcd[44]            ;
; kval_to_lcd[53]                                                  ; Merged with kval_to_lcd[52]            ;
; kval_to_lcd[61]                                                  ; Merged with kval_to_lcd[60]            ;
; kval_to_lcd[69]                                                  ; Merged with kval_to_lcd[68]            ;
; velocity_to_lcd[61]                                              ; Merged with velocity_to_lcd[60]        ;
; velocity_to_lcd[53]                                              ; Merged with velocity_to_lcd[52]        ;
; velocity_to_lcd[45]                                              ; Merged with velocity_to_lcd[44]        ;
; velocity_to_lcd[37]                                              ; Merged with velocity_to_lcd[36]        ;
; velocity_to_lcd[29]                                              ; Merged with velocity_to_lcd[28]        ;
; velocity_to_lcd[21]                                              ; Merged with velocity_to_lcd[20]        ;
; velocity_to_lcd[13]                                              ; Merged with velocity_to_lcd[12]        ;
; velocity_to_lcd[5]                                               ; Merged with velocity_to_lcd[4]         ;
; k_2[14,15]                                                       ; Merged with k_2[13]                    ;
; k_1[14,15]                                                       ; Merged with k_1[13]                    ;
; k_3[12..15]                                                      ; Merged with k_3[11]                    ;
; lcd:lcd|S~4                                                      ; Lost fanout                            ;
; lcd:lcd|S~5                                                      ; Lost fanout                            ;
; lcd:lcd|S~6                                                      ; Lost fanout                            ;
; motor_rpm_count:count_pulse|pulse_count[0]                       ; Merged with ui_clock_counter[0]        ;
; Total Number of Removed Registers = 63                           ;                                        ;
+------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 442   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 68    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; user_control_speed[9]                  ; 20      ;
; user_control_speed[8]                  ; 21      ;
; user_control_speed[7]                  ; 19      ;
; user_control_speed[6]                  ; 19      ;
; user_control_speed[5]                  ; 19      ;
; user_control_speed[3]                  ; 20      ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pid|motor_rpm_count:count_pulse|pulse_count_qty[1] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |pid|user_control_speed[12]                         ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |pid|k_p[9]                                         ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |pid|k_i[4]                                         ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |pid|k_d[5]                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |pid|user_control_speed[3]                          ;
; 16:1               ; 12 bits   ; 120 LEs       ; 48 LEs               ; 72 LEs                 ; No         ; |pid|seg7_act_val:kval_disp|Mux4                    ;
; 64:1               ; 4 bits    ; 168 LEs       ; 76 LEs               ; 92 LEs                 ; No         ; |pid|lcd:lcd|Mux7                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd:lcd ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; INIT           ; 000   ; Unsigned Binary             ;
; LOAD           ; 001   ; Unsigned Binary             ;
; PUSH           ; 010   ; Unsigned Binary             ;
; IDLE           ; 011   ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div8 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod7 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod6 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod8 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg7_act_val:kval_disp|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uoo ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 11             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_r0p ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uoo ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_u0p ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:comm_ascii|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uoo ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_r0p ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uoo ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_u0p ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uoo ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 11             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: velocity_decimal_val:sens_ascii|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uoo ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_pwm_gen:out_pulse|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 16           ; Untyped                  ;
; LPM_WIDTHB                                     ; 6            ; Untyped                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_a2p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_v5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_v5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                  ;
+---------------------------------------+-----------------------------------------+
; Name                                  ; Value                                   ;
+---------------------------------------+-----------------------------------------+
; Number of entity instances            ; 4                                       ;
; Entity Instance                       ; output_pwm_gen:out_pulse|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                      ;
;     -- LPM_WIDTHB                     ; 6                                       ;
;     -- LPM_WIDTHP                     ; 22                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                     ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; lpm_mult:Mult2                          ;
;     -- LPM_WIDTHA                     ; 12                                      ;
;     -- LPM_WIDTHB                     ; 16                                      ;
;     -- LPM_WIDTHP                     ; 28                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; lpm_mult:Mult0                          ;
;     -- LPM_WIDTHA                     ; 14                                      ;
;     -- LPM_WIDTHB                     ; 16                                      ;
;     -- LPM_WIDTHP                     ; 30                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; lpm_mult:Mult1                          ;
;     -- LPM_WIDTHA                     ; 14                                      ;
;     -- LPM_WIDTHB                     ; 16                                      ;
;     -- LPM_WIDTHP                     ; 30                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
+---------------------------------------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 64                          ;
; cycloneiii_ff         ; 442                         ;
;     CLR               ; 10                          ;
;     ENA               ; 16                          ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 36                          ;
;     SCLR              ; 32                          ;
;     SLD               ; 5                           ;
;     plain             ; 327                         ;
; cycloneiii_lcell_comb ; 6577                        ;
;     arith             ; 2083                        ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 373                         ;
;         3 data inputs ; 1695                        ;
;     normal            ; 4494                        ;
;         0 data inputs ; 303                         ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 2278                        ;
;         3 data inputs ; 192                         ;
;         4 data inputs ; 1669                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 79.30                       ;
; Average LUT depth     ; 42.46                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Dec 09 15:44:07 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pid -c pid
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pid.v
    Info (12023): Found entity 1: pid File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: lcd File: C:/ece287a/project/ece287fa21_finalproj/fpga/lcd.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file decimal_val.v
    Info (12023): Found entity 1: decimal_val File: C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment.v
    Info (12023): Found entity 1: seven_segment File: C:/ece287a/project/ece287fa21_finalproj/fpga/seven_segment.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file seg7_act_val.v
    Info (12023): Found entity 1: seg7_act_val File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file output_pwm_gen.v
    Info (12023): Found entity 1: output_pwm_gen File: C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file velocity_decimal_val.v
    Info (12023): Found entity 1: velocity_decimal_val File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file motor_rpm_count.v
    Info (12023): Found entity 1: motor_rpm_count File: C:/ece287a/project/ece287fa21_finalproj/fpga/motor_rpm_count.v Line: 17
Info (12127): Elaborating entity "pid" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at pid.v(158): truncated value with size 32 to match size of target (16) File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 158
Warning (10230): Verilog HDL assignment warning at pid.v(182): truncated value with size 32 to match size of target (16) File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
Info (10264): Verilog HDL Case Statement information at pid.v(196): all case item expressions in this case statement are onehot File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 196
Info (12128): Elaborating entity "decimal_val" for hierarchy "decimal_val:kp_ascii" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 338
Warning (10230): Verilog HDL assignment warning at decimal_val.v(44): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v Line: 44
Warning (10230): Verilog HDL assignment warning at decimal_val.v(45): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v Line: 45
Warning (10230): Verilog HDL assignment warning at decimal_val.v(46): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v Line: 46
Info (12128): Elaborating entity "velocity_decimal_val" for hierarchy "velocity_decimal_val:comm_ascii" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 343
Warning (10230): Verilog HDL assignment warning at velocity_decimal_val.v(46): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 46
Warning (10230): Verilog HDL assignment warning at velocity_decimal_val.v(47): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 47
Warning (10230): Verilog HDL assignment warning at velocity_decimal_val.v(48): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 48
Warning (10230): Verilog HDL assignment warning at velocity_decimal_val.v(49): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 49
Info (12128): Elaborating entity "motor_rpm_count" for hierarchy "motor_rpm_count:count_pulse" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 385
Warning (10230): Verilog HDL assignment warning at motor_rpm_count.v(63): truncated value with size 32 to match size of target (16) File: C:/ece287a/project/ece287fa21_finalproj/fpga/motor_rpm_count.v Line: 63
Info (12128): Elaborating entity "output_pwm_gen" for hierarchy "output_pwm_gen:out_pulse" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 395
Warning (10230): Verilog HDL assignment warning at output_pwm_gen.v(42): truncated value with size 32 to match size of target (1) File: C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v Line: 42
Info (12128): Elaborating entity "seg7_act_val" for hierarchy "seg7_act_val:kval_disp" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 398
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(55): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 55
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(56): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 56
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(57): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 57
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(58): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 58
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(69): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 69
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(70): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 70
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(71): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 71
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(80): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 80
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(81): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 81
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(82): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 82
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(91): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 91
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(92): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 92
Warning (10230): Verilog HDL assignment warning at seg7_act_val.v(93): truncated value with size 32 to match size of target (4) File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 93
Info (10264): Verilog HDL Case Statement information at seg7_act_val.v(50): all case item expressions in this case statement are onehot File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 50
Info (12128): Elaborating entity "seven_segment" for hierarchy "seg7_act_val:kval_disp|seven_segment:thousands" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 114
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:lcd" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 399
Warning (10230): Verilog HDL assignment warning at lcd.v(79): truncated value with size 32 to match size of target (6) File: C:/ece287a/project/ece287fa21_finalproj/fpga/lcd.v Line: 79
Info (278001): Inferred 35 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Div0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Div5" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Div7" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 91
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Div1" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Mod0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Div3" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Div6" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Mod5" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Div8" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 92
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Mod7" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 92
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Div2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Mod1" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Div4" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Mod3" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Mod6" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 82
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Mod8" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 93
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Mod2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 58
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg7_act_val:kval_disp|Mod4" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 71
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:comm_ascii|Mod2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 49
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:comm_ascii|Div0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:comm_ascii|Div2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:comm_ascii|Mod1" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:comm_ascii|Div1" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:comm_ascii|Mod0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:sens_ascii|Div2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:sens_ascii|Mod1" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:sens_ascii|Div1" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:sens_ascii|Mod0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:sens_ascii|Div0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "velocity_decimal_val:sens_ascii|Mod2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 49
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_pwm_gen:out_pulse|Mult0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
Info (12130): Elaborated megafunction instantiation "seg7_act_val:kval_disp|lpm_divide:Div0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 55
Info (12133): Instantiated megafunction "seg7_act_val:kval_disp|lpm_divide:Div0" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf
    Info (12023): Found entity 1: lpm_divide_fkm File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_fkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "seg7_act_val:kval_disp|lpm_divide:Div5" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 80
Info (12133): Instantiated megafunction "seg7_act_val:kval_disp|lpm_divide:Div5" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 80
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_1jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_67f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "seg7_act_val:kval_disp|lpm_divide:Div1" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 56
Info (12133): Instantiated megafunction "seg7_act_val:kval_disp|lpm_divide:Div1" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_5jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_e7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "seg7_act_val:kval_disp|lpm_divide:Mod0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 56
Info (12133): Instantiated megafunction "seg7_act_val:kval_disp|lpm_divide:Mod0" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_5bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "seg7_act_val:kval_disp|lpm_divide:Div6" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 81
Info (12133): Instantiated megafunction "seg7_act_val:kval_disp|lpm_divide:Div6" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 81
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_uim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "seg7_act_val:kval_disp|lpm_divide:Mod5" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 81
Info (12133): Instantiated megafunction "seg7_act_val:kval_disp|lpm_divide:Mod5" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 81
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf
    Info (12023): Found entity 1: lpm_divide_1bm File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_1bm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "seg7_act_val:kval_disp|lpm_divide:Div2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 57
Info (12133): Instantiated megafunction "seg7_act_val:kval_disp|lpm_divide:Div2" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_2jm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "velocity_decimal_val:comm_ascii|lpm_divide:Mod2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 49
Info (12133): Instantiated megafunction "velocity_decimal_val:comm_ascii|lpm_divide:Mod2" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 49
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uoo.tdf
    Info (12023): Found entity 1: lpm_divide_uoo File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_uoo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf
    Info (12023): Found entity 1: abs_divider_mbg File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_mbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_a7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_2v9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf
    Info (12023): Found entity 1: lpm_abs_k0a File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_k0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "velocity_decimal_val:comm_ascii|lpm_divide:Div0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 46
Info (12133): Instantiated megafunction "velocity_decimal_val:comm_ascii|lpm_divide:Div0" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82p.tdf
    Info (12023): Found entity 1: lpm_divide_82p File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_82p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf
    Info (12023): Found entity 1: abs_divider_3dg File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_3dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf
    Info (12023): Found entity 1: alt_u_div_4af File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_4af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf
    Info (12023): Found entity 1: lpm_abs_f0a File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_f0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "velocity_decimal_val:comm_ascii|lpm_divide:Div2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 48
Info (12133): Instantiated megafunction "velocity_decimal_val:comm_ascii|lpm_divide:Div2" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 48
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf
    Info (12023): Found entity 1: lpm_divide_r0p File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_r0p.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "velocity_decimal_val:comm_ascii|lpm_divide:Div1" File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 47
Info (12133): Instantiated megafunction "velocity_decimal_val:comm_ascii|lpm_divide:Div1" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v Line: 47
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_u0p.tdf
    Info (12023): Found entity 1: lpm_divide_u0p File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_u0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf
    Info (12023): Found entity 1: abs_divider_pbg File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_pbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_g7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf
    Info (12023): Found entity 1: lpm_abs_5v9 File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_5v9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v Line: 42
Info (12133): Instantiated megafunction "output_pwm_gen:out_pulse|lpm_mult:Mult0" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v Line: 42
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_jgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_pwm_gen:out_pulse|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a2p.tdf
    Info (12023): Found entity 1: lpm_divide_a2p File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_a2p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf
    Info (12023): Found entity 1: abs_divider_5dg File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_5dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf
    Info (12023): Found entity 1: lpm_abs_j0a File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_j0a.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_i0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/mult_46t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 182
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf
    Info (12023): Found entity 1: mult_v5t File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/mult_v5t.tdf Line: 29
Info (13014): Ignored 205 buffer(s)
    Info (13016): Ignored 205 CARRY_SUM buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "disp_rw" is stuck at GND File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 54
    Warning (13410): Pin "display_on" is stuck at VCC File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 56
    Warning (13410): Pin "seg7_eq[1]" is stuck at VCC File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 59
    Warning (13410): Pin "seg7_eq[2]" is stuck at VCC File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 59
    Warning (13410): Pin "seg7_eq[4]" is stuck at VCC File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 59
    Warning (13410): Pin "seg7_eq[5]" is stuck at VCC File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 59
    Warning (13410): Pin "seg7_eq[6]" is stuck at VCC File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 59
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 62
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 102
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 37
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 42
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 47
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 52
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 57
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[0]~0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 42
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 67
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 72
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 77
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 82
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 37
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 62
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 87
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 92
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 97
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 102
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 37
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 42
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 47
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 52
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf Line: 57
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[0]~0" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 42
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 67
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 72
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 77
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 82
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod5|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 67
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod5|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 72
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod5|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 77
    Info (17048): Logic cell "seg7_act_val:kval_disp|lpm_divide:Mod5|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf Line: 82
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6675 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 6605 logic cells
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Thu Dec 09 15:44:55 2021
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:09


