<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P15_Parcial01_Teorico.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Teorico.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Teorico.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Teorico.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Teorico.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Teorico.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Teorico.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Teorico.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Teorico.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Teorico_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Teorico_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Teorico_vtb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Teorico_vtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Teorico_vtb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Teorico_vtb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Teorico_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1380543309" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1380543309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380543309" xil_pn:in_ck="-3743895000525699659" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1380543309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Teorico.vhd"/>
      <outfile xil_pn:name="Teorico_vtb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1380468440" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4054785515502718240" xil_pn:start_ts="1380468440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380468440" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-395896104238930722" xil_pn:start_ts="1380468440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380468353" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5217433186813285329" xil_pn:start_ts="1380468353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380468787" xil_pn:in_ck="-3743895000525699659" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1380468787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Teorico.vhd"/>
      <outfile xil_pn:name="Teorico_vtb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1380468791" xil_pn:in_ck="-3743895000525699659" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3691557835967440406" xil_pn:start_ts="1380468787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Teorico_vtb_beh.prj"/>
      <outfile xil_pn:name="Teorico_vtb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1380543313" xil_pn:in_ck="6886367586632671663" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5984789026161832377" xil_pn:start_ts="1380543313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Teorico_vtb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1380468309" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1380468308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380468309" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6476875842137504960" xil_pn:start_ts="1380468309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380468309" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5217433186813285329" xil_pn:start_ts="1380468309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380468309" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1380468309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380468309" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4747204137865079106" xil_pn:start_ts="1380468309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380468309" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1380468309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380468309" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5797433812351180089" xil_pn:start_ts="1380468309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380468320" xil_pn:in_ck="133501304157898117" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4708546214941397730" xil_pn:start_ts="1380468309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Teorico.lso"/>
      <outfile xil_pn:name="Teorico.ngc"/>
      <outfile xil_pn:name="Teorico.ngr"/>
      <outfile xil_pn:name="Teorico.prj"/>
      <outfile xil_pn:name="Teorico.stx"/>
      <outfile xil_pn:name="Teorico.syr"/>
      <outfile xil_pn:name="Teorico.xst"/>
      <outfile xil_pn:name="Teorico_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
