Line 102: [HALTXF] %s: Wrong %s(%d)
Line 126: [HALTXF] SetTxModemSel: rat(%d)
Line 163: [HALTXF] %s: Wrong %s(%d)
Line 170: [HALTXF] %s: Wrong %s(%d)
Line 171: [HALTXF] %s: Wrong %s(%d)
Line 291: [HALTXF] %s: Wrong %s(%d)
Line 292: [HALTXF] %s: Wrong %s(%d)
Line 293: [HALTXF] %s: Wrong %s(%d)
Line 294: [HALTXF] %s: Wrong %s(%d)
Line 346: [HALTXF] HALTXF_SetIQCompensation: Wrong Rat(%d)
Line 373: [HALTXF] %s: Wrong %s(%d)
Line 374: [HALTXF] %s: Wrong %s(%d)
Line 375: [HALTXF] %s: Wrong %s(%d)
Line 376: [HALTXF] %s: Wrong %s(%d)
Line 428: [HALTXF] HALTXF_SetDCCompensation: Wrong Rat(%d)
Line 470: [HALTXF] %s: Wrong %s(%d)
Line 471: [HALTXF] %s: Wrong %s(%d)
Line 516: [HALTXF] SetDAC: Wrong Rat(%d)
Line 634: [HALTXF] SetDAC: Wrong Rat(%d)
Line 643: [HALTXF] SetDAC(TX%d): enable(%d)
Line 784: [HALTXF] %s: Wrong %s(%d)
Line 785: [HALTXF] %s: Wrong %s(%d)
Line 790: [HALTXF] %s: Wrong %s(%d)
Line 791: [HALTXF] %s: Wrong %s(%d)
Line 832: [HALTXF] HALTXF_ConfigCal(TX%d): freq(%d), level(%d)
Line 856: [MTM: AFC PDM CAL] TxDmixerFreq: UL0(%d), UL1(%d)
Line 885: [HALTXF] %s: Wrong %s(%d)
Line 886: [HALTXF] %s: Wrong %s(%d)
Line 891: [HALTXF] %s: Wrong %s(%d)
Line 892: [HALTXF] %s: Wrong %s(%d)
Line 921: [HALTXF] SetTxDmixerFreq: tx(%d), mode(%d), freq(%d)
Line 1012: [HALTXF] %s: Wrong %s(%d)
Line 1013: [HALTXF] %s: Wrong %s(%d)
Line 1018: [HALTXF] %s: Wrong %s(%d)
Line 1019: [HALTXF] %s: Wrong %s(%d)
Line 1044: [HALTXF] HALTXF_SetDigitGain: Wrong tx_path(%d)
Line 1049: [HALTXF] HALTXF_SetDigitGain(TX%d): idx(%d), gain(%d)
Line 1242: CRC_BUF[%d] 0x%x
Line 1259: EDCH_BUF2[%d] 0x%x
Line 1269: EDCH_BUF2[%d] 0x%x
Line 1279: EDCH_BUF3[%d] 0x%x
Line 1289: EDCH_BUF3[%d] 0x%x
Line 1304: EDCH_BUF2[%d] 0x%x
Line 1314: EDCH_BUF2[%d] 0x%x
Line 1324: EDCH_BUF2[%d] 0x%x
Line 1334: EDCH_BUF3[%d] 0x%x
Line 1344: EDCH_BUF3[%d] 0x%x
Line 1354: EDCH_BUF3[%d] 0x%x
Line 1369: EDCH_BUF2[%d] 0x%x
Line 1379: EDCH_BUF2[%d] 0x%x
Line 1389: EDCH_BUF2[%d] 0x%x
Line 1399: EDCH_BUF2[%d] 0x%x
Line 1409: EDCH_BUF3[%d] 0x%x
Line 1419: EDCH_BUF3[%d] 0x%x
Line 1429: EDCH_BUF3[%d] 0x%x
Line 1439: EDCH_BUF3[%d] 0x%x
Line 1613: DCH1_BUF [%d] = 0x%x
Line 1660: CRC Buff: 
Line 1686: tfci 0x%x
Line 1687: cctrch_info 0x%x
Line 1688: prach_tti 0x%x
Line 1689: erucch_tti 0x%x
Line 1690: ch_info 0x%x
Line 1691: trch_en 0x%x strch_en 0x%x
Line 1696: crc08 0x%x crc12 0x%x crc16 0x%x crc24 0x%x
Line 1703: crc_len_ch0_3 0x%x crc_len_ch4_7 0x%x
Line 1708: trbk_num_ch0_3 0x%x trbk_num_ch4_7 0x%x
Line 1713: trbk_len_ch0_1 0x%x trbk_len_ch2_3 0x%x
Line 1718: trbk_len_ch4_5 0x%x trbk_len_ch6_7 0x%x
Line 1724: tep_ch0_7 0x%x
Line 1725: fillerbit_ch0_3 0x%x fillerbit_ch4_7 0x%x
Line 1730: code_unit_ch0_7 0x%x
Line 1731: code_len_ch0_1 0x%x code_len_ch2_3 0x%x
Line 1736: code_len_ch4_5 0x%x code_len_ch6_7 0x%x
Line 1742: pad_bits_ch0_7 0x%x
Line 1743: e_min_flg 0x%x
Line 1744: trch_addr_ch0_1 0x%x trch_addr_ch2_3 0x%x
Line 1749: trch_addr_ch4_5 0x%x trch_addr_ch6_7 0x%x
Line 1755: rm_mode_ch0_7 0x%x
Line 1756: int1_col_ch0_7 0x%x
Line 1757: int1_row_ch0_1 0x%x int1_row_ch2_3 0x%x
Line 1762: int1_row_ch4_5 0x%x int1_row_ch6_7 0x%x
Line 1768: tx_endian 0x%x
Line 1769: cctr0_fr_len_rm_addr 0x%x cctr1_fr_len_rm_addr 0x%x cctr2_fr_len_rm_addr 0x%x
Line 1775: e_ini_1_ch0_1 0x%x e_ini_1_ch2_3 0x%x
Line 1780: e_ini_1_ch4_5 0x%x e_ini_1_ch6_7 0x%x
Line 1785: e_ini_2_ch0_1 0x%x e_ini_2_ch2_3 0x%x
Line 1790: e_ini_2_ch4_5 0x%x e_ini_2_ch6_7 0x%x
Line 1795: e_pls_1_ch0_1 0x%x e_pls_1_ch2_3 0x%x
Line 1800: e_pls_1_ch4_5 0x%x e_pls_1_ch6_7 0x%x
Line 1805: e_min_1_01 0x%x e_min_1_23 0x%x
Line 1810: e_min_1_45 0x%x e_min_1_67 0x%x
Line 1815: cctr0_phy_map 0x%x cctr1_phy_map 0x%x cctr2_phy_map 0x%x
Line 1821: bits_c0_t_phy[0] 0x%x bits_c0_t_phy[1] 0x%x bits_c0_t_phy[2] 0x%x
Line 1827: bits_c0_t_phy[3] 0x%x bits_c0_t_phy[4] 0x%x bits_c0_t_phy[5] 0x%x
Line 1833: bits_c1_t_phy[0] 0x%x bits_c1_t_phy[1] 0x%x bits_c1_t_phy[2] 0x%x
Line 1839: bits_c1_t_phy[3] 0x%x bits_c1_t_phy[4] 0x%x bits_c0_t_phy[5] 0x%x
Line 1845: bits_c2_t_phy[0] 0x%x bits_c2_t_phy[1] 0x%x bits_c2_t_phy[2] 0x%x
Line 1851: bits_c2_t_phy[3] 0x%x bits_c2_t_phy[4] 0x%x bits_c2_t_phy[5] 0x%x
Line 1857: CCTR_BS0[0] 0x%x CCTR_BS0[1] 0x%x CCTR_BS0[2] 0x%x
Line 1863: CCTR_BS1[0] 0x%x CCTR_BS1[1] 0x%x CCTR_BS1[2] 0x%x
Line 1888: e_trbk_len 0x%x e_code_unit 0x%x e_code_len 0x%x e_fillerbit 0x%x
Line 1893: e_rm_mode 0x%x
Line 1895: e_eini_s 0x%x e_eini_p1 0x%x e_eini_p2 0x%x
Line 1900: e_epls_s 0x%x e_epls_p1 0x%x e_epls_p2 0x%x
Line 1905: e_emin_s 0x%x e_emin_p1 0x%x e_emin_p2 0x%x
Line 1910: erm_nsys 0x%x erm_np1 0x%x erm_np2 0x%x
Line 1916: int2_fr_bit_num_ts_sel 0x%x
Line 1918: e_bit_num_ts[0] 0x%x
Line 1919: e_bit_num_ts[1] 0x%x
Line 1920: e_bit_num_ts[2] 0x%x
Line 1921: e_bit_num_ts[3] 0x%x
Line 1922: e_bit_num_ts[4] 0x%x
Line 1923: e_bit_num_ts[5] 0x%x
Line 2405: Invalid Cctrch Id %d
Line 2445: Invalid TFCI Coding
Line 3019: Invalid Cctrch Nr
Line 3150: [HALTXF]DAC_IN_FORMAT(%x) / DAC_CLK_GATING_EN (%x) / DAC_CLK_XOR_EN (%x) / DAC_CTRL (%x) / DAC_CLK_MODE (%x) / DAC_OV_MODE (%x)
Line 3160: [HALTXF]DAC_HW_ON_CTRL (%x) / DAC_HW_OFF_CTRL (%x) / ABB_DAC_CTR_I (%x) / ABB_DAC_CTR_Q (%x) / ABB_EN (%x) / ABB_BGR_EN (%x)
Line 3190: [HALTXF]FILTER_INPUT_SEL (%x) / FREQ_SFT_BYPASS (%x) / TX_IQ_MIS_BYPASS (%x) / TX_DC_OFFSET_BYPASS (%x)
