============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:09:22 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs163/A                                     +0     109   
      drc_bufs163/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g146/B                                            +0     227   
      g146/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs150/A                                     +0     252   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     285 F 
      g145/A                                            +0     285   
      g145/Y           INVX1             1  2.7    0    -0     284 R 
      g144/B                                            +0     284   
      g144/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs149/A                                     +0     305   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     339 F 
      g143/B                                            +0     339   
      g143/Y           OAI21X1           1  2.7   44   +40     379 R 
      g142/B                                            +0     379   
      g142/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs/A                                        +0     410   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     444 F 
      g141/B                                            +0     444   
      g141/Y           OAI21X1           1  2.4   43   +39     483 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     483   
  g2/Y                 OR2X1             1  2.3   20   +51     534 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     534   
  g8/Y                 AND2X1           12 48.7  254  +185     719 R 
mul/y 
stoch2bin_out/en 
  g3/A                                                  +0     719   
  g3/Y                 AND2X1            1  5.4   47   +35     754 R 
  g341/A                                                +0     754   
  g341/Y               XOR2X1            1  2.0   42   +37     791 R 
  out_reg[11]/D        DFFSR                            +0     791   
  out_reg[11]/CLK      setup                       0   +84     876 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4074ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[11]/D

path   2:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs163/A                                     +0     109   
      drc_bufs163/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g146/B                                            +0     227   
      g146/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs150/A                                     +0     252   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     285 F 
      g145/A                                            +0     285   
      g145/Y           INVX1             1  2.7    0    -0     284 R 
      g144/B                                            +0     284   
      g144/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs149/A                                     +0     305   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     339 F 
      g143/B                                            +0     339   
      g143/Y           OAI21X1           1  2.7   44   +40     379 R 
      g142/B                                            +0     379   
      g142/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs/A                                        +0     410   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     444 F 
      g141/B                                            +0     444   
      g141/Y           OAI21X1           1  2.4   43   +39     483 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     483   
  g2/Y                 OR2X1             1  2.3   20   +51     534 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     534   
  g8/Y                 AND2X1           12 48.7  254  +185     719 R 
mul/y 
stoch2bin_out/en 
  g2/A                                                  +0     719   
  g2/Y                 XOR2X1            1  2.0   41   +64     784 R 
  out_reg[0]/D         DFFSR                            +0     784   
  out_reg[0]/CLK       setup                       0   +84     868 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4082ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[0]/D

path   3:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs163/A                                     +0     109   
      drc_bufs163/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g146/B                                            +0     227   
      g146/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs150/A                                     +0     252   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     285 F 
      g145/A                                            +0     285   
      g145/Y           INVX1             1  2.7    0    -0     284 R 
      g144/B                                            +0     284   
      g144/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs149/A                                     +0     305   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     339 F 
      g143/B                                            +0     339   
      g143/Y           OAI21X1           1  2.7   44   +40     379 R 
      g142/B                                            +0     379   
      g142/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs/A                                        +0     410   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     444 F 
      g141/B                                            +0     444   
      g141/Y           OAI21X1           1  2.4   43   +39     483 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     483   
  g2/Y                 OR2X1             1  2.3   20   +51     534 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     534   
  g8/Y                 AND2X1           12 48.7  254  +185     719 R 
mul/y 
stoch2bin_out/en 
  g241/S                                                +0     719   
  g241/Y               MUX2X1            1  1.5   24   +71     790 F 
  g240/A                                                +0     790   
  g240/Y               INVX1             1  2.0    0    +5     795 R 
  out_reg[1]/D         DFFSR                            +0     795   
  out_reg[1]/CLK       setup                       0   +70     866 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4084ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[1]/D

path   4:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs163/A                                     +0     109   
      drc_bufs163/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g146/B                                            +0     227   
      g146/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs150/A                                     +0     252   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     285 F 
      g145/A                                            +0     285   
      g145/Y           INVX1             1  2.7    0    -0     284 R 
      g144/B                                            +0     284   
      g144/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs149/A                                     +0     305   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     339 F 
      g143/B                                            +0     339   
      g143/Y           OAI21X1           1  2.7   44   +40     379 R 
      g142/B                                            +0     379   
      g142/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs/A                                        +0     410   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     444 F 
      g141/B                                            +0     444   
      g141/Y           OAI21X1           1  2.4   43   +39     483 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     483   
  g2/Y                 OR2X1             1  2.3   20   +51     534 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     534   
  g8/Y                 AND2X1           12 48.7  254  +185     719 R 
mul/y 
stoch2bin_out/en 
  g237/S                                                +0     719   
  g237/Y               MUX2X1            1  1.5   24   +71     790 F 
  g236/A                                                +0     790   
  g236/Y               INVX1             1  2.0    0    +5     795 R 
  out_reg[2]/D         DFFSR                            +0     795   
  out_reg[2]/CLK       setup                       0   +70     866 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4084ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[2]/D

path   5:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs163/A                                     +0     109   
      drc_bufs163/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g146/B                                            +0     227   
      g146/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs150/A                                     +0     252   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     285 F 
      g145/A                                            +0     285   
      g145/Y           INVX1             1  2.7    0    -0     284 R 
      g144/B                                            +0     284   
      g144/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs149/A                                     +0     305   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     339 F 
      g143/B                                            +0     339   
      g143/Y           OAI21X1           1  2.7   44   +40     379 R 
      g142/B                                            +0     379   
      g142/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs/A                                        +0     410   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     444 F 
      g141/B                                            +0     444   
      g141/Y           OAI21X1           1  2.4   43   +39     483 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     483   
  g2/Y                 OR2X1             1  2.3   20   +51     534 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     534   
  g8/Y                 AND2X1           12 48.7  254  +185     719 R 
mul/y 
stoch2bin_out/en 
  g233/S                                                +0     719   
  g233/Y               MUX2X1            1  1.5   24   +71     790 F 
  g232/A                                                +0     790   
  g232/Y               INVX1             1  2.0    0    +5     795 R 
  out_reg[3]/D         DFFSR                            +0     795   
  out_reg[3]/CLK       setup                       0   +70     866 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4084ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[3]/D

path   6:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs163/A                                     +0     109   
      drc_bufs163/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g146/B                                            +0     227   
      g146/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs150/A                                     +0     252   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     285 F 
      g145/A                                            +0     285   
      g145/Y           INVX1             1  2.7    0    -0     284 R 
      g144/B                                            +0     284   
      g144/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs149/A                                     +0     305   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     339 F 
      g143/B                                            +0     339   
      g143/Y           OAI21X1           1  2.7   44   +40     379 R 
      g142/B                                            +0     379   
      g142/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs/A                                        +0     410   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     444 F 
      g141/B                                            +0     444   
      g141/Y           OAI21X1           1  2.4   43   +39     483 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     483   
  g2/Y                 OR2X1             1  2.3   20   +51     534 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     534   
  g8/Y                 AND2X1           12 48.7  254  +185     719 R 
mul/y 
stoch2bin_out/en 
  g229/S                                                +0     719   
  g229/Y               MUX2X1            1  1.5   24   +71     790 F 
  g228/A                                                +0     790   
  g228/Y               INVX1             1  2.0    0    +5     795 R 
  out_reg[4]/D         DFFSR                            +0     795   
  out_reg[4]/CLK       setup                       0   +70     866 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4084ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[4]/D

path   7:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs163/A                                     +0     109   
      drc_bufs163/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g146/B                                            +0     227   
      g146/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs150/A                                     +0     252   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     285 F 
      g145/A                                            +0     285   
      g145/Y           INVX1             1  2.7    0    -0     284 R 
      g144/B                                            +0     284   
      g144/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs149/A                                     +0     305   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     339 F 
      g143/B                                            +0     339   
      g143/Y           OAI21X1           1  2.7   44   +40     379 R 
      g142/B                                            +0     379   
      g142/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs/A                                        +0     410   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     444 F 
      g141/B                                            +0     444   
      g141/Y           OAI21X1           1  2.4   43   +39     483 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     483   
  g2/Y                 OR2X1             1  2.3   20   +51     534 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     534   
  g8/Y                 AND2X1           12 48.7  254  +185     719 R 
mul/y 
stoch2bin_out/en 
  g225/S                                                +0     719   
  g225/Y               MUX2X1            1  1.5   24   +71     790 F 
  g224/A                                                +0     790   
  g224/Y               INVX1             1  2.0    0    +5     795 R 
  out_reg[5]/D         DFFSR                            +0     795   
  out_reg[5]/CLK       setup                       0   +70     866 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4084ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[5]/D

path   8:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs163/A                                     +0     109   
      drc_bufs163/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g146/B                                            +0     227   
      g146/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs150/A                                     +0     252   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     285 F 
      g145/A                                            +0     285   
      g145/Y           INVX1             1  2.7    0    -0     284 R 
      g144/B                                            +0     284   
      g144/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs149/A                                     +0     305   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     339 F 
      g143/B                                            +0     339   
      g143/Y           OAI21X1           1  2.7   44   +40     379 R 
      g142/B                                            +0     379   
      g142/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs/A                                        +0     410   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     444 F 
      g141/B                                            +0     444   
      g141/Y           OAI21X1           1  2.4   43   +39     483 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     483   
  g2/Y                 OR2X1             1  2.3   20   +51     534 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     534   
  g8/Y                 AND2X1           12 48.7  254  +185     719 R 
mul/y 
stoch2bin_out/en 
  g221/S                                                +0     719   
  g221/Y               MUX2X1            1  1.5   24   +71     790 F 
  g220/A                                                +0     790   
  g220/Y               INVX1             1  2.0    0    +5     795 R 
  out_reg[6]/D         DFFSR                            +0     795   
  out_reg[6]/CLK       setup                       0   +70     866 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4084ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[6]/D

path   9:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs163/A                                     +0     109   
      drc_bufs163/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g146/B                                            +0     227   
      g146/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs150/A                                     +0     252   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     285 F 
      g145/A                                            +0     285   
      g145/Y           INVX1             1  2.7    0    -0     284 R 
      g144/B                                            +0     284   
      g144/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs149/A                                     +0     305   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     339 F 
      g143/B                                            +0     339   
      g143/Y           OAI21X1           1  2.7   44   +40     379 R 
      g142/B                                            +0     379   
      g142/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs/A                                        +0     410   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     444 F 
      g141/B                                            +0     444   
      g141/Y           OAI21X1           1  2.4   43   +39     483 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     483   
  g2/Y                 OR2X1             1  2.3   20   +51     534 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     534   
  g8/Y                 AND2X1           12 48.7  254  +185     719 R 
mul/y 
stoch2bin_out/en 
  g217/S                                                +0     719   
  g217/Y               MUX2X1            1  1.5   24   +71     790 F 
  g216/A                                                +0     790   
  g216/Y               INVX1             1  2.0    0    +5     795 R 
  out_reg[7]/D         DFFSR                            +0     795   
  out_reg[7]/CLK       setup                       0   +70     866 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4084ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[7]/D

path  10:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs163/A                                     +0     109   
      drc_bufs163/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g146/B                                            +0     227   
      g146/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs150/A                                     +0     252   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     285 F 
      g145/A                                            +0     285   
      g145/Y           INVX1             1  2.7    0    -0     284 R 
      g144/B                                            +0     284   
      g144/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs149/A                                     +0     305   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     339 F 
      g143/B                                            +0     339   
      g143/Y           OAI21X1           1  2.7   44   +40     379 R 
      g142/B                                            +0     379   
      g142/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs/A                                        +0     410   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     444 F 
      g141/B                                            +0     444   
      g141/Y           OAI21X1           1  2.4   43   +39     483 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     483   
  g2/Y                 OR2X1             1  2.3   20   +51     534 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     534   
  g8/Y                 AND2X1           12 48.7  254  +185     719 R 
mul/y 
stoch2bin_out/en 
  g213/S                                                +0     719   
  g213/Y               MUX2X1            1  1.5   24   +71     790 F 
  g212/A                                                +0     790   
  g212/Y               INVX1             1  2.0    0    +5     795 R 
  out_reg[8]/D         DFFSR                            +0     795   
  out_reg[8]/CLK       setup                       0   +70     866 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4084ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[8]/D
