Borkar, S., Dubey, P., Kahn, K., Kuck, D., Mulder, H., Pawlowski, S., and Rattner, J. 2005. Platform 2015: Intel processor and platform evolution for the next decade. Technology&commat;Intel Mag.
Bjorn B. Brandenburg , James H. Anderson, Integrating Hard/Soft Real-Time Tasks and Best-Effort Jobs on Multiprocessors, Proceedings of the 19th Euromicro Conference on Real-Time Systems, p.61-70, July 04-06, 2007[doi>10.1109/ECRTS.2007.17]
Giorgio C. Buttazzo , Giuseppe Lipari , Marco Caccamo , Luca Abeni, Elastic Scheduling for Flexible Workload Management, IEEE Transactions on Computers, v.51 n.3, p.289-302, March 2002[doi>10.1109/12.990127]
Dhruba Chandra , Fei Guo , Seongbeom Kim , Yan Solihin, Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.340-351, February 12-16, 2005[doi>10.1109/HPCA.2005.27]
Jichuan Chang , Gurindar S. Sohi, Cooperative cache partitioning for chip multiprocessors, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington[doi>10.1145/1274971.1275005]
Sangyeun Cho , Lei Jin, Managing Distributed, Shared L2 Caches through OS-Level Page Allocation, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.455-468, December 09-13, 2006[doi>10.1109/MICRO.2006.31]
P. G. Emma, Understanding some simple processor-performance limits, IBM Journal of Research and Development, v.41 n.3, p.215-232, May 1997[doi>10.1147/rd.413.0215]
Fei Guo , Yan Solihin , Li Zhao , Ravishankar Iyer, A Framework for Providing Quality of Service in Chip Multi-Processors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.343-355, December 01-05, 2007[doi>10.1109/MICRO.2007.6]
Lisa R. Hsu , Steven K. Reinhardt , Ravishankar Iyer , Srihari Makineni, Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152161]
Ravi Iyer, CQoS: a framework for enabling QoS in shared caches of CMP platforms, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006246]
Ravi Iyer , Li Zhao , Fei Guo , Ramesh Illikkal , Srihari Makineni , Don Newell , Yan Solihin , Lisa Hsu , Steve Reinhardt, QoS policies and architecture for cache/memory in CMP platforms, Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 12-16, 2007, San Diego, California, USA[doi>10.1145/1254882.1254886]
Seongbeom Kim , Dhruba Chandra , Yan Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.111-122, September 29-October 03, 2004[doi>10.1109/PACT.2004.15]
Jae W. Lee , Krste Asanovic, METERG: Measurement-Based End-to-End Performance Estimation Technique in QoS-Capable Multiprocessors, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.135-147, April 04-07, 2006[doi>10.1109/RTAS.2006.29]
Lin, J., Lu, Q., Ding, X., Zhang, Z., Zhang, X., and P. Sadayappan. 2008. Gaining insights into multicore cache partitioning: Briding the gap between simulation and real systems. In Proceedings of the 14th International Symposium on High Performance Computer Architecture. 367--378.
Yong Luo , Olaf M. Lubeck , Harvey Wasserman , Federico Bassetti , Kirk W. Cameron, Development and validation of a hierarchical memory model incorporating CPU- and memory-operation overlap model, Proceedings of the 1st international workshop on Software and performance, p.152-163, October 12-16, 1998, Santa Fe, New Mexico, USA[doi>10.1145/287318.287351]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Kyle J. Nesbit , James Laudon , James E. Smith, Virtual private caches, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250671]
M. P. Papazoglou , D. Georgakopoulos, Introduction: Service-oriented computing, Communications of the ACM, v.46 n.10, October 2003[doi>10.1145/944217.944233]
Moinuddin K. Qureshi , Daniel N. Lynch , Onur Mutlu , Yale N. Patt, A Case for MLP-Aware Cache Replacement, Proceedings of the 33rd annual international symposium on Computer Architecture, p.167-178, June 17-21, 2006[doi>10.1109/ISCA.2006.5]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Nauman Rafique , Won-Taek Lim , Mithuna Thottethodi, Architectural support for operating system-driven CMP cache management, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152160]
Rajkumar, R., Juvva, K., Molano, A., and Oikawa, S. 1998. Resource kernel: A resource-centric approach to real-time and multimedia systems. In Proceedings of the SPIE/ACM Conference on Multimedia Computing and Networking. 150--164.
R. Rajkumar , C. Lee , J. Lehoczky , D. Siewiorek, A resource allocation model for QoS management, Proceedings of the 18th IEEE Real-Time Systems Symposium, p.298, December 03-05, 1997
Parthasarathy Ranganathan , Norman Jouppi, Enterprise IT Trends and Implications for Architecture Research, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.253-256, February 12-16, 2005[doi>10.1109/HPCA.2005.14]
Standard Performance Evaluation Corporation. 2006. Spec cpu2006. http://www.spec.org/ cpu2006.
Ranjith Subramanian , Yannis Smaragdakis , Gabriel H. Loh, Adaptive Caches: Effective Shaping of Cache Behavior to Workloads, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.385-396, December 09-13, 2006[doi>10.1109/MICRO.2006.7]
G. Edward Suh , Srinivas Devadas , Larry Rudolph, Analytical cache models with applications to cache partitioning, Proceedings of the 15th international conference on Supercomputing, p.1-12, June 2001, Sorrento, Italy[doi>10.1145/377792.377797]
Wang, J., Zhou, S., and Ahmed, W. 1993. Lsbatch: A distributed load sharing batch system. Tech. rep. CSRI-286, Univ. of Toronto.
Thomas Y. Yeh , Glenn Reinman, Fast and fair: data-stream quality of service, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086328]
