# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/concatMantise.v" \
"../../../../project_2.srcs/sources_1/new/reg47.v" \
"../../../../project_2.srcs/sources_1/new/concatExp.v" \
"../../../../project_2.srcs/sources_1/new/Modul1.v" \
"../../../../project_2.srcs/sources_1/new/reg56.v" \
"../../../../project_2.srcs/sources_1/new/Modul4.v" \
"../../../../project_2.srcs/sources_1/new/Modul2.v" \
"../../../../project_2.srcs/sources_1/new/reg7.v" \
"../../../../project_2.srcs/sources_1/new/Modul5.v" \
"../../../../project_2.srcs/sources_1/new/reg25.v" \
"../../../../project_2.srcs/sources_1/new/reg23.v" \
"../../../../project_2.srcs/sources_1/new/reg16.v" \
"../../../../project_2.srcs/sources_1/new/Modul7.v" \
"../../../../project_2.srcs/sources_1/new/Modul6.v" \
"../../../../project_2.srcs/sources_1/new/Modul3.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_concatMantise_0_0/sim/design_1_concatMantise_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_reg47_0_0/sim/design_1_reg47_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_concatExp_0_0/sim/design_1_concatExp_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_Modul1_0_0/sim/design_1_Modul1_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_reg56_0_0/sim/design_1_reg56_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_Modul4_0_0/sim/design_1_Modul4_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_Modul2_0_0/sim/design_1_Modul2_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_reg47_1_0/sim/design_1_reg47_1_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_reg7_0_0/sim/design_1_reg7_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_Modul5_0_0/sim/design_1_Modul5_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_reg25_0_0/sim/design_1_reg25_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_reg7_1_0/sim/design_1_reg7_1_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_reg23_0_0/sim/design_1_reg23_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_reg7_2_0/sim/design_1_reg7_2_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_reg16_0_0/sim/design_1_reg16_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_reg16_1_0/sim/design_1_reg16_1_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_Modul7_0_0/sim/design_1_Modul7_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_Modul6_0_0/sim/design_1_Modul6_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_Modul3_0_0/sim/design_1_Modul3_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_2.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
