#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\va_math.vpi";
S_000001fbdbf845f0 .scope module, "tb_logic_top" "tb_logic_top" 2 3;
 .timescale -9 -12;
v000001fbdc014c60_0 .var "in0", 15 0;
v000001fbdc014580_0 .var "in1", 15 0;
v000001fbdc014e40_0 .net "result", 15 0, v000001fbdc013f40_0;  1 drivers
v000001fbdc014800_0 .var "sel", 2 0;
S_000001fbdbf78ab0 .scope module, "uut" "logic_top" 2 9, 3 1 0, S_000001fbdbf845f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 16 "in0";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /OUTPUT 16 "and_out";
    .port_info 4 /OUTPUT 16 "or_out";
    .port_info 5 /OUTPUT 16 "xor_out";
    .port_info 6 /OUTPUT 16 "not_out";
    .port_info 7 /OUTPUT 16 "nand_out";
    .port_info 8 /OUTPUT 16 "nor_out";
    .port_info 9 /OUTPUT 16 "xnor_out";
    .port_info 10 /OUTPUT 16 "result";
v000001fbdc013250_0 .net "and_out", 15 0, L_000001fbdc015e10;  1 drivers
v000001fbdc013110_0 .net "in0", 15 0, v000001fbdc014c60_0;  1 drivers
v000001fbdc013390_0 .net "in1", 15 0, v000001fbdc014580_0;  1 drivers
v000001fbdc012990_0 .net "nand_out", 15 0, L_000001fbdc015c50;  1 drivers
v000001fbdc012b70_0 .net "nor_out", 15 0, L_000001fbdc016510;  1 drivers
v000001fbdc0131b0_0 .net "not_out", 15 0, L_000001fbdc015e80;  1 drivers
v000001fbdc0132f0_0 .net "or_out", 15 0, L_000001fbdc015d30;  1 drivers
v000001fbdc013f40_0 .var "result", 15 0;
v000001fbdc014440_0 .net "sel", 2 0, v000001fbdc014800_0;  1 drivers
v000001fbdc013d60_0 .net "xnor_out", 15 0, L_000001fbdc015f60;  1 drivers
v000001fbdc014080_0 .net "xor_out", 15 0, L_000001fbdc015a20;  1 drivers
E_000001fbdbf7a360/0 .event anyedge, v000001fbdc014440_0, v000001fbdbf78c40_0, v000001fbdc013570_0, v000001fbdc013070_0;
E_000001fbdbf7a360/1 .event anyedge, v000001fbdc0134d0_0, v000001fbdc012a30_0, v000001fbdc012cb0_0, v000001fbdc0136b0_0;
E_000001fbdbf7a360 .event/or E_000001fbdbf7a360/0, E_000001fbdbf7a360/1;
S_000001fbdbf92af0 .scope module, "andmodule" "gate_and" 3 15, 4 1 0, S_000001fbdbf78ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /OUTPUT 16 "and_out";
L_000001fbdc015e10 .functor AND 16, v000001fbdc014c60_0, v000001fbdc014580_0, C4<1111111111111111>, C4<1111111111111111>;
v000001fbdbf78c40_0 .net "and_out", 15 0, L_000001fbdc015e10;  alias, 1 drivers
v000001fbdbf84780_0 .net "in0", 15 0, v000001fbdc014c60_0;  alias, 1 drivers
v000001fbdbf53000_0 .net "in1", 15 0, v000001fbdc014580_0;  alias, 1 drivers
S_000001fbdbf92c80 .scope module, "nandmodule" "gate_nand" 3 35, 5 1 0, S_000001fbdbf78ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /OUTPUT 16 "nand_out";
L_000001fbdc0164a0 .functor AND 16, v000001fbdc014c60_0, v000001fbdc014580_0, C4<1111111111111111>, C4<1111111111111111>;
L_000001fbdc015c50 .functor NOT 16, L_000001fbdc0164a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fbdbf92e10_0 .net *"_ivl_0", 15 0, L_000001fbdc0164a0;  1 drivers
v000001fbdbf861e0_0 .net "in0", 15 0, v000001fbdc014c60_0;  alias, 1 drivers
v000001fbdbf86280_0 .net "in1", 15 0, v000001fbdc014580_0;  alias, 1 drivers
v000001fbdc012a30_0 .net "nand_out", 15 0, L_000001fbdc015c50;  alias, 1 drivers
S_000001fbdbf86320 .scope module, "normodule" "gate_nor" 3 40, 6 1 0, S_000001fbdbf78ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /OUTPUT 16 "nor_out";
L_000001fbdc0162e0 .functor OR 16, v000001fbdc014c60_0, v000001fbdc014580_0, C4<0000000000000000>, C4<0000000000000000>;
L_000001fbdc016510 .functor NOT 16, L_000001fbdc0162e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fbdc012f30_0 .net *"_ivl_0", 15 0, L_000001fbdc0162e0;  1 drivers
v000001fbdc012e90_0 .net "in0", 15 0, v000001fbdc014c60_0;  alias, 1 drivers
v000001fbdc012df0_0 .net "in1", 15 0, v000001fbdc014580_0;  alias, 1 drivers
v000001fbdc012cb0_0 .net "nor_out", 15 0, L_000001fbdc016510;  alias, 1 drivers
S_000001fbdbf864b0 .scope module, "notmodule" "gate_not" 3 30, 7 1 0, S_000001fbdbf78ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /OUTPUT 16 "not_out";
L_000001fbdc015e80 .functor NOT 16, v000001fbdc014c60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fbdc012c10_0 .net "in0", 15 0, v000001fbdc014c60_0;  alias, 1 drivers
v000001fbdc013430_0 .net "in1", 15 0, v000001fbdc014580_0;  alias, 1 drivers
v000001fbdc0134d0_0 .net "not_out", 15 0, L_000001fbdc015e80;  alias, 1 drivers
S_000001fbdbf8a1e0 .scope module, "ormodule" "gate_or" 3 20, 8 1 0, S_000001fbdbf78ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /OUTPUT 16 "or_out";
L_000001fbdc015d30 .functor OR 16, v000001fbdc014c60_0, v000001fbdc014580_0, C4<0000000000000000>, C4<0000000000000000>;
v000001fbdc012fd0_0 .net "in0", 15 0, v000001fbdc014c60_0;  alias, 1 drivers
v000001fbdc012d50_0 .net "in1", 15 0, v000001fbdc014580_0;  alias, 1 drivers
v000001fbdc013570_0 .net "or_out", 15 0, L_000001fbdc015d30;  alias, 1 drivers
S_000001fbdbf8a370 .scope module, "xnormodule" "gate_xnor" 3 45, 9 1 0, S_000001fbdbf78ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /OUTPUT 16 "xnor_out";
L_000001fbdc015b70 .functor XOR 16, v000001fbdc014c60_0, v000001fbdc014580_0, C4<0000000000000000>, C4<0000000000000000>;
L_000001fbdc015f60 .functor NOT 16, L_000001fbdc015b70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fbdc012ad0_0 .net *"_ivl_0", 15 0, L_000001fbdc015b70;  1 drivers
v000001fbdc013610_0 .net "in0", 15 0, v000001fbdc014c60_0;  alias, 1 drivers
v000001fbdc0137f0_0 .net "in1", 15 0, v000001fbdc014580_0;  alias, 1 drivers
v000001fbdc0136b0_0 .net "xnor_out", 15 0, L_000001fbdc015f60;  alias, 1 drivers
S_000001fbdbf856f0 .scope module, "xormodule" "gate_xor" 3 25, 10 1 0, S_000001fbdbf78ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /OUTPUT 16 "xor_out";
L_000001fbdc015a20 .functor XOR 16, v000001fbdc014c60_0, v000001fbdc014580_0, C4<0000000000000000>, C4<0000000000000000>;
v000001fbdc013750_0 .net "in0", 15 0, v000001fbdc014c60_0;  alias, 1 drivers
v000001fbdc013890_0 .net "in1", 15 0, v000001fbdc014580_0;  alias, 1 drivers
v000001fbdc013070_0 .net "xor_out", 15 0, L_000001fbdc015a20;  alias, 1 drivers
    .scope S_000001fbdbf78ab0;
T_0 ;
    %wait E_000001fbdbf7a360;
    %load/vec4 v000001fbdc014440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v000001fbdc013250_0;
    %store/vec4 v000001fbdc013f40_0, 0, 16;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v000001fbdc0132f0_0;
    %store/vec4 v000001fbdc013f40_0, 0, 16;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v000001fbdc014080_0;
    %store/vec4 v000001fbdc013f40_0, 0, 16;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v000001fbdc0131b0_0;
    %store/vec4 v000001fbdc013f40_0, 0, 16;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000001fbdc012990_0;
    %store/vec4 v000001fbdc013f40_0, 0, 16;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000001fbdc012b70_0;
    %store/vec4 v000001fbdc013f40_0, 0, 16;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000001fbdc013d60_0;
    %store/vec4 v000001fbdc013f40_0, 0, 16;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc013f40_0, 0, 16;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fbdbf845f0;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "logicwaveform.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fbdbf845f0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 24 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 29 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 34 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 39 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 50 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 55 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 71 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 76 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 81 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 92 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 97 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 102 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 108 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 113 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 118 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 123 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 129 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 134 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 139 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 144 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 150 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 155 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 160 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 165 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 171 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 176 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 181 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001fbdc014800_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014c60_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fbdc014580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 186 "$display", "sel = %b || in1 = %b in2 = %b || result = %b", v000001fbdc014800_0, v000001fbdc014c60_0, v000001fbdc014580_0, v000001fbdc014e40_0 {0 0 0};
    %vpi_call 2 187 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "LogicUnit/tb_logic_top.v";
    "LogicUnit/logic_top.v";
    "LogicUnit/gate_and.v";
    "LogicUnit/gate_nand.v";
    "LogicUnit/gate_nor.v";
    "LogicUnit/gate_not.v";
    "LogicUnit/gate_or.v";
    "LogicUnit/gate_xnor.v";
    "LogicUnit/gate_xor.v";
