-a "MachXO2"
-d LCMXO2-7000HE
-t TQFP144
-s 5
-frequency 200
-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr Auto
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950



-use_io_insertion 1
-resolve_mixed_drivers 0
-use_io_reg auto


-lpf 1
-lib "work" -vhd "/media/sf_Shared/cfi-fpga-monitor/rtl/ADDER_GENERIC.vhd"
"/media/sf_Shared/cfi-fpga-monitor/rtl/CFI_CONSTANTS.vhd"
"/media/sf_Shared/cfi-fpga-monitor/rtl/CFI_CONTROL_UNIT.vhd"
"/media/sf_Shared/cfi-fpga-monitor/rtl/CFI_FPGA_TOP.vhd"
"/media/sf_Shared/cfi-fpga-monitor/rtl/COMP_EQUAL_GENERIC.vhd"
"/media/sf_Shared/cfi-fpga-monitor/rtl/INPUT_DETECTOR.vhd"
"/media/sf_Shared/cfi-fpga-monitor/rtl/MUX21_GENERIC.vhd"
"/media/sf_Shared/cfi-fpga-monitor/rtl/REGISTER_GENERIC.vhd"
"/media/sf_Shared/cfi-fpga-monitor/rtl/RAM_DQ_16x1024/RAM_DQ_16x1024.vhd"
"/media/sf_Shared/cfi-fpga-monitor/rtl/ROM_16x8192/ROM_16x8192.vhd"
-top CFI_FPGA_TOP


-p "/usr/local/diamond/3.11_x64/ispfpga/xo2c00/data" "/media/sf_Shared/cfi-fpga-monitor/syn/synthesis" "/media/sf_Shared/cfi-fpga-monitor/syn"

-ngd "CFI_synthesis.ngd"

