#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May 25 00:04:12 2024
# Process ID: 17220
# Current directory: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/Electronics/Electronics/Electronics/FPGA/FPGA-Programming-for-Beginners/Projects/test_vivado/test_vivado.runs/synth_1
# Command line: vivado.exe -log half_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source half_adder.tcl
# Log file: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/Electronics/Electronics/Electronics/FPGA/FPGA-Programming-for-Beginners/Projects/test_vivado/test_vivado.runs/synth_1/half_adder.vds
# Journal file: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/Electronics/Electronics/Electronics/FPGA/FPGA-Programming-for-Beginners/Projects/test_vivado/test_vivado.runs/synth_1\vivado.jou
# Running On: Choaibs-PC, OS: Windows, CPU Frequency: 2000 MHz, CPU Physical cores: 2, Host memory: 8501 MB
#-----------------------------------------------------------
source half_adder.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 469.824 ; gain = 184.105
Command: synth_design -top half_adder -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12772
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 917.355 ; gain = 444.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/Electronics/Electronics/Electronics/FPGA/FPGA-Programming-for-Beginners/Projects/test_vivado/test_vivado.srcs/sources_1/new/half_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/Electronics/Electronics/Electronics/FPGA/FPGA-Programming-for-Beginners/Projects/test_vivado/test_vivado.srcs/sources_1/new/half_adder.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1023.852 ; gain = 551.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1023.852 ; gain = 551.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1023.852 ; gain = 551.082
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1023.852 ; gain = 551.082
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 1360.695 ; gain = 887.926
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:11 . Memory (MB): peak = 1365.074 ; gain = 892.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:11 . Memory (MB): peak = 1365.074 ; gain = 892.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1367.066 ; gain = 894.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1367.066 ; gain = 894.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1367.066 ; gain = 894.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1367.066 ; gain = 894.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1367.066 ; gain = 894.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1367.066 ; gain = 894.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |IBUF |     2|
|3     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1367.066 ; gain = 894.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1367.066 ; gain = 894.297
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1367.066 ; gain = 894.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1379.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1867f41c
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:39 . Memory (MB): peak = 1497.125 ; gain = 1027.301
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1497.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/Electronics/Electronics/Electronics/FPGA/FPGA-Programming-for-Beginners/Projects/test_vivado/test_vivado.runs/synth_1/half_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file half_adder_utilization_synth.rpt -pb half_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 25 00:06:20 2024...
