{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542272076942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DataOut_v1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"DataOut_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542272076964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542272077031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542272077031 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542272077169 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542272077190 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542272077757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542272077757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542272077757 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542272077757 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 1148 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542272077761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 1149 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542272077761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 1150 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542272077761 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542272077761 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "No exact pin location assignment(s) for 40 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[0\] " "Pin out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[0] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[1\] " "Pin out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[1] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[2\] " "Pin out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[2] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[3\] " "Pin out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[3] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[4\] " "Pin out1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[4] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[5\] " "Pin out1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[5] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[6\] " "Pin out1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[6] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[7\] " "Pin out1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[7] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[0\] " "Pin out2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[0] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[1\] " "Pin out2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[1] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[2\] " "Pin out2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[2] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[3\] " "Pin out2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[3] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[4\] " "Pin out2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[4] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[5\] " "Pin out2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[5] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[6\] " "Pin out2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[6] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[7\] " "Pin out2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[7] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[0\] " "Pin out3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[0] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[1\] " "Pin out3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[1] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[2\] " "Pin out3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[2] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[3\] " "Pin out3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[3] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[4\] " "Pin out3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[4] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[5\] " "Pin out3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[5] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[6\] " "Pin out3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[6] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[7\] " "Pin out3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[7] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[0\] " "Pin out4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[0] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[1\] " "Pin out4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[1] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[2\] " "Pin out4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[2] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[3\] " "Pin out4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[3] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[4\] " "Pin out4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[4] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[5\] " "Pin out4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[5] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[6\] " "Pin out4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[6] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[7\] " "Pin out4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[7] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[0\] " "Pin entrada\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entrada[0] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entrada[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[1\] " "Pin entrada\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entrada[1] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entrada[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[7\] " "Pin entrada\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entrada[7] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entrada[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[6\] " "Pin entrada\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entrada[6] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entrada[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[5\] " "Pin entrada\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entrada[5] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entrada[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[4\] " "Pin entrada\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entrada[4] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entrada[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[3\] " "Pin entrada\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entrada[3] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entrada[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[2\] " "Pin entrada\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entrada[2] } } } { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entrada[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542272077877 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1542272077877 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542272078112 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataOut_v1.sdc " "Synopsys Design Constraints File file not found: 'DataOut_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542272078114 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542272078116 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1000\]~316  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1000\]~316  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1001\]~315  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1001\]~315  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1002\]~314  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1002\]~314  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1003\]~313  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1003\]~313  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1004\]~312  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1004\]~312  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1005\]~311  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1005\]~311  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1006\]~310  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1006\]~310  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1007\]~309  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1007\]~309  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1008\]~308  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1008\]~308  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1009\]~307  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1009\]~307  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1010\]~306  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1010\]~306  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1011\]~305  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1011\]~305  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1012\]~304  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1012\]~304  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1013\]~303  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1013\]~303  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1014\]~302  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1014\]~302  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1015\]~301  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1015\]~301  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1016\]~300  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1016\]~300  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1017\]~299  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1017\]~299  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1018\]~298  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1018\]~298  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1019\]~297  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1019\]~297  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1020\]~296  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1020\]~296  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1021\]~295  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1021\]~295  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1022\]~294  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1022\]~294  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1023\]~293  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1023\]~293  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[993\]~286  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[993\]~286  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[994\]~287  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[994\]~287  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[995\]~288  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[995\]~288  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[996\]~289  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[996\]~289  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[997\]~290  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[997\]~290  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[998\]~291  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[998\]~291  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[999\]~292  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[999\]~292  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]~18  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]~20  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]~22  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]~24  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]~26  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]~28  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]~30  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]~32  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]~34  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]~36  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[20\]~38  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[20\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[21\]~40  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[21\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[22\]~42  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[22\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[23\]~44  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[23\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[24\]~46  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[24\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[25\]~48  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[25\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[26\]~50  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[26\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[27\]~52  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[27\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[28\]~54  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[28\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[29\]~56  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[29\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[30\]~58  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[30\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[31\]~60  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[31\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]~10  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]~12  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]~14  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]~16  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[10\]~18  from: cin  to: combout " "Cell: tmp3\[10\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[10\]~18  from: dataa  to: combout " "Cell: tmp3\[10\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[11\]~20  from: cin  to: combout " "Cell: tmp3\[11\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[11\]~20  from: dataa  to: combout " "Cell: tmp3\[11\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[12\]~22  from: cin  to: combout " "Cell: tmp3\[12\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[12\]~22  from: dataa  to: combout " "Cell: tmp3\[12\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[13\]~24  from: cin  to: combout " "Cell: tmp3\[13\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[13\]~24  from: dataa  to: combout " "Cell: tmp3\[13\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[14\]~26  from: cin  to: combout " "Cell: tmp3\[14\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[14\]~26  from: dataa  to: combout " "Cell: tmp3\[14\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[15\]~28  from: cin  to: combout " "Cell: tmp3\[15\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[15\]~28  from: dataa  to: combout " "Cell: tmp3\[15\]~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[16\]~30  from: cin  to: combout " "Cell: tmp3\[16\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[16\]~30  from: dataa  to: combout " "Cell: tmp3\[16\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[17\]~32  from: cin  to: combout " "Cell: tmp3\[17\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[17\]~32  from: dataa  to: combout " "Cell: tmp3\[17\]~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[18\]~34  from: cin  to: combout " "Cell: tmp3\[18\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[18\]~34  from: dataa  to: combout " "Cell: tmp3\[18\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[19\]~36  from: cin  to: combout " "Cell: tmp3\[19\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[19\]~36  from: dataa  to: combout " "Cell: tmp3\[19\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[20\]~38  from: cin  to: combout " "Cell: tmp3\[20\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[20\]~38  from: dataa  to: combout " "Cell: tmp3\[20\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[21\]~40  from: cin  to: combout " "Cell: tmp3\[21\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[21\]~40  from: dataa  to: combout " "Cell: tmp3\[21\]~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[22\]~42  from: cin  to: combout " "Cell: tmp3\[22\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[22\]~42  from: dataa  to: combout " "Cell: tmp3\[22\]~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[23\]~44  from: cin  to: combout " "Cell: tmp3\[23\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[23\]~44  from: dataa  to: combout " "Cell: tmp3\[23\]~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[24\]~46  from: cin  to: combout " "Cell: tmp3\[24\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[24\]~46  from: dataa  to: combout " "Cell: tmp3\[24\]~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[25\]~48  from: cin  to: combout " "Cell: tmp3\[25\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[25\]~48  from: dataa  to: combout " "Cell: tmp3\[25\]~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[26\]~50  from: cin  to: combout " "Cell: tmp3\[26\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[26\]~50  from: dataa  to: combout " "Cell: tmp3\[26\]~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[27\]~52  from: cin  to: combout " "Cell: tmp3\[27\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[27\]~52  from: dataa  to: combout " "Cell: tmp3\[27\]~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[28\]~54  from: cin  to: combout " "Cell: tmp3\[28\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[28\]~54  from: dataa  to: combout " "Cell: tmp3\[28\]~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[29\]~56  from: cin  to: combout " "Cell: tmp3\[29\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[29\]~56  from: dataa  to: combout " "Cell: tmp3\[29\]~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[2\]~2  from: cin  to: combout " "Cell: tmp3\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[2\]~2  from: datab  to: combout " "Cell: tmp3\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[30\]~58  from: cin  to: combout " "Cell: tmp3\[30\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[30\]~58  from: dataa  to: combout " "Cell: tmp3\[30\]~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[31\]~60  from: cin  to: combout " "Cell: tmp3\[31\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[31\]~60  from: dataa  to: combout " "Cell: tmp3\[31\]~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[3\]~4  from: cin  to: combout " "Cell: tmp3\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[3\]~4  from: datab  to: combout " "Cell: tmp3\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[4\]~6  from: cin  to: combout " "Cell: tmp3\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[4\]~6  from: datab  to: combout " "Cell: tmp3\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[5\]~8  from: cin  to: combout " "Cell: tmp3\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[5\]~8  from: datab  to: combout " "Cell: tmp3\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[6\]~10  from: cin  to: combout " "Cell: tmp3\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[6\]~10  from: datab  to: combout " "Cell: tmp3\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[7\]~12  from: cin  to: combout " "Cell: tmp3\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[7\]~12  from: datab  to: combout " "Cell: tmp3\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[8\]~14  from: cin  to: combout " "Cell: tmp3\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[8\]~14  from: dataa  to: combout " "Cell: tmp3\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[9\]~16  from: cin  to: combout " "Cell: tmp3\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[9\]~16  from: dataa  to: combout " "Cell: tmp3\[9\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542272078170 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542272078170 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542272078187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LessThan0~9  " "Automatically promoted node LessThan0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542272078228 ""}  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LessThan0~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542272078228 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542272078381 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542272078382 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542272078383 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542272078385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542272078386 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542272078387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542272078388 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542272078389 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542272078389 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1542272078391 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542272078391 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 8 32 0 " "Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 8 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542272078394 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542272078394 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542272078394 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542272078397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542272078397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542272078397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542272078397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542272078397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542272078397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542272078397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542272078397 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542272078397 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542272078397 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542272078429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542272080366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542272080613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542272080629 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542272082657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542272082658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542272082832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/VHDL_Project/DataOut_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542272085442 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542272085442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542272086245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542272086251 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542272086251 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.63 " "Total time spent on timing analysis during the Fitter is 1.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542272086283 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542272086290 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[0\] 0 " "Pin \"out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[1\] 0 " "Pin \"out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[2\] 0 " "Pin \"out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[3\] 0 " "Pin \"out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[4\] 0 " "Pin \"out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[5\] 0 " "Pin \"out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[6\] 0 " "Pin \"out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[7\] 0 " "Pin \"out1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[0\] 0 " "Pin \"out2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[1\] 0 " "Pin \"out2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[2\] 0 " "Pin \"out2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[3\] 0 " "Pin \"out2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[4\] 0 " "Pin \"out2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[5\] 0 " "Pin \"out2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[6\] 0 " "Pin \"out2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[7\] 0 " "Pin \"out2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[0\] 0 " "Pin \"out3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[1\] 0 " "Pin \"out3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[2\] 0 " "Pin \"out3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[3\] 0 " "Pin \"out3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[4\] 0 " "Pin \"out3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[5\] 0 " "Pin \"out3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[6\] 0 " "Pin \"out3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[7\] 0 " "Pin \"out3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[0\] 0 " "Pin \"out4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[1\] 0 " "Pin \"out4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[2\] 0 " "Pin \"out4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[3\] 0 " "Pin \"out4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[4\] 0 " "Pin \"out4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[5\] 0 " "Pin \"out4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[6\] 0 " "Pin \"out4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[7\] 0 " "Pin \"out4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542272086318 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1542272086318 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542272086625 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542272086677 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542272086972 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542272087380 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542272087524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/VHDL_Project/DataOut_v1/output_files/DataOut_v1.fit.smsg " "Generated suppressed messages file C:/VHDL_Project/DataOut_v1/output_files/DataOut_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542272087753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542272088442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 03:54:48 2018 " "Processing ended: Thu Nov 15 03:54:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542272088442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542272088442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542272088442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542272088442 ""}
