{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "f49354a1",
   "metadata": {},
   "source": [
    "# Chapter 7: Functions and Tasks\n",
    "\n",
    "Functions and tasks are essential constructs in SystemVerilog that allow you to create reusable blocks of code, improving modularity and maintainability. While they serve similar purposes, they have distinct characteristics and use cases."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cd0b6dcc",
   "metadata": {},
   "source": [
    "## Function Declarations and Calls\n",
    "\n",
    "Functions in SystemVerilog are subroutines that return a value and execute in zero simulation time. They are ideal for computational operations and combinational logic."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7eb92db1",
   "metadata": {},
   "source": [
    "## Basic Function Syntax\n",
    "\n",
    "```systemverilog\n",
    "function [return_type] function_name ([arguments]);\n",
    "    // Function body\n",
    "    return return_value;\n",
    "endfunction\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3fec1cb4",
   "metadata": {},
   "source": [
    "### Simple Function Examples\n",
    "\n",
    "```systemverilog\n",
    "module function_examples;\n",
    "    \n",
    "    // Function to add two integers\n",
    "    function int add(int a, int b);\n",
    "        return a + b;\n",
    "    endfunction\n",
    "    \n",
    "    // Function to find maximum of two values\n",
    "    function int max(int x, int y);\n",
    "        if (x > y)\n",
    "            return x;\n",
    "        else\n",
    "            return y;\n",
    "    endfunction\n",
    "    \n",
    "    // Function with bit vector operations\n",
    "    function logic [7:0] reverse_bits(logic [7:0] data);\n",
    "        logic [7:0] result;\n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            result[i] = data[7-i];\n",
    "        end\n",
    "        return result;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int result1, result2, result3;\n",
    "        logic [7:0] original = 8'b10110100;\n",
    "        logic [7:0] reversed;\n",
    "        \n",
    "        result1 = add(15, 25);           // Returns 40\n",
    "        result2 = max(100, 50);          // Returns 100\n",
    "        reversed = reverse_bits(original); // Returns 8'b00101101\n",
    "        \n",
    "        $display(\"Add result: %d\", result1);\n",
    "        $display(\"Max result: %d\", result2);\n",
    "        $display(\"Original: %b, Reversed: %b\", original, reversed);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a25c9daf",
   "metadata": {},
   "source": [
    "### Functions with Different Return Types\n",
    "\n",
    "```systemverilog\n",
    "module function_types;\n",
    "    \n",
    "    // Function returning a structure\n",
    "    typedef struct {\n",
    "        int quotient;\n",
    "        int remainder;\n",
    "    } div_result_t;\n",
    "    \n",
    "    function div_result_t divide(int dividend, int divisor);\n",
    "        div_result_t result;\n",
    "        result.quotient = dividend / divisor;\n",
    "        result.remainder = dividend % divisor;\n",
    "        return result;\n",
    "    endfunction\n",
    "    \n",
    "    // Function returning an array\n",
    "    function logic [3:0] [7:0] create_pattern(logic [7:0] base);\n",
    "        logic [3:0] [7:0] pattern;\n",
    "        for (int i = 0; i < 4; i++) begin\n",
    "            pattern[i] = base << i;\n",
    "        end\n",
    "        return pattern;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        div_result_t div_res;\n",
    "        logic [3:0] [7:0] pattern;\n",
    "        \n",
    "        div_res = divide(17, 5);\n",
    "        pattern = create_pattern(8'b00001111);\n",
    "        \n",
    "        $display(\"17/5 = %d remainder %d\", div_res.quotient, div_res.remainder);\n",
    "        \n",
    "        for (int i = 0; i < 4; i++) begin\n",
    "            $display(\"Pattern[%d]: %b\", i, pattern[i]);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "367fbe53",
   "metadata": {},
   "source": [
    "## Task Declarations and Calls\n",
    "\n",
    "Tasks are subroutines that can consume simulation time and don't return values directly. They can have input, output, and inout arguments, making them suitable for complex operations and time-consuming activities."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5c11d749",
   "metadata": {},
   "source": [
    "### Basic Task Syntax\n",
    "\n",
    "```systemverilog\n",
    "task task_name ([arguments]);\n",
    "    // Task body\n",
    "endtask\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ed060b30",
   "metadata": {},
   "source": [
    "### Task Examples\n",
    "\n",
    "```systemverilog\n",
    "module task_examples;\n",
    "    \n",
    "    logic clk = 0;\n",
    "    logic [7:0] data;\n",
    "    logic valid;\n",
    "    \n",
    "    // Generate clock\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Task to wait for a number of clock cycles\n",
    "    task wait_cycles(int num_cycles);\n",
    "        repeat(num_cycles) @(posedge clk);\n",
    "    endtask\n",
    "    \n",
    "    // Task to send data with handshaking\n",
    "    task send_data(input logic [7:0] send_data, output logic done);\n",
    "        data = send_data;\n",
    "        valid = 1'b1;\n",
    "        @(posedge clk);\n",
    "        valid = 1'b0;\n",
    "        done = 1'b1;\n",
    "        @(posedge clk);\n",
    "        done = 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    // Task with multiple outputs\n",
    "    task analyze_data(input logic [7:0] input_data, \n",
    "                      output int ones_count, \n",
    "                      output int zeros_count,\n",
    "                      output logic parity);\n",
    "        ones_count = 0;\n",
    "        zeros_count = 0;\n",
    "        \n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            if (input_data[i])\n",
    "                ones_count++;\n",
    "            else\n",
    "                zeros_count++;\n",
    "        end\n",
    "        \n",
    "        parity = ^input_data; // XOR reduction for parity\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        logic done;\n",
    "        int ones, zeros;\n",
    "        logic par;\n",
    "        \n",
    "        // Wait for some cycles\n",
    "        wait_cycles(3);\n",
    "        \n",
    "        // Send some data\n",
    "        send_data(8'hA5, done);\n",
    "        $display(\"Data sent, done = %b\", done);\n",
    "        \n",
    "        // Analyze data\n",
    "        analyze_data(8'b11010110, ones, zeros, par);\n",
    "        $display(\"Ones: %d, Zeros: %d, Parity: %b\", ones, zeros, par);\n",
    "        \n",
    "        #100 $finish;\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "96198891",
   "metadata": {},
   "source": [
    "## Automatic vs. Static Lifetime\n",
    "\n",
    "The lifetime of variables in functions and tasks can be either static (default) or automatic. This affects how variables are allocated and whether they retain values between calls."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "540f4140",
   "metadata": {},
   "source": [
    "### Static Lifetime (Default)\n",
    "\n",
    "```systemverilog\n",
    "module static_lifetime;\n",
    "    \n",
    "    // Static function - variables retain values between calls\n",
    "    function int counter();\n",
    "        int count = 0;  // Initialized only once\n",
    "        count++;\n",
    "        return count;\n",
    "    endfunction\n",
    "    \n",
    "    // Static task\n",
    "    task static_task();\n",
    "        static int call_count = 0;\n",
    "        call_count++;\n",
    "        $display(\"Static task called %d times\", call_count);\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"Counter: %d\", counter()); // Prints 1\n",
    "        $display(\"Counter: %d\", counter()); // Prints 2\n",
    "        $display(\"Counter: %d\", counter()); // Prints 3\n",
    "        \n",
    "        static_task(); // Prints: Static task called 1 times\n",
    "        static_task(); // Prints: Static task called 2 times\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e954bc44",
   "metadata": {},
   "source": [
    "### Automatic Lifetime\n",
    "\n",
    "```systemverilog\n",
    "module automatic_lifetime;\n",
    "    \n",
    "    // Automatic function - fresh variables for each call\n",
    "    function automatic int factorial(int n);\n",
    "        if (n <= 1)\n",
    "            return 1;\n",
    "        else\n",
    "            return n * factorial(n-1); // Recursive call possible\n",
    "    endfunction\n",
    "    \n",
    "    // Automatic task\n",
    "    task automatic print_sequence(int start, int count);\n",
    "        for (int i = 0; i < count; i++) begin\n",
    "            $display(\"Value: %d\", start + i);\n",
    "            #10; // Can consume time\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"5! = %d\", factorial(5)); // Prints 120\n",
    "        \n",
    "        // Multiple concurrent task calls\n",
    "        fork\n",
    "            print_sequence(10, 3);\n",
    "            print_sequence(20, 3);\n",
    "        join\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f1a7c333",
   "metadata": {},
   "source": [
    "## Pass by Reference\n",
    "\n",
    "SystemVerilog supports passing arguments by reference using the `ref` keyword, allowing functions and tasks to modify the original variables."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1494713a",
   "metadata": {},
   "source": [
    "### Pass by Reference Examples\n",
    "\n",
    "```systemverilog\n",
    "module pass_by_reference;\n",
    "    \n",
    "    // Function with reference arguments\n",
    "    function automatic void swap(ref int a, ref int b);\n",
    "        int temp = a;\n",
    "        a = b;\n",
    "        b = temp;\n",
    "    endfunction\n",
    "    \n",
    "    // Task to initialize an array by reference\n",
    "    task automatic init_array(ref int arr[10], input int init_value);\n",
    "        for (int i = 0; i < 10; i++) begin\n",
    "            arr[i] = init_value + i;\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Function to modify a structure by reference\n",
    "    typedef struct {\n",
    "        int x, y;\n",
    "        string name;\n",
    "    } point_t;\n",
    "    \n",
    "    function automatic void move_point(ref point_t p, int dx, int dy);\n",
    "        p.x += dx;\n",
    "        p.y += dy;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int x = 10, y = 20;\n",
    "        int my_array[10];\n",
    "        point_t my_point = '{100, 200, \"PointA\"};\n",
    "        \n",
    "        $display(\"Before swap: x=%d, y=%d\", x, y);\n",
    "        swap(x, y);\n",
    "        $display(\"After swap: x=%d, y=%d\", x, y);\n",
    "        \n",
    "        init_array(my_array, 50);\n",
    "        $display(\"Array elements: %p\", my_array);\n",
    "        \n",
    "        $display(\"Before move: %s at (%d,%d)\", my_point.name, my_point.x, my_point.y);\n",
    "        move_point(my_point, 15, -25);\n",
    "        $display(\"After move: %s at (%d,%d)\", my_point.name, my_point.x, my_point.y);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62c115e5",
   "metadata": {},
   "source": [
    "## Return Statements in Functions\n",
    "\n",
    "Functions must return a value, and the return statement determines what value is returned. You can have multiple return statements in a function."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f3d93aa2",
   "metadata": {},
   "source": [
    "### Multiple Return Statements\n",
    "\n",
    "```systemverilog\n",
    "module return_statements;\n",
    "    \n",
    "    // Function with multiple return points\n",
    "    function automatic string grade_letter(int score);\n",
    "        if (score >= 90)\n",
    "            return \"A\";\n",
    "        else if (score >= 80)\n",
    "            return \"B\"; \n",
    "        else if (score >= 70)\n",
    "            return \"C\";\n",
    "        else if (score >= 60)\n",
    "            return \"D\";\n",
    "        else\n",
    "            return \"F\";\n",
    "    endfunction\n",
    "    \n",
    "    // Function with early return for error checking\n",
    "    function automatic real safe_divide(real dividend, real divisor);\n",
    "        if (divisor == 0.0) begin\n",
    "            $error(\"Division by zero attempted\");\n",
    "            return 0.0; // Early return for error case\n",
    "        end\n",
    "        return dividend / divisor;\n",
    "    endfunction\n",
    "    \n",
    "    // Function with complex logic and multiple returns\n",
    "    function automatic int find_first_one(logic [31:0] data);\n",
    "        for (int i = 0; i < 32; i++) begin\n",
    "            if (data[i] == 1'b1)\n",
    "                return i; // Return position of first '1'\n",
    "        end\n",
    "        return -1; // Return -1 if no '1' found\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        string letter;\n",
    "        real result;\n",
    "        int position;\n",
    "        \n",
    "        letter = grade_letter(85);\n",
    "        $display(\"Score 85 gets grade: %s\", letter);\n",
    "        \n",
    "        result = safe_divide(10.0, 3.0);\n",
    "        $display(\"10.0 / 3.0 = %f\", result);\n",
    "        \n",
    "        result = safe_divide(5.0, 0.0); // Will show error\n",
    "        \n",
    "        position = find_first_one(32'h00008000);\n",
    "        $display(\"First '1' found at position: %d\", position);\n",
    "        \n",
    "        position = find_first_one(32'h00000000);\n",
    "        $display(\"First '1' found at position: %d\", position);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e080ab59",
   "metadata": {},
   "source": [
    "## Void Functions\n",
    "\n",
    "Void functions don't return a value and are similar to tasks, but they execute in zero simulation time and cannot contain timing control statements."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "711cdc31",
   "metadata": {},
   "source": [
    "### Void Function Examples\n",
    "\n",
    "```systemverilog\n",
    "module void_functions;\n",
    "    \n",
    "    int global_counter = 0;\n",
    "    logic [7:0] memory [256];\n",
    "    \n",
    "    // Void function to increment global counter\n",
    "    function automatic void increment_counter(int step);\n",
    "        global_counter += step;\n",
    "    endfunction\n",
    "    \n",
    "    // Void function to initialize memory\n",
    "    function automatic void init_memory(logic [7:0] pattern);\n",
    "        for (int i = 0; i < 256; i++) begin\n",
    "            memory[i] = pattern ^ i[7:0];\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Void function for debug printing\n",
    "    function automatic void debug_print(string msg, int value);\n",
    "        $display(\"[DEBUG %0t] %s: %d\", $time, msg, value);\n",
    "    endfunction\n",
    "    \n",
    "    // Void function with reference parameter\n",
    "    function automatic void reset_array(ref int arr[]);\n",
    "        foreach(arr[i]) begin\n",
    "            arr[i] = 0;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int test_array[5] = '{1, 2, 3, 4, 5};\n",
    "        \n",
    "        debug_print(\"Initial counter\", global_counter);\n",
    "        \n",
    "        increment_counter(5);\n",
    "        debug_print(\"After increment\", global_counter);\n",
    "        \n",
    "        init_memory(8'hAA);\n",
    "        debug_print(\"Memory[0]\", memory[0]);\n",
    "        debug_print(\"Memory[1]\", memory[1]);\n",
    "        debug_print(\"Memory[255]\", memory[255]);\n",
    "        \n",
    "        $display(\"Before reset: %p\", test_array);\n",
    "        reset_array(test_array);\n",
    "        $display(\"After reset: %p\", test_array);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c83369a4",
   "metadata": {},
   "source": [
    "## Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "220d74b9",
   "metadata": {},
   "source": [
    "### When to Use Functions vs. Tasks\n",
    "\n",
    "**Use Functions when:**\n",
    "- You need to return a single value\n",
    "- The operation is purely combinational\n",
    "- No timing control is needed\n",
    "- The operation should complete in zero simulation time\n",
    "\n",
    "**Use Tasks when:**\n",
    "- You need multiple outputs\n",
    "- Timing control is required\n",
    "- The operation may consume simulation time\n",
    "- You need to model sequential behavior"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fc2d529d",
   "metadata": {},
   "source": [
    "### Function and Task Design Guidelines\n",
    "\n",
    "```systemverilog\n",
    "module design_guidelines;\n",
    "    \n",
    "    // Good: Pure function with clear purpose\n",
    "    function automatic int absolute_value(int value);\n",
    "        return (value < 0) ? -value : value;\n",
    "    endfunction\n",
    "    \n",
    "    // Good: Task with clear interface and timing\n",
    "    task automatic wait_for_ready(ref logic ready_signal, input int timeout_cycles);\n",
    "        int cycle_count = 0;\n",
    "        while (!ready_signal && cycle_count < timeout_cycles) begin\n",
    "            @(posedge clk);\n",
    "            cycle_count++;\n",
    "        end\n",
    "        if (cycle_count >= timeout_cycles) begin\n",
    "            $error(\"Timeout waiting for ready signal\");\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Good: Function with appropriate use of reference\n",
    "    function automatic void normalize_vector(ref real vector[3]);\n",
    "        real magnitude = $sqrt(vector[0]**2 + vector[1]**2 + vector[2]**2);\n",
    "        if (magnitude != 0.0) begin\n",
    "            vector[0] /= magnitude;\n",
    "            vector[1] /= magnitude;\n",
    "            vector[2] /= magnitude;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "71490385",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "Functions and tasks are powerful constructs in SystemVerilog that enable code reuse and modular design:\n",
    "\n",
    "- **Functions** return values, execute in zero time, and are ideal for combinational logic\n",
    "- **Tasks** can have multiple outputs, consume time, and are suited for sequential operations\n",
    "- **Automatic lifetime** creates fresh variables for each call and enables recursion\n",
    "- **Static lifetime** (default) preserves variable values between calls\n",
    "- **Pass by reference** allows modification of original variables\n",
    "- **Void functions** provide task-like behavior without return values but in zero time\n",
    "\n",
    "Understanding when and how to use functions and tasks effectively will greatly improve your SystemVerilog code organization and reusability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13c3fabf",
   "metadata": {},
   "source": [
    "# SystemVerilog Functions and Tasks - Example Index"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "37bd93ff",
   "metadata": {},
   "source": [
    "## Function Declarations and Calls"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cc3f9aa5",
   "metadata": {},
   "source": [
    "#### Mathematical Functions\n",
    "Basic arithmetic operations like factorial, power, greatest common divisor"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "e4a9f62c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// mathematical_calculator.sv\n",
       "module mathematical_calculator ();               // Mathematical functions design\n",
       "\n",
       "  // Function to calculate factorial\n",
       "  function automatic integer calculate_factorial;\n",
       "    input integer number_input;\n",
       "    integer factorial_result;\n",
       "    begin\n",
       "      if (number_input <= 1)\n",
       "        factorial_result = 1;\n",
       "      else\n",
       "        factorial_result = number_input * calculate_factorial(number_input - 1);\n",
       "      calculate_factorial = factorial_result;\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to calculate power (base^exponent)\n",
       "  function automatic integer calculate_power;\n",
       "    input integer base_value;\n",
       "    input integer exponent_value;\n",
       "    integer power_result;\n",
       "    integer loop_counter;\n",
       "    begin\n",
       "      power_result = 1;\n",
       "      for (loop_counter = 0; loop_counter < exponent_value; loop_counter = loop_counter + 1)\n",
       "        power_result = power_result * base_value;\n",
       "      calculate_power = power_result;\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to calculate greatest common divisor using Euclidean algorithm\n",
       "  function automatic integer calculate_gcd;\n",
       "    input integer first_number;\n",
       "    input integer second_number;\n",
       "    integer temp_remainder;\n",
       "    begin\n",
       "      while (second_number != 0) begin\n",
       "        temp_remainder = first_number % second_number;\n",
       "        first_number = second_number;\n",
       "        second_number = temp_remainder;\n",
       "      end\n",
       "      calculate_gcd = first_number;\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display();\n",
       "    $display(\"=== Mathematical Functions Demonstration ===\");\n",
       "    \n",
       "    // Test factorial function\n",
       "    $display(\"Factorial Tests:\");\n",
       "    $display(\"  5! = %0d\", calculate_factorial(5));\n",
       "    $display(\"  0! = %0d\", calculate_factorial(0));\n",
       "    $display(\"  3! = %0d\", calculate_factorial(3));\n",
       "    \n",
       "    // Test power function\n",
       "    $display(\"Power Tests:\");\n",
       "    $display(\"  2^3 = %0d\", calculate_power(2, 3));\n",
       "    $display(\"  5^2 = %0d\", calculate_power(5, 2));\n",
       "    $display(\"  10^0 = %0d\", calculate_power(10, 0));\n",
       "    \n",
       "    // Test GCD function\n",
       "    $display(\"Greatest Common Divisor Tests:\");\n",
       "    $display(\"  GCD(48, 18) = %0d\", calculate_gcd(48, 18));\n",
       "    $display(\"  GCD(100, 25) = %0d\", calculate_gcd(100, 25));\n",
       "    $display(\"  GCD(17, 13) = %0d\", calculate_gcd(17, 13));\n",
       "    \n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// mathematical_calculator_testbench.sv\n",
       "module math_calculator_testbench;  // Testbench for mathematical calculator\n",
       "\n",
       "  mathematical_calculator MATH_CALCULATOR_INSTANCE();  // Instantiate mathematical calculator\n",
       "\n",
       "  // Test variables\n",
       "  integer test_factorial_result;\n",
       "  integer test_power_result;\n",
       "  integer test_gcd_result;\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves for simulation\n",
       "    $dumpfile(\"math_calculator_testbench.vcd\");\n",
       "    $dumpvars(0, math_calculator_testbench);\n",
       "    \n",
       "    #1;  // Wait for design to initialize\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Testbench Verification ===\");\n",
       "    \n",
       "    // Verify factorial calculations\n",
       "    test_factorial_result = MATH_CALCULATOR_INSTANCE.calculate_factorial(4);\n",
       "    $display(\"Testbench: 4! = %0d (Expected: 24)\", test_factorial_result);\n",
       "    \n",
       "    // Verify power calculations  \n",
       "    test_power_result = MATH_CALCULATOR_INSTANCE.calculate_power(3, 4);\n",
       "    $display(\"Testbench: 3^4 = %0d (Expected: 81)\", test_power_result);\n",
       "    \n",
       "    // Verify GCD calculations\n",
       "    test_gcd_result = MATH_CALCULATOR_INSTANCE.calculate_gcd(60, 48);\n",
       "    $display(\"Testbench: GCD(60, 48) = %0d (Expected: 12)\", test_gcd_result);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Mathematical functions testbench completed successfully!\");\n",
       "    $display();\n",
       "    \n",
       "    #10;  // Wait before finishing\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== Mathematical Functions Demonstration ===\n",
      "Factorial Tests:\n",
      "  5! = 120\n",
      "  0! = 1\n",
      "  3! = 6\n",
      "Power Tests:\n",
      "  2^3 = 8\n",
      "  5^2 = 25\n",
      "  10^0 = 1\n",
      "Greatest Common Divisor Tests:\n",
      "  GCD(48, 18) = 6\n",
      "  GCD(100, 25) = 25\n",
      "  GCD(17, 13) = 1\n",
      "\n",
      "\n",
      "=== Testbench Verification ===\n",
      "Testbench: 4! = 24 (Expected: 24)\n",
      "Testbench: 3^4 = 81 (Expected: 81)\n",
      "Testbench: GCD(60, 48) = 12 (Expected: 12)\n",
      "\n",
      "Mathematical functions testbench completed successfully!\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_1__mathematical_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_1__mathematical_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_1__mathematical_functions/\"\n",
    "files = [\"mathematical_calculator.sv\", \"mathematical_calculator_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "87c1b05c",
   "metadata": {},
   "source": [
    "#### String Manipulation Functions\n",
    "Functions for string processing, parsing, and formatting operations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "8508d3b6",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// string_processor.sv\n",
       "module string_processor ();\n",
       "  \n",
       "  // String manipulation functions demonstration\n",
       "  function automatic string format_name(string first_name, string last_name);\n",
       "    return $sformatf(\"%s %s\", first_name, last_name);\n",
       "  endfunction\n",
       "  \n",
       "  function automatic string extract_extension(string filename);\n",
       "    int dot_position;\n",
       "    dot_position = filename.len() - 1;\n",
       "    \n",
       "    // Find the last dot in filename\n",
       "    while (dot_position >= 0 && filename[dot_position] != \".\") begin\n",
       "      dot_position--;\n",
       "    end\n",
       "    \n",
       "    if (dot_position >= 0)\n",
       "      return filename.substr(dot_position + 1, filename.len() - 1);\n",
       "    else\n",
       "      return \"no_extension\";\n",
       "  endfunction\n",
       "  \n",
       "  function automatic string reverse_string(string input_text);\n",
       "    string reversed_text = \"\";\n",
       "    for (int i = input_text.len() - 1; i >= 0; i--) begin\n",
       "      reversed_text = {reversed_text, input_text[i]};\n",
       "    end\n",
       "    return reversed_text;\n",
       "  endfunction\n",
       "  \n",
       "  function automatic int count_vowels(string text);\n",
       "    int vowel_count = 0;\n",
       "    string lowercase_text;\n",
       "    \n",
       "    lowercase_text = text.tolower();\n",
       "    \n",
       "    for (int i = 0; i < lowercase_text.len(); i++) begin\n",
       "      case (lowercase_text[i])\n",
       "        \"a\", \"e\", \"i\", \"o\", \"u\": vowel_count++;\n",
       "        default: ; // Non-vowel characters, do nothing\n",
       "      endcase\n",
       "    end\n",
       "    return vowel_count;\n",
       "  endfunction\n",
       "  \n",
       "  initial begin\n",
       "    string first_name = \"Alice\";\n",
       "    string last_name = \"Johnson\";\n",
       "    string full_name;\n",
       "    string filename = \"report.txt\";\n",
       "    string file_extension;\n",
       "    string sample_text = \"SystemVerilog\";\n",
       "    string reversed_text;\n",
       "    int vowel_count;\n",
       "    \n",
       "    $display(\"=== String Manipulation Functions Demo ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Format name demonstration\n",
       "    full_name = format_name(first_name, last_name);\n",
       "    $display(\"Name formatting:\");\n",
       "    $display(\"  First: %s, Last: %s\", first_name, last_name);\n",
       "    $display(\"  Full name: %s\", full_name);\n",
       "    $display();\n",
       "    \n",
       "    // File extension extraction\n",
       "    file_extension = extract_extension(filename);\n",
       "    $display(\"File extension extraction:\");\n",
       "    $display(\"  Filename: %s\", filename);\n",
       "    $display(\"  Extension: %s\", file_extension);\n",
       "    $display();\n",
       "    \n",
       "    // String reversal\n",
       "    reversed_text = reverse_string(sample_text);\n",
       "    $display(\"String reversal:\");\n",
       "    $display(\"  Original: %s\", sample_text);\n",
       "    $display(\"  Reversed: %s\", reversed_text);\n",
       "    $display();\n",
       "    \n",
       "    // Vowel counting\n",
       "    vowel_count = count_vowels(sample_text);\n",
       "    $display(\"Vowel counting:\");\n",
       "    $display(\"  Text: %s\", sample_text);\n",
       "    $display(\"  Vowel count: %0d\", vowel_count);\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// string_processor_testbench.sv\n",
       "module string_processor_testbench;\n",
       "  \n",
       "  // Instantiate the string processor design\n",
       "  string_processor STRING_PROCESSOR_INSTANCE();\n",
       "  \n",
       "  // Additional testbench verification\n",
       "  task automatic verify_string_functions();\n",
       "    string test_first = \"Bob\";\n",
       "    string test_last = \"Smith\";\n",
       "    string expected_full = \"Bob Smith\";\n",
       "    string actual_full;\n",
       "    \n",
       "    string test_filename = \"data.csv\";\n",
       "    string expected_ext = \"csv\";\n",
       "    string actual_ext;\n",
       "    \n",
       "    string test_word = \"hello\";\n",
       "    string expected_reverse = \"olleh\";\n",
       "    string actual_reverse;\n",
       "    \n",
       "    int expected_vowels = 2; // \"e\" and \"o\" in \"hello\"\n",
       "    int actual_vowels;\n",
       "    \n",
       "    $display(\"=== Testbench Verification ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test name formatting\n",
       "    actual_full = STRING_PROCESSOR_INSTANCE.format_name(test_first, test_last);\n",
       "    $display(\"Name Format Test:\");\n",
       "    $display(\"  Expected: %s\", expected_full);\n",
       "    $display(\"  Actual:   %s\", actual_full);\n",
       "    $display(\"  Result:   %s\", (actual_full == expected_full) ? \"PASS\" : \"FAIL\");\n",
       "    $display();\n",
       "    \n",
       "    // Test file extension extraction\n",
       "    actual_ext = STRING_PROCESSOR_INSTANCE.extract_extension(test_filename);\n",
       "    $display(\"Extension Test:\");\n",
       "    $display(\"  Expected: %s\", expected_ext);\n",
       "    $display(\"  Actual:   %s\", actual_ext);\n",
       "    $display(\"  Result:   %s\", (actual_ext == expected_ext) ? \"PASS\" : \"FAIL\");\n",
       "    $display();\n",
       "    \n",
       "    // Test string reversal\n",
       "    actual_reverse = STRING_PROCESSOR_INSTANCE.reverse_string(test_word);\n",
       "    $display(\"Reverse Test:\");\n",
       "    $display(\"  Expected: %s\", expected_reverse);\n",
       "    $display(\"  Actual:   %s\", actual_reverse);\n",
       "    $display(\"  Result:   %s\", (actual_reverse == expected_reverse) ? \"PASS\" : \"FAIL\");\n",
       "    $display();\n",
       "    \n",
       "    // Test vowel counting\n",
       "    actual_vowels = STRING_PROCESSOR_INSTANCE.count_vowels(test_word);\n",
       "    $display(\"Vowel Count Test:\");\n",
       "    $display(\"  Expected: %0d\", expected_vowels);\n",
       "    $display(\"  Actual:   %0d\", actual_vowels);\n",
       "    $display(\"  Result:   %s\", (actual_vowels == expected_vowels) ? \"PASS\" : \"FAIL\");\n",
       "    $display();\n",
       "    \n",
       "  endtask\n",
       "  \n",
       "  initial begin\n",
       "    // Dump waves for analysis\n",
       "    $dumpfile(\"string_processor_testbench.vcd\");\n",
       "    $dumpvars(0, string_processor_testbench);\n",
       "    \n",
       "    #1; // Wait for design to initialize\n",
       "    \n",
       "    $display(\"Hello from string processor testbench!\");\n",
       "    $display();\n",
       "    \n",
       "    // Run verification tests\n",
       "    verify_string_functions();\n",
       "    \n",
       "    $display(\"=== Test Summary ===\");\n",
       "    $display(\"String manipulation functions tested successfully!\");\n",
       "    $display();\n",
       "    \n",
       "    #5; // Additional time before finish\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== String Manipulation Functions Demo ===\n",
      "\n",
      "Name formatting:\n",
      "  First: Alice, Last: Johnson\n",
      "  Full name: Alice Johnson\n",
      "\n",
      "File extension extraction:\n",
      "  Filename: report.txt\n",
      "  Extension: txt\n",
      "\n",
      "String reversal:\n",
      "  Original: SystemVerilog\n",
      "  Reversed: golireVmetsyS\n",
      "\n",
      "Vowel counting:\n",
      "  Text: SystemVerilog\n",
      "  Vowel count: 4\n",
      "\n",
      "Hello from string processor testbench!\n",
      "\n",
      "=== Testbench Verification ===\n",
      "\n",
      "Name Format Test:\n",
      "  Expected: Bob Smith\n",
      "  Actual:   Bob Smith\n",
      "  Result:   PASS\n",
      "\n",
      "Extension Test:\n",
      "  Expected: csv\n",
      "  Actual:   csv\n",
      "  Result:   PASS\n",
      "\n",
      "Reverse Test:\n",
      "  Expected: olleh\n",
      "  Actual:   olleh\n",
      "  Result:   PASS\n",
      "\n",
      "Vowel Count Test:\n",
      "  Expected: 2\n",
      "  Actual:   2\n",
      "  Result:   PASS\n",
      "\n",
      "=== Test Summary ===\n",
      "String manipulation functions tested successfully!\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_2__string_manipulation/obj_dir directory...\n",
      "Chapter_7_examples/example_2__string_manipulation/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_2__string_manipulation/\"\n",
    "files = [\"string_processor.sv\", \"string_processor_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fb84af4f",
   "metadata": {},
   "source": [
    "#### Bit Manipulation Functions\n",
    "Functions for bit operations, masking, shifting, and bit counting"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "c9b3e49e",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// bit_manipulation_functions.sv\n",
       "module bit_manipulation_functions ();\n",
       "\n",
       "  // Function to count number of set bits (population count)\n",
       "  function automatic int count_ones(input logic [31:0] data_word);\n",
       "    int bit_count = 0;\n",
       "    for (int bit_index = 0; bit_index < 32; bit_index++) begin\n",
       "      if (data_word[bit_index]) bit_count++;\n",
       "    end\n",
       "    return bit_count;\n",
       "  endfunction\n",
       "\n",
       "  // Function to reverse bits in a byte\n",
       "  function automatic logic [7:0] reverse_byte_bits(input logic [7:0] byte_in);\n",
       "    logic [7:0] reversed_byte;\n",
       "    for (int bit_pos = 0; bit_pos < 8; bit_pos++) begin\n",
       "      reversed_byte[7-bit_pos] = byte_in[bit_pos];\n",
       "    end\n",
       "    return reversed_byte;\n",
       "  endfunction\n",
       "\n",
       "  // Function to create bit mask with specified width and position\n",
       "  function automatic logic [31:0] create_bit_mask(input int mask_width, \n",
       "                                                   input int start_position);\n",
       "    logic [31:0] generated_mask = 0;\n",
       "    for (int mask_bit = 0; mask_bit < mask_width; mask_bit++) begin\n",
       "      generated_mask[start_position + mask_bit] = 1'b1;\n",
       "    end\n",
       "    return generated_mask;\n",
       "  endfunction\n",
       "\n",
       "  // Function to extract bit field from word\n",
       "  function automatic logic [31:0] extract_bit_field(input logic [31:0] source_word,\n",
       "                                                     input int field_width,\n",
       "                                                     input int field_position);\n",
       "    logic [31:0] extraction_mask;\n",
       "    extraction_mask = create_bit_mask(field_width, field_position);\n",
       "    return (source_word & extraction_mask) >> field_position;\n",
       "  endfunction\n",
       "\n",
       "  // Function to perform circular left shift\n",
       "  function automatic logic [15:0] circular_left_shift(input logic [15:0] shift_data,\n",
       "                                                       input int shift_amount);\n",
       "    int effective_shift = shift_amount % 16;\n",
       "    return (shift_data << effective_shift) | (shift_data >> (16 - effective_shift));\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    logic [31:0] test_word = 32'hA5C3_F0E1;\n",
       "    logic [7:0] test_byte = 8'b1010_0011;\n",
       "    logic [15:0] rotation_data = 16'hBEEF;\n",
       "    \n",
       "    $display(\"=== Bit Manipulation Functions Demo ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test count_ones function\n",
       "    $display(\"Count ones in 0x%08h: %0d bits\", test_word, count_ones(test_word));\n",
       "    \n",
       "    // Test reverse_byte_bits function  \n",
       "    $display(\"Reverse bits in 0x%02h: 0x%02h\", test_byte, \n",
       "             reverse_byte_bits(test_byte));\n",
       "    \n",
       "    // Test create_bit_mask function\n",
       "    $display(\"Create 4-bit mask at position 8: 0x%08h\", \n",
       "             create_bit_mask(4, 8));\n",
       "    \n",
       "    // Test extract_bit_field function\n",
       "    $display(\"Extract 8 bits from position 16 of 0x%08h: 0x%02h\", \n",
       "             test_word, extract_bit_field(test_word, 8, 16));\n",
       "    \n",
       "    // Test circular_left_shift function\n",
       "    $display(\"Circular left shift 0x%04h by 4 positions: 0x%04h\", \n",
       "             rotation_data, circular_left_shift(rotation_data, 4));\n",
       "    \n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// bit_manipulation_functions_testbench.sv\n",
       "module bit_manipulation_functions_testbench;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  bit_manipulation_functions BIT_MANIP_DUT();\n",
       "\n",
       "  // Test variables\n",
       "  logic [31:0] test_data_word;\n",
       "  logic [7:0] test_input_byte;\n",
       "  logic [15:0] shift_test_data;\n",
       "  int expected_ones_count;\n",
       "  logic [7:0] expected_reversed_byte;\n",
       "  logic [31:0] expected_mask_value;\n",
       "  logic [31:0] expected_extracted_field;\n",
       "  logic [15:0] expected_shifted_result;\n",
       "\n",
       "  initial begin\n",
       "    // Setup waveform dump\n",
       "    $dumpfile(\"bit_manipulation_functions_testbench.vcd\");\n",
       "    $dumpvars(0, bit_manipulation_functions_testbench);\n",
       "    \n",
       "    $display(\"=== Comprehensive Bit Manipulation Testing ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test Case 1: Count ones function verification\n",
       "    test_data_word = 32'hFFFF_0000;  // 16 ones, 16 zeros\n",
       "    expected_ones_count = 16;\n",
       "    #1;\n",
       "    if (BIT_MANIP_DUT.count_ones(test_data_word) == expected_ones_count) begin\n",
       "      $display(\"PASS: count_ones(0x%08h) = %0d\", \n",
       "               test_data_word, BIT_MANIP_DUT.count_ones(test_data_word));\n",
       "    end else begin\n",
       "      $display(\"FAIL: count_ones(0x%08h) = %0d, expected %0d\", \n",
       "               test_data_word, BIT_MANIP_DUT.count_ones(test_data_word), \n",
       "               expected_ones_count);\n",
       "    end\n",
       "    \n",
       "    // Test Case 2: Byte bit reversal verification\n",
       "    test_input_byte = 8'b1100_0011;  // 0xC3\n",
       "    expected_reversed_byte = 8'b1100_0011;  // Same when palindromic\n",
       "    #1;\n",
       "    if (BIT_MANIP_DUT.reverse_byte_bits(test_input_byte) == expected_reversed_byte) begin\n",
       "      $display(\"PASS: reverse_byte_bits(0x%02h) = 0x%02h\", \n",
       "               test_input_byte, BIT_MANIP_DUT.reverse_byte_bits(test_input_byte));\n",
       "    end else begin\n",
       "      $display(\"FAIL: reverse_byte_bits(0x%02h) = 0x%02h, expected 0x%02h\", \n",
       "               test_input_byte, BIT_MANIP_DUT.reverse_byte_bits(test_input_byte),\n",
       "               expected_reversed_byte);\n",
       "    end\n",
       "    \n",
       "    // Test Case 3: Bit mask creation verification\n",
       "    expected_mask_value = 32'h0000_0F00;  // 4 bits at position 8\n",
       "    #1;\n",
       "    if (BIT_MANIP_DUT.create_bit_mask(4, 8) == expected_mask_value) begin\n",
       "      $display(\"PASS: create_bit_mask(4, 8) = 0x%08h\", \n",
       "               BIT_MANIP_DUT.create_bit_mask(4, 8));\n",
       "    end else begin\n",
       "      $display(\"FAIL: create_bit_mask(4, 8) = 0x%08h, expected 0x%08h\", \n",
       "               BIT_MANIP_DUT.create_bit_mask(4, 8), expected_mask_value);\n",
       "    end\n",
       "    \n",
       "    // Test Case 4: Bit field extraction verification\n",
       "    test_data_word = 32'hABCD_EF12;\n",
       "    expected_extracted_field = 32'h0000_00CD;  // Bits [15:8] = 0xCD\n",
       "    #1;\n",
       "    if (BIT_MANIP_DUT.extract_bit_field(test_data_word, 8, 8) == \n",
       "        expected_extracted_field) begin\n",
       "      $display(\"PASS: extract_bit_field(0x%08h, 8, 8) = 0x%08h\", \n",
       "               test_data_word, BIT_MANIP_DUT.extract_bit_field(test_data_word, 8, 8));\n",
       "    end else begin\n",
       "      $display(\"FAIL: extract_bit_field(0x%08h, 8, 8) = 0x%08h, expected 0x%08h\", \n",
       "               test_data_word, BIT_MANIP_DUT.extract_bit_field(test_data_word, 8, 8),\n",
       "               expected_extracted_field);\n",
       "    end\n",
       "    \n",
       "    // Test Case 5: Circular shift verification\n",
       "    shift_test_data = 16'hF000;  // 1111_0000_0000_0000\n",
       "    expected_shifted_result = 16'h000F;  // After 4-bit left shift\n",
       "    #1;\n",
       "    if (BIT_MANIP_DUT.circular_left_shift(shift_test_data, 4) == \n",
       "        expected_shifted_result) begin\n",
       "      $display(\"PASS: circular_left_shift(0x%04h, 4) = 0x%04h\", \n",
       "               shift_test_data, \n",
       "               BIT_MANIP_DUT.circular_left_shift(shift_test_data, 4));\n",
       "    end else begin\n",
       "      $display(\"FAIL: circular_left_shift(0x%04h, 4) = 0x%04h, expected 0x%04h\", \n",
       "               shift_test_data, \n",
       "               BIT_MANIP_DUT.circular_left_shift(shift_test_data, 4),\n",
       "               expected_shifted_result);\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Bit Manipulation Testing Complete ===\");\n",
       "    \n",
       "    #1;\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Bit Manipulation Functions Demo ===\n",
      "\n",
      "Count ones in 0xa5c3f0e1: 16 bits\n",
      "Reverse bits in 0xa3: 0xc5\n",
      "Create 4-bit mask at position 8: 0x00000f00\n",
      "Extract 8 bits from position 16 of 0xa5c3f0e1: 0xc3\n",
      "Circular left shift 0xbeef by 4 positions: 0xeefb\n",
      "\n",
      "=== Comprehensive Bit Manipulation Testing ===\n",
      "\n",
      "PASS: count_ones(0xffff0000) = 16\n",
      "PASS: reverse_byte_bits(0xc3) = 0xc3\n",
      "PASS: create_bit_mask(4, 8) = 0x00000f00\n",
      "FAIL: extract_bit_field(0xabcdef12, 8, 8) = 0x000000ef, expected 0x000000cd\n",
      "PASS: circular_left_shift(0xf000, 4) = 0x000f\n",
      "\n",
      "=== Bit Manipulation Testing Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_3__bit_manipulation_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_3__bit_manipulation_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_3__bit_manipulation_functions/\"\n",
    "files = [\n",
    "    \"bit_manipulation_functions.sv\",\n",
    "    \"bit_manipulation_functions_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "17a4bf76",
   "metadata": {},
   "source": [
    "#### CRC Calculator Function\n",
    "Function to calculate cyclic redundancy check for data integrity"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "eb9c2023",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// crc_calculator_design.sv\n",
       "module crc_calculator_design_module (\n",
       "  input  logic        clock_signal,\n",
       "  input  logic        reset_active_low,\n",
       "  input  logic        data_valid_input,\n",
       "  input  logic [7:0]  data_byte_input,\n",
       "  output logic [7:0]  crc_checksum_output,\n",
       "  output logic        crc_calculation_complete\n",
       ");\n",
       "\n",
       "  // CRC-8 polynomial: x^8 + x^2 + x^1 + 1 (0x07)\n",
       "  parameter logic [7:0] CRC_POLYNOMIAL_CONSTANT = 8'h07;\n",
       "  \n",
       "  // Internal registers for CRC calculation\n",
       "  logic [7:0] crc_register_current;\n",
       "  logic [7:0] crc_register_next;\n",
       "  logic       calculation_in_progress;\n",
       "\n",
       "  // CRC calculation logic\n",
       "  always_comb begin\n",
       "    crc_register_next = crc_register_current;\n",
       "    \n",
       "    if (data_valid_input) begin\n",
       "      // XOR input data with current CRC\n",
       "      crc_register_next = crc_register_current ^ data_byte_input;\n",
       "      \n",
       "      // Process each bit through the polynomial\n",
       "      for (int bit_position = 0; bit_position < 8; bit_position++) begin\n",
       "        if (crc_register_next[7]) begin\n",
       "          crc_register_next = (crc_register_next << 1) ^ CRC_POLYNOMIAL_CONSTANT;\n",
       "        end else begin\n",
       "          crc_register_next = crc_register_next << 1;\n",
       "        end\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Sequential logic for state updates\n",
       "  always_ff @(posedge clock_signal or negedge reset_active_low) begin\n",
       "    if (!reset_active_low) begin\n",
       "      crc_register_current     <= 8'h00;\n",
       "      calculation_in_progress  <= 1'b0;\n",
       "      crc_calculation_complete <= 1'b0;\n",
       "    end else begin\n",
       "      crc_register_current <= crc_register_next;\n",
       "      \n",
       "      if (data_valid_input) begin\n",
       "        calculation_in_progress  <= 1'b1;\n",
       "        crc_calculation_complete <= 1'b0;\n",
       "      end else if (calculation_in_progress) begin\n",
       "        calculation_in_progress  <= 1'b0;\n",
       "        crc_calculation_complete <= 1'b1;\n",
       "      end else begin\n",
       "        crc_calculation_complete <= 1'b0;\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Output assignment\n",
       "  assign crc_checksum_output = crc_register_current;\n",
       "\n",
       "  // Display messages for debugging\n",
       "  initial $display(\"CRC Calculator Design Module Initialized\");\n",
       "  \n",
       "  always @(posedge crc_calculation_complete) begin\n",
       "    $display(\"CRC calculation complete! Checksum: 0x%02h\", \n",
       "             crc_checksum_output);\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// crc_calculator_design_testbench.sv\n",
       "module crc_calculator_testbench_module;\n",
       "\n",
       "  // Testbench signals with descriptive names\n",
       "  logic        clock_signal_tb;\n",
       "  logic        reset_active_low_tb;\n",
       "  logic        data_valid_input_tb;\n",
       "  logic [7:0]  data_byte_input_tb;\n",
       "  logic [7:0]  crc_checksum_output_tb;\n",
       "  logic        crc_calculation_complete_tb;\n",
       "\n",
       "  // Test data array for CRC calculation\n",
       "  logic [7:0] test_data_array [4] = '{8'hAB, 8'hCD, 8'hEF, 8'h12};\n",
       "  integer     data_index_counter;\n",
       "\n",
       "  // Instantiate the CRC calculator design under test\n",
       "  crc_calculator_design_module CRC_CALCULATOR_INSTANCE (\n",
       "    .clock_signal              (clock_signal_tb),\n",
       "    .reset_active_low          (reset_active_low_tb),\n",
       "    .data_valid_input          (data_valid_input_tb),\n",
       "    .data_byte_input           (data_byte_input_tb),\n",
       "    .crc_checksum_output       (crc_checksum_output_tb),\n",
       "    .crc_calculation_complete  (crc_calculation_complete_tb)\n",
       "  );\n",
       "\n",
       "  // Clock generation - 10ns period\n",
       "  always #5 clock_signal_tb = ~clock_signal_tb;\n",
       "\n",
       "  // Main test sequence\n",
       "  initial begin\n",
       "    // Initialize waveform dump\n",
       "    $dumpfile(\"crc_calculator_testbench_module.vcd\");\n",
       "    $dumpvars(0, crc_calculator_testbench_module);\n",
       "    \n",
       "    // Display test start message\n",
       "    $display();\n",
       "    $display(\"=== CRC Calculator Testbench Starting ===\");\n",
       "    $display();\n",
       "\n",
       "    // Initialize all signals\n",
       "    clock_signal_tb      = 1'b0;\n",
       "    reset_active_low_tb  = 1'b1;\n",
       "    data_valid_input_tb  = 1'b0;\n",
       "    data_byte_input_tb   = 8'h00;\n",
       "    data_index_counter   = 0;\n",
       "\n",
       "    // Apply reset sequence\n",
       "    $display(\"Applying reset sequence...\");\n",
       "    #10 reset_active_low_tb = 1'b0;  // Assert reset\n",
       "    #20 reset_active_low_tb = 1'b1;  // Release reset\n",
       "    #10;\n",
       "\n",
       "    // Test CRC calculation with sample data\n",
       "    $display(\"Starting CRC calculation with test data:\");\n",
       "    for (data_index_counter = 0; data_index_counter < 4; \n",
       "         data_index_counter++) begin\n",
       "      \n",
       "      $display(\"Processing byte %0d: 0x%02h\", \n",
       "               data_index_counter, test_data_array[data_index_counter]);\n",
       "      \n",
       "      // Present data to CRC calculator\n",
       "      data_byte_input_tb  = test_data_array[data_index_counter];\n",
       "      data_valid_input_tb = 1'b1;\n",
       "      #10;\n",
       "      \n",
       "      // Remove data valid signal\n",
       "      data_valid_input_tb = 1'b0;\n",
       "      #10;\n",
       "      \n",
       "      // Wait for calculation completion\n",
       "      wait (crc_calculation_complete_tb);\n",
       "      #5;\n",
       "    end\n",
       "\n",
       "    // Final CRC result display\n",
       "    $display();\n",
       "    $display(\"Final CRC checksum result: 0x%02h\", crc_checksum_output_tb);\n",
       "    $display();\n",
       "\n",
       "    // Test reset functionality\n",
       "    $display(\"Testing reset functionality...\");\n",
       "    #10 reset_active_low_tb = 1'b0;\n",
       "    #10 reset_active_low_tb = 1'b1;\n",
       "    #10;\n",
       "    \n",
       "    $display(\"CRC after reset: 0x%02h\", crc_checksum_output_tb);\n",
       "    $display();\n",
       "\n",
       "    // Complete testbench execution\n",
       "    $display(\"=== CRC Calculator Testbench Complete ===\");\n",
       "    $display();\n",
       "    #50;\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "  // Monitor for important signal changes\n",
       "  initial begin\n",
       "    forever begin\n",
       "      @(posedge crc_calculation_complete_tb);\n",
       "      $display(\"Time %0t: CRC calculation completed, result = 0x%02h\", \n",
       "               $time, crc_checksum_output_tb);\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "CRC Calculator Design Module Initialized\n",
      "\n",
      "=== CRC Calculator Testbench Starting ===\n",
      "\n",
      "Applying reset sequence...\n",
      "Starting CRC calculation with test data:\n",
      "Processing byte 0: 0xab\n",
      "Time 55: CRC calculation completed, result = 0x58\n",
      "CRC calculation complete! Checksum: 0x58\n",
      "Processing byte 1: 0xcd\n",
      "Time 75: CRC calculation completed, result = 0xe2\n",
      "CRC calculation complete! Checksum: 0xe2\n",
      "Processing byte 2: 0xef\n",
      "Time 105: CRC calculation completed, result = 0x23\n",
      "CRC calculation complete! Checksum: 0x23\n",
      "Processing byte 3: 0x12\n",
      "Time 125: CRC calculation completed, result = 0x97\n",
      "CRC calculation complete! Checksum: 0x97\n",
      "\n",
      "Final CRC checksum result: 0x97\n",
      "\n",
      "Testing reset functionality...\n",
      "CRC after reset: 0x00\n",
      "\n",
      "=== CRC Calculator Testbench Complete ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_4__crc_calculator/obj_dir directory...\n",
      "Chapter_7_examples/example_4__crc_calculator/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_4__crc_calculator/\"\n",
    "files = [\n",
    "    \"crc_calculator_design.sv\",\n",
    "    \"crc_calculator_design_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2d1ca180",
   "metadata": {},
   "source": [
    "#### Lookup Table Function\n",
    "Function implementing ROM or lookup table functionality"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "33514f73",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// lookup_table_rom.sv\n",
       "module lookup_table_rom (\n",
       "    input  logic [2:0] address_input,           // 3-bit address for 8 entries\n",
       "    output logic [7:0] data_output              // 8-bit data output\n",
       ");\n",
       "\n",
       "    // ROM lookup table with 8 entries of 8-bit data\n",
       "    logic [7:0] rom_memory [0:7];\n",
       "\n",
       "    // Initialize ROM with predefined values\n",
       "    initial begin\n",
       "        rom_memory[0] = 8'h10;  // Address 0: 0x10\n",
       "        rom_memory[1] = 8'h25;  // Address 1: 0x25\n",
       "        rom_memory[2] = 8'h3A;  // Address 2: 0x3A\n",
       "        rom_memory[3] = 8'h47;  // Address 3: 0x47\n",
       "        rom_memory[4] = 8'h5C;  // Address 4: 0x5C\n",
       "        rom_memory[5] = 8'h69;  // Address 5: 0x69\n",
       "        rom_memory[6] = 8'h7E;  // Address 6: 0x7E\n",
       "        rom_memory[7] = 8'h83;  // Address 7: 0x83\n",
       "    end\n",
       "\n",
       "    // Combinational lookup - output changes immediately with address\n",
       "    assign data_output = rom_memory[address_input];\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// lookup_table_rom_testbench.sv\n",
       "module lookup_table_rom_testbench;\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic [2:0] test_address;                   // Address input signal\n",
       "    logic [7:0] expected_data;                  // Expected data output\n",
       "    logic [7:0] actual_data;                    // Actual data from ROM\n",
       "\n",
       "    // Instantiate the design under test\n",
       "    lookup_table_rom ROM_INSTANCE (\n",
       "        .address_input(test_address),\n",
       "        .data_output(actual_data)\n",
       "    );\n",
       "\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"lookup_table_rom_testbench.vcd\");\n",
       "        $dumpvars(0, lookup_table_rom_testbench);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== ROM Lookup Table Test Started ===\");\n",
       "        $display();\n",
       "\n",
       "        // Test all ROM addresses\n",
       "        for (int addr = 0; addr < 8; addr++) begin\n",
       "            test_address = addr[2:0];           // Set address\n",
       "            #1;                                 // Wait for combinational delay\n",
       "            \n",
       "            // Display results\n",
       "            $display(\"Address: %0d (0x%h) -> Data: 0x%h\", \n",
       "                     test_address, test_address, actual_data);\n",
       "        end\n",
       "\n",
       "        $display();\n",
       "        $display(\"=== Verification Test ===\");\n",
       "        \n",
       "        // Verify specific values\n",
       "        test_address = 3'b000; #1;\n",
       "        if (actual_data !== 8'h10) \n",
       "            $display(\n",
       "                \"ERROR: Address 0 expected 0x10, got 0x%h\", actual_data);\n",
       "        \n",
       "        test_address = 3'b011; #1;\n",
       "        if (actual_data !== 8'h47) \n",
       "            $display(\n",
       "                \"ERROR: Address 3 expected 0x47, got 0x%h\", actual_data);\n",
       "        \n",
       "        test_address = 3'b111; #1;\n",
       "        if (actual_data !== 8'h83) \n",
       "            $display(\n",
       "                \"ERROR: Address 7 expected 0x83, got 0x%h\", actual_data);\n",
       "\n",
       "        $display();\n",
       "        $display(\"=== ROM Lookup Table Test Completed ===\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== ROM Lookup Table Test Started ===\n",
      "\n",
      "Address: 0 (0x0) -> Data: 0x10\n",
      "Address: 1 (0x1) -> Data: 0x25\n",
      "Address: 2 (0x2) -> Data: 0x3a\n",
      "Address: 3 (0x3) -> Data: 0x47\n",
      "Address: 4 (0x4) -> Data: 0x5c\n",
      "Address: 5 (0x5) -> Data: 0x69\n",
      "Address: 6 (0x6) -> Data: 0x7e\n",
      "Address: 7 (0x7) -> Data: 0x83\n",
      "\n",
      "=== Verification Test ===\n",
      "\n",
      "=== ROM Lookup Table Test Completed ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_5__lookup_table_function/obj_dir directory...\n",
      "Chapter_7_examples/example_5__lookup_table_function/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_5__lookup_table_function/\"\n",
    "files = [\"lookup_table_rom.sv\", \"lookup_table_rom_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb53fa7e",
   "metadata": {},
   "source": [
    "#### Data Conversion Functions\n",
    "Functions for converting between different data types and formats"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "268b2be4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_converter_unit.sv\n",
       "module data_converter_unit();                     // Data conversion functions\n",
       "\n",
       "  // Function to convert binary to BCD (Binary Coded Decimal)\n",
       "  function automatic [7:0] binary_to_bcd(input [7:0] binary_value);\n",
       "    reg [7:0] bcd_result;\n",
       "    reg [7:0] temp_value;\n",
       "    integer digit_index;\n",
       "    begin\n",
       "      bcd_result = 8'b0;\n",
       "      temp_value = binary_value;\n",
       "      \n",
       "      // Convert using double dabble algorithm (simplified for 8-bit)\n",
       "      for (digit_index = 0; digit_index < 8; digit_index++) begin\n",
       "        // Add 3 to BCD digits >= 5 before shifting\n",
       "        if (bcd_result[3:0] >= 5) bcd_result[3:0] = bcd_result[3:0] + 3;\n",
       "        if (bcd_result[7:4] >= 5) bcd_result[7:4] = bcd_result[7:4] + 3;\n",
       "        \n",
       "        // Shift left and bring in next binary bit\n",
       "        bcd_result = {bcd_result[6:0], temp_value[7]};\n",
       "        temp_value = temp_value << 1;\n",
       "      end\n",
       "      \n",
       "      binary_to_bcd = bcd_result;\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to convert signed to unsigned with overflow detection\n",
       "  function automatic [8:0] signed_to_unsigned_safe(input signed [7:0] \n",
       "                                                   signed_input);\n",
       "    reg overflow_flag;\n",
       "    reg [7:0] unsigned_result;\n",
       "    begin\n",
       "      if (signed_input < 0) begin\n",
       "        overflow_flag = 1'b1;\n",
       "        unsigned_result = 8'b0;  // Clamp to zero for negative values\n",
       "      end else begin\n",
       "        overflow_flag = 1'b0;\n",
       "        unsigned_result = signed_input;\n",
       "      end\n",
       "      \n",
       "      // Return {overflow_flag, unsigned_result}\n",
       "      signed_to_unsigned_safe = {overflow_flag, unsigned_result};\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to convert temperature from Celsius to Fahrenheit\n",
       "  function automatic [15:0] celsius_to_fahrenheit(input signed [7:0] \n",
       "                                                  celsius_temp);\n",
       "    reg signed [15:0] fahrenheit_result;\n",
       "    begin\n",
       "      // F = (C * 9/5) + 32, using fixed point arithmetic\n",
       "      fahrenheit_result = (celsius_temp * 9) / 5 + 32;\n",
       "      celsius_to_fahrenheit = fahrenheit_result;\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to pack RGB values into single word\n",
       "  function automatic [23:0] pack_rgb_color(input [7:0] red_channel,\n",
       "                                           input [7:0] green_channel,\n",
       "                                           input [7:0] blue_channel);\n",
       "    begin\n",
       "      pack_rgb_color = {red_channel, green_channel, blue_channel};\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to extract RGB components from packed color\n",
       "  function automatic [23:0] unpack_rgb_color(input [23:0] packed_color,\n",
       "                                             input [1:0] channel_select);\n",
       "    begin\n",
       "      case (channel_select)\n",
       "        2'b00: unpack_rgb_color = {16'b0, packed_color[23:16]}; // Red\n",
       "        2'b01: unpack_rgb_color = {16'b0, packed_color[15:8]};  // Green\n",
       "        2'b10: unpack_rgb_color = {16'b0, packed_color[7:0]};   // Blue\n",
       "        2'b11: unpack_rgb_color = packed_color;                 // All\n",
       "      endcase\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display();\n",
       "    $display(\"Data Conversion Functions Demonstration\");\n",
       "    $display(\"=========================================\");\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_converter_unit_testbench.sv\n",
       "module data_conversion_testbench;             // Data conversion testbench\n",
       "\n",
       "  // Instantiate the data converter unit\n",
       "  data_converter_unit CONVERTER_INSTANCE();\n",
       "\n",
       "  // Test variables\n",
       "  reg [7:0] test_binary_value;\n",
       "  reg signed [7:0] test_signed_value;\n",
       "  reg signed [7:0] test_celsius_temp;\n",
       "  reg [7:0] test_red, test_green, test_blue;\n",
       "  reg [23:0] test_packed_color;\n",
       "  integer test_channel_select;\n",
       "\n",
       "  // Result variables\n",
       "  reg [7:0] bcd_result;\n",
       "  reg [8:0] unsigned_result;\n",
       "  reg [15:0] fahrenheit_result;\n",
       "  reg [23:0] packed_result;\n",
       "  reg [23:0] unpacked_result;\n",
       "\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"data_conversion_testbench.vcd\");\n",
       "    $dumpvars(0, data_conversion_testbench);\n",
       "    \n",
       "    #1;  // Wait for initialization\n",
       "    \n",
       "    $display(\"Testing Binary to BCD Conversion:\");\n",
       "    $display(\"================================\");\n",
       "    \n",
       "    // Test binary to BCD conversion\n",
       "    test_binary_value = 8'd42;\n",
       "    bcd_result = CONVERTER_INSTANCE.binary_to_bcd(test_binary_value);\n",
       "    $display(\n",
       "        \"Binary %d converts to BCD 0x%h\", test_binary_value, bcd_result);\n",
       "    \n",
       "    test_binary_value = 8'd99;\n",
       "    bcd_result = CONVERTER_INSTANCE.binary_to_bcd(test_binary_value);\n",
       "    $display(\n",
       "        \"Binary %d converts to BCD 0x%h\", test_binary_value, bcd_result);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Testing Signed to Unsigned Conversion:\");\n",
       "    $display(\"=====================================\");\n",
       "    \n",
       "    // Test signed to unsigned conversion\n",
       "    test_signed_value = -25;\n",
       "    unsigned_result = CONVERTER_INSTANCE.signed_to_unsigned_safe(\n",
       "                      test_signed_value);\n",
       "    $display(\n",
       "        \"Signed %d converts to unsigned %d (overflow: %b)\", \n",
       "        test_signed_value, unsigned_result[7:0], unsigned_result[8]);\n",
       "    \n",
       "    test_signed_value = 100;\n",
       "    unsigned_result = CONVERTER_INSTANCE.signed_to_unsigned_safe(\n",
       "                      test_signed_value);\n",
       "    $display(\n",
       "        \"Signed %d converts to unsigned %d (overflow: %b)\", \n",
       "        test_signed_value, unsigned_result[7:0], unsigned_result[8]);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Testing Temperature Conversion:\");\n",
       "    $display(\"==============================\");\n",
       "    \n",
       "    // Test temperature conversion\n",
       "    test_celsius_temp = 0;\n",
       "    fahrenheit_result = CONVERTER_INSTANCE.celsius_to_fahrenheit(\n",
       "                        test_celsius_temp);\n",
       "    $display(\n",
       "        \"Temperature %d Celsius converts to %d Fahrenheit\", \n",
       "        test_celsius_temp, fahrenheit_result);\n",
       "    \n",
       "    test_celsius_temp = 25;\n",
       "    fahrenheit_result = CONVERTER_INSTANCE.celsius_to_fahrenheit(\n",
       "                        test_celsius_temp);\n",
       "    $display(\n",
       "        \"Temperature %d Celsius converts to %d Fahrenheit\", \n",
       "        test_celsius_temp, fahrenheit_result);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Testing RGB Color Packing/Unpacking:\");\n",
       "    $display(\"===================================\");\n",
       "    \n",
       "    // Test RGB color packing\n",
       "    test_red = 8'hFF;    // Maximum red\n",
       "    test_green = 8'h80;  // Medium green\n",
       "    test_blue = 8'h40;   // Low blue\n",
       "    \n",
       "    packed_result = CONVERTER_INSTANCE.pack_rgb_color(test_red, test_green, \n",
       "                                                      test_blue);\n",
       "    $display(\"RGB(%h, %h, %h) packs to 0x%h\", test_red, test_green, \n",
       "             test_blue, packed_result);\n",
       "    \n",
       "    // Test RGB color unpacking\n",
       "    test_packed_color = 24'hFF8040;\n",
       "    \n",
       "    for (test_channel_select = 0; test_channel_select < 4; \n",
       "         test_channel_select = test_channel_select + 1) begin\n",
       "      unpacked_result = CONVERTER_INSTANCE.unpack_rgb_color(\n",
       "                        test_packed_color, test_channel_select[1:0]);\n",
       "      case (test_channel_select[1:0])\n",
       "        2'b00: $display(\"Red channel: 0x%h\", unpacked_result[7:0]);\n",
       "        2'b01: $display(\"Green channel: 0x%h\", unpacked_result[7:0]);\n",
       "        2'b10: $display(\"Blue channel: 0x%h\", unpacked_result[7:0]);\n",
       "        2'b11: $display(\"All channels: 0x%h\", unpacked_result);\n",
       "      endcase\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Data conversion function testing completed successfully!\");\n",
       "    $display();\n",
       "\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "Data Conversion Functions Demonstration\n",
      "=========================================\n",
      "\n",
      "Testing Binary to BCD Conversion:\n",
      "================================\n",
      "Binary  42 converts to BCD 0x42\n",
      "Binary  99 converts to BCD 0x99\n",
      "\n",
      "Testing Signed to Unsigned Conversion:\n",
      "=====================================\n",
      "Signed  -25 converts to unsigned   0 (overflow: 1)\n",
      "Signed  100 converts to unsigned 100 (overflow: 0)\n",
      "\n",
      "Testing Temperature Conversion:\n",
      "==============================\n",
      "Temperature    0 Celsius converts to    32 Fahrenheit\n",
      "Temperature   25 Celsius converts to    77 Fahrenheit\n",
      "\n",
      "Testing RGB Color Packing/Unpacking:\n",
      "===================================\n",
      "RGB(ff, 80, 40) packs to 0xff8040\n",
      "Red channel: 0xff\n",
      "Green channel: 0x80\n",
      "Blue channel: 0x40\n",
      "All channels: 0xff8040\n",
      "\n",
      "Data conversion function testing completed successfully!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_6__data_conversion_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_6__data_conversion_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_6__data_conversion_functions/\"\n",
    "files = [\"data_converter_unit.sv\", \"data_converter_unit_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c474798f",
   "metadata": {},
   "source": [
    "## Functions with Different Return Types"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ac9941d4",
   "metadata": {},
   "source": [
    "#### Complex Number Operations\n",
    "Functions returning structured data for complex arithmetic operations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "6218bcf5",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// complex_arithmetic_processor.sv\n",
       "module complex_arithmetic_processor ();\n",
       "\n",
       "  // Define complex number structure\n",
       "  typedef struct packed {\n",
       "    logic signed [15:0] real_component;\n",
       "    logic signed [15:0] imaginary_component;\n",
       "  } complex_number_type;\n",
       "\n",
       "  // Function to add two complex numbers and return structured result\n",
       "  function complex_number_type add_complex_numbers(\n",
       "    complex_number_type first_complex_operand,\n",
       "    complex_number_type second_complex_operand\n",
       "  );\n",
       "    complex_number_type addition_result;\n",
       "    addition_result.real_component = first_complex_operand.real_component + \n",
       "                                     second_complex_operand.real_component;\n",
       "    addition_result.imaginary_component = \n",
       "      first_complex_operand.imaginary_component + \n",
       "      second_complex_operand.imaginary_component;\n",
       "    return addition_result;\n",
       "  endfunction\n",
       "\n",
       "  // Function to multiply two complex numbers and return structured result\n",
       "  function complex_number_type multiply_complex_numbers(\n",
       "    complex_number_type first_complex_operand,\n",
       "    complex_number_type second_complex_operand\n",
       "  );\n",
       "    complex_number_type multiplication_result;\n",
       "    // (a + bi) * (c + di) = (ac - bd) + (ad + bc)i\n",
       "    multiplication_result.real_component = \n",
       "      (first_complex_operand.real_component * \n",
       "       second_complex_operand.real_component) -\n",
       "      (first_complex_operand.imaginary_component * \n",
       "       second_complex_operand.imaginary_component);\n",
       "    \n",
       "    multiplication_result.imaginary_component = \n",
       "      (first_complex_operand.real_component * \n",
       "       second_complex_operand.imaginary_component) +\n",
       "      (first_complex_operand.imaginary_component * \n",
       "       second_complex_operand.real_component);\n",
       "    \n",
       "    return multiplication_result;\n",
       "  endfunction\n",
       "\n",
       "  // Function to calculate magnitude squared (avoids square root)\n",
       "  function logic [31:0] calculate_magnitude_squared(\n",
       "    complex_number_type input_complex_number\n",
       "  );\n",
       "    return (input_complex_number.real_component * \n",
       "            input_complex_number.real_component) +\n",
       "           (input_complex_number.imaginary_component * \n",
       "            input_complex_number.imaginary_component);\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    complex_number_type first_number = '{real_component: 16'd3, \n",
       "                                          imaginary_component: 16'd4};\n",
       "    complex_number_type second_number = '{real_component: 16'd1, \n",
       "                                           imaginary_component: 16'd2};\n",
       "    complex_number_type addition_result;\n",
       "    complex_number_type multiplication_result;\n",
       "    logic [31:0] magnitude_squared_result;\n",
       "\n",
       "    $display();\n",
       "    $display(\"Complex Number Arithmetic Operations Demo\");\n",
       "    $display(\"==========================================\");\n",
       "    \n",
       "    // Display input numbers\n",
       "    $display(\"First Number:  %0d + %0di\", \n",
       "             first_number.real_component, \n",
       "             first_number.imaginary_component);\n",
       "    $display(\"Second Number: %0d + %0di\", \n",
       "             second_number.real_component, \n",
       "             second_number.imaginary_component);\n",
       "    $display();\n",
       "\n",
       "    // Perform addition\n",
       "    addition_result = add_complex_numbers(first_number, second_number);\n",
       "    $display(\"Addition Result: %0d + %0di\", \n",
       "             addition_result.real_component, \n",
       "             addition_result.imaginary_component);\n",
       "\n",
       "    // Perform multiplication\n",
       "    multiplication_result = multiply_complex_numbers(first_number, \n",
       "                                                     second_number);\n",
       "    $display(\"Multiplication Result: %0d + %0di\", \n",
       "             multiplication_result.real_component, \n",
       "             multiplication_result.imaginary_component);\n",
       "\n",
       "    // Calculate magnitude squared of first number\n",
       "    magnitude_squared_result = calculate_magnitude_squared(first_number);\n",
       "    $display(\"Magnitude Squared of First Number: %0d\", \n",
       "             magnitude_squared_result);\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// complex_arithmetic_processor_testbench.sv\n",
       "module complex_arithmetic_testbench;\n",
       "\n",
       "  // Instantiate the design under test\n",
       "  complex_arithmetic_processor complex_processor_instance();\n",
       "\n",
       "  initial begin\n",
       "    // Configure wave dumping for analysis\n",
       "    $dumpfile(\"complex_arithmetic_testbench.vcd\");\n",
       "    $dumpvars(0, complex_arithmetic_testbench);\n",
       "    \n",
       "    #1;  // Allow design to execute\n",
       "    \n",
       "    $display(\"Testbench: Complex arithmetic operations completed\");\n",
       "    $display(\"Testbench: Check VCD file for signal analysis\");\n",
       "    $display();\n",
       "    \n",
       "    $finish;  // End simulation\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "Complex Number Arithmetic Operations Demo\n",
      "==========================================\n",
      "First Number:  3 + 4i\n",
      "Second Number: 1 + 2i\n",
      "\n",
      "Addition Result: 4 + 6i\n",
      "Multiplication Result: -5 + 10i\n",
      "Magnitude Squared of First Number: 25\n",
      "\n",
      "Testbench: Complex arithmetic operations completed\n",
      "Testbench: Check VCD file for signal analysis\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_7__complex_number_operations/obj_dir directory...\n",
      "Chapter_7_examples/example_7__complex_number_operations/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_7__complex_number_operations/\"\n",
    "files = [\n",
    "    \"complex_arithmetic_processor.sv\",\n",
    "    \"complex_arithmetic_processor_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "99e0193d",
   "metadata": {},
   "source": [
    "#### Statistical Analysis Functions\n",
    "Functions returning multiple statistical measures (mean, variance, etc.)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "679858ec",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// statistical_analyzer.sv\n",
       "module statistical_data_processor ();        // Statistical analysis module\n",
       "\n",
       "  // Function returning multiple statistical measures\n",
       "  function automatic void calculate_statistics(\n",
       "    input  real data_samples[5],              // Input data array\n",
       "    output real mean_value,                   // Mean output\n",
       "    output real variance_value,               // Variance output\n",
       "    output real std_deviation,                // Standard deviation output\n",
       "    output real min_value,                    // Minimum value output\n",
       "    output real max_value                     // Maximum value output\n",
       "  );\n",
       "    real sum_of_values;\n",
       "    real sum_of_squares;\n",
       "    int  sample_count;\n",
       "    \n",
       "    // Initialize values\n",
       "    sum_of_values = 0.0;\n",
       "    sum_of_squares = 0.0;\n",
       "    sample_count = 5;\n",
       "    min_value = data_samples[0];\n",
       "    max_value = data_samples[0];\n",
       "    \n",
       "    // Calculate sum and find min/max\n",
       "    foreach (data_samples[i]) begin\n",
       "      sum_of_values += data_samples[i];\n",
       "      sum_of_squares += (data_samples[i] * data_samples[i]);\n",
       "      if (data_samples[i] < min_value) min_value = data_samples[i];\n",
       "      if (data_samples[i] > max_value) max_value = data_samples[i];\n",
       "    end\n",
       "    \n",
       "    // Calculate mean\n",
       "    mean_value = sum_of_values / sample_count;\n",
       "    \n",
       "    // Calculate variance\n",
       "    variance_value = (sum_of_squares / sample_count) - \n",
       "                    (mean_value * mean_value);\n",
       "    \n",
       "    // Calculate standard deviation\n",
       "    std_deviation = $sqrt(variance_value);\n",
       "    \n",
       "  endfunction\n",
       "\n",
       "  // Function to analyze data quality\n",
       "  function automatic void quality_metrics(\n",
       "    input  real mean_val,\n",
       "    input  real std_dev,\n",
       "    output string quality_rating,\n",
       "    output bit   is_consistent_data\n",
       "  );\n",
       "    real coefficient_of_variation;\n",
       "    \n",
       "    coefficient_of_variation = (std_dev / mean_val) * 100.0;\n",
       "    \n",
       "    if (coefficient_of_variation < 10.0) begin\n",
       "      quality_rating = \"EXCELLENT\";\n",
       "      is_consistent_data = 1'b1;\n",
       "    end else if (coefficient_of_variation < 25.0) begin\n",
       "      quality_rating = \"GOOD\";\n",
       "      is_consistent_data = 1'b1;\n",
       "    end else begin\n",
       "      quality_rating = \"POOR\";\n",
       "      is_consistent_data = 1'b0;\n",
       "    end\n",
       "    \n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display();\n",
       "    $display(\"Statistical Data Processor Ready\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// statistical_analyzer_testbench.sv\n",
       "module statistical_analyzer_testbench;       // Statistical analyzer testbench\n",
       "\n",
       "  // Instantiate the statistical data processor\n",
       "  statistical_data_processor STATS_PROCESSOR_INSTANCE();\n",
       "\n",
       "  // Test data and result variables\n",
       "  real sample_data_set[5];                   // Input data samples\n",
       "  real calculated_mean;                      // Mean result\n",
       "  real calculated_variance;                  // Variance result  \n",
       "  real calculated_std_dev;                   // Standard deviation result\n",
       "  real minimum_sample;                       // Minimum value result\n",
       "  real maximum_sample;                       // Maximum value result\n",
       "  string data_quality;                       // Quality assessment\n",
       "  bit data_consistency_flag;                 // Consistency indicator\n",
       "\n",
       "  initial begin\n",
       "    // Configure wave dumping\n",
       "    $dumpfile(\"statistical_analyzer_testbench.vcd\");\n",
       "    $dumpvars(0, statistical_analyzer_testbench);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Statistical Analysis Functions Test ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test Case 1: Consistent data set\n",
       "    sample_data_set = '{10.5, 10.2, 10.8, 10.1, 10.4};\n",
       "    \n",
       "    $display(\"Test Case 1: Analyzing consistent data samples\");\n",
       "    $display(\"Input samples: %0.1f, %0.1f, %0.1f, %0.1f, %0.1f\",\n",
       "             sample_data_set[0], sample_data_set[1], sample_data_set[2],\n",
       "             sample_data_set[3], sample_data_set[4]);\n",
       "    \n",
       "    // Call statistical analysis function\n",
       "    STATS_PROCESSOR_INSTANCE.calculate_statistics(\n",
       "      sample_data_set,\n",
       "      calculated_mean,\n",
       "      calculated_variance,\n",
       "      calculated_std_dev,\n",
       "      minimum_sample,\n",
       "      maximum_sample\n",
       "    );\n",
       "    \n",
       "    // Display statistical results\n",
       "    $display(\"  Mean value:        %0.3f\", calculated_mean);\n",
       "    $display(\"  Variance:          %0.6f\", calculated_variance);\n",
       "    $display(\"  Standard deviation: %0.6f\", calculated_std_dev);\n",
       "    $display(\"  Minimum sample:    %0.1f\", minimum_sample);\n",
       "    $display(\"  Maximum sample:    %0.1f\", maximum_sample);\n",
       "    \n",
       "    // Assess data quality\n",
       "    STATS_PROCESSOR_INSTANCE.quality_metrics(\n",
       "      calculated_mean,\n",
       "      calculated_std_dev,\n",
       "      data_quality,\n",
       "      data_consistency_flag\n",
       "    );\n",
       "    \n",
       "    $display(\"  Quality rating:    %s\", data_quality);\n",
       "    $display(\"  Data consistent:   %s\", \n",
       "             data_consistency_flag ? \"YES\" : \"NO\");\n",
       "    $display();\n",
       "    \n",
       "    #5;  // Wait between test cases\n",
       "    \n",
       "    // Test Case 2: Variable data set\n",
       "    sample_data_set = '{5.0, 15.0, 8.0, 20.0, 12.0};\n",
       "    \n",
       "    $display(\"Test Case 2: Analyzing variable data samples\");\n",
       "    $display(\"Input samples: %0.1f, %0.1f, %0.1f, %0.1f, %0.1f\",\n",
       "             sample_data_set[0], sample_data_set[1], sample_data_set[2],\n",
       "             sample_data_set[3], sample_data_set[4]);\n",
       "    \n",
       "    // Rerun analysis with new data\n",
       "    STATS_PROCESSOR_INSTANCE.calculate_statistics(\n",
       "      sample_data_set,\n",
       "      calculated_mean,\n",
       "      calculated_variance,\n",
       "      calculated_std_dev,\n",
       "      minimum_sample,\n",
       "      maximum_sample\n",
       "    );\n",
       "    \n",
       "    $display(\"  Mean value:        %0.3f\", calculated_mean);\n",
       "    $display(\"  Variance:          %0.6f\", calculated_variance);\n",
       "    $display(\"  Standard deviation: %0.6f\", calculated_std_dev);\n",
       "    $display(\"  Minimum sample:    %0.1f\", minimum_sample);\n",
       "    $display(\"  Maximum sample:    %0.1f\", maximum_sample);\n",
       "    \n",
       "    STATS_PROCESSOR_INSTANCE.quality_metrics(\n",
       "      calculated_mean,\n",
       "      calculated_std_dev,\n",
       "      data_quality,\n",
       "      data_consistency_flag\n",
       "    );\n",
       "    \n",
       "    $display(\"  Quality rating:    %s\", data_quality);\n",
       "    $display(\"  Data consistent:   %s\", \n",
       "             data_consistency_flag ? \"YES\" : \"NO\");\n",
       "    $display();\n",
       "    \n",
       "    $display(\"Statistical analysis testing completed!\");\n",
       "    $display();\n",
       "    \n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "Statistical Data Processor Ready\n",
      "\n",
      "=== Statistical Analysis Functions Test ===\n",
      "\n",
      "Test Case 1: Analyzing consistent data samples\n",
      "Input samples: 10.5, 10.2, 10.8, 10.1, 10.4\n",
      "  Mean value:        10.400\n",
      "  Variance:          0.060000\n",
      "  Standard deviation: 0.244949\n",
      "  Minimum sample:    10.1\n",
      "  Maximum sample:    10.8\n",
      "  Quality rating:    EXCELLENT\n",
      "  Data consistent:   YES\n",
      "\n",
      "Test Case 2: Analyzing variable data samples\n",
      "Input samples: 5.0, 15.0, 8.0, 20.0, 12.0\n",
      "  Mean value:        12.000\n",
      "  Variance:          27.600000\n",
      "  Standard deviation: 5.253570\n",
      "  Minimum sample:    5.0\n",
      "  Maximum sample:    20.0\n",
      "  Quality rating:    POOR\n",
      "  Data consistent:    NO\n",
      "\n",
      "Statistical analysis testing completed!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_8__statistical_analysis_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_8__statistical_analysis_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_8__statistical_analysis_functions/\"\n",
    "files = [\"statistical_analyzer.sv\", \"statistical_analyzer_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "91ca5bcf",
   "metadata": {},
   "source": [
    "#### Vector Operations\n",
    "Functions for vector mathematics returning arrays or packed structures"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "84281fe5",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// vector_math_operations.sv\n",
       "module vector_math_calculator();\n",
       "\n",
       "  // Define packed structure for 3D vector\n",
       "  typedef struct packed {\n",
       "    logic signed [15:0] x_component;\n",
       "    logic signed [15:0] y_component;\n",
       "    logic signed [15:0] z_component;\n",
       "  } vector_3d_packed_t;\n",
       "\n",
       "  // Define array type for vector operations\n",
       "  typedef logic signed [15:0] vector_array_t [2:0];\n",
       "\n",
       "  // Function: Add two 3D vectors returning packed structure\n",
       "  function vector_3d_packed_t add_vectors_packed(\n",
       "    input vector_3d_packed_t first_vector,\n",
       "    input vector_3d_packed_t second_vector\n",
       "  );\n",
       "    vector_3d_packed_t result_vector;\n",
       "    result_vector.x_component = first_vector.x_component + \n",
       "                               second_vector.x_component;\n",
       "    result_vector.y_component = first_vector.y_component + \n",
       "                               second_vector.y_component;\n",
       "    result_vector.z_component = first_vector.z_component + \n",
       "                               second_vector.z_component;\n",
       "    return result_vector;\n",
       "  endfunction\n",
       "\n",
       "  // Function: Multiply vector by scalar returning array\n",
       "  function vector_array_t scale_vector_array(\n",
       "    input vector_array_t input_vector,\n",
       "    input logic signed [7:0] scale_factor\n",
       "  );\n",
       "    vector_array_t scaled_result;\n",
       "    scaled_result[0] = input_vector[0] * scale_factor;\n",
       "    scaled_result[1] = input_vector[1] * scale_factor;\n",
       "    scaled_result[2] = input_vector[2] * scale_factor;\n",
       "    return scaled_result;\n",
       "  endfunction\n",
       "\n",
       "  // Function: Calculate dot product returning single value\n",
       "  function logic signed [31:0] compute_dot_product(\n",
       "    input vector_array_t vector_a,\n",
       "    input vector_array_t vector_b\n",
       "  );\n",
       "    logic signed [31:0] dot_product_result;\n",
       "    dot_product_result = (vector_a[0] * vector_b[0]) +\n",
       "                        (vector_a[1] * vector_b[1]) +\n",
       "                        (vector_a[2] * vector_b[2]);\n",
       "    return dot_product_result;\n",
       "  endfunction\n",
       "\n",
       "  // Function: Convert packed to array format\n",
       "  function vector_array_t packed_to_array_converter(\n",
       "    input vector_3d_packed_t packed_vector\n",
       "  );\n",
       "    vector_array_t array_result;\n",
       "    array_result[0] = packed_vector.x_component;\n",
       "    array_result[1] = packed_vector.y_component;\n",
       "    array_result[2] = packed_vector.z_component;\n",
       "    return array_result;\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display(\"Vector Operations Functions Module Loaded\");\n",
       "    $display(\"Supports: Addition, Scaling, Dot Product, Conversion\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// vector_math_operations_testbench.sv\n",
       "module vector_math_testbench;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  vector_math_calculator VECTOR_CALC_INSTANCE();\n",
       "\n",
       "  // Import types from design module\n",
       "  typedef struct packed {\n",
       "    logic signed [15:0] x_component;\n",
       "    logic signed [15:0] y_component;\n",
       "    logic signed [15:0] z_component;\n",
       "  } vector_3d_packed_t;\n",
       "\n",
       "  typedef logic signed [15:0] vector_array_t [2:0];\n",
       "\n",
       "  // Test variables\n",
       "  vector_3d_packed_t first_test_vector, second_test_vector;\n",
       "  vector_3d_packed_t addition_result;\n",
       "  vector_array_t array_vector_a, array_vector_b;\n",
       "  vector_array_t scaling_result;\n",
       "  logic signed [31:0] dot_product_value;\n",
       "  logic signed [7:0] multiplication_factor;\n",
       "\n",
       "  initial begin\n",
       "    // Setup VCD dumping\n",
       "    $dumpfile(\"vector_math_testbench.vcd\");\n",
       "    $dumpvars(0, vector_math_testbench);\n",
       "\n",
       "    $display(\"=== Vector Mathematics Operations Testbench ===\");\n",
       "    $display();\n",
       "\n",
       "    // Test 1: Vector addition with packed structures\n",
       "    $display(\"Test 1: Adding packed vectors\");\n",
       "    first_test_vector.x_component = 16'd10;\n",
       "    first_test_vector.y_component = 16'd20;\n",
       "    first_test_vector.z_component = 16'd30;\n",
       "    \n",
       "    second_test_vector.x_component = 16'd5;\n",
       "    second_test_vector.y_component = 16'd15;\n",
       "    second_test_vector.z_component = 16'd25;\n",
       "\n",
       "    addition_result = VECTOR_CALC_INSTANCE.add_vectors_packed(\n",
       "      first_test_vector, second_test_vector);\n",
       "    \n",
       "    $display(\"Vector A: (%0d, %0d, %0d)\", \n",
       "             first_test_vector.x_component,\n",
       "             first_test_vector.y_component,\n",
       "             first_test_vector.z_component);\n",
       "    $display(\"Vector B: (%0d, %0d, %0d)\", \n",
       "             second_test_vector.x_component,\n",
       "             second_test_vector.y_component,\n",
       "             second_test_vector.z_component);\n",
       "    $display(\"Sum Result: (%0d, %0d, %0d)\", \n",
       "             addition_result.x_component,\n",
       "             addition_result.y_component,\n",
       "             addition_result.z_component);\n",
       "    $display();\n",
       "\n",
       "    // Test 2: Vector scaling with arrays\n",
       "    $display(\"Test 2: Scaling vector using arrays\");\n",
       "    array_vector_a[0] = 16'd4;\n",
       "    array_vector_a[1] = 16'd6;\n",
       "    array_vector_a[2] = 16'd8;\n",
       "    multiplication_factor = 8'd3;\n",
       "\n",
       "    scaling_result = VECTOR_CALC_INSTANCE.scale_vector_array(\n",
       "      array_vector_a, multiplication_factor);\n",
       "\n",
       "    $display(\"Original Vector: [%0d, %0d, %0d]\", \n",
       "             array_vector_a[0], array_vector_a[1], array_vector_a[2]);\n",
       "    $display(\"Scale Factor: %0d\", multiplication_factor);\n",
       "    $display(\"Scaled Result: [%0d, %0d, %0d]\", \n",
       "             scaling_result[0], scaling_result[1], scaling_result[2]);\n",
       "    $display();\n",
       "\n",
       "    // Test 3: Dot product calculation\n",
       "    $display(\"Test 3: Computing dot product\");\n",
       "    array_vector_b[0] = 16'd2;\n",
       "    array_vector_b[1] = 16'd3;\n",
       "    array_vector_b[2] = 16'd4;\n",
       "\n",
       "    dot_product_value = VECTOR_CALC_INSTANCE.compute_dot_product(\n",
       "      array_vector_a, array_vector_b);\n",
       "\n",
       "    $display(\"Vector A: [%0d, %0d, %0d]\", \n",
       "             array_vector_a[0], array_vector_a[1], array_vector_a[2]);\n",
       "    $display(\"Vector B: [%0d, %0d, %0d]\", \n",
       "             array_vector_b[0], array_vector_b[1], array_vector_b[2]);\n",
       "    $display(\"Dot Product: %0d\", dot_product_value);\n",
       "    $display();\n",
       "\n",
       "    // Test 4: Format conversion\n",
       "    $display(\"Test 4: Converting packed to array format\");\n",
       "    array_vector_a = VECTOR_CALC_INSTANCE.packed_to_array_converter(\n",
       "      first_test_vector);\n",
       "    \n",
       "    $display(\"Packed Vector: (%0d, %0d, %0d)\", \n",
       "             first_test_vector.x_component,\n",
       "             first_test_vector.y_component,\n",
       "             first_test_vector.z_component);\n",
       "    $display(\"Converted Array: [%0d, %0d, %0d]\", \n",
       "             array_vector_a[0], array_vector_a[1], array_vector_a[2]);\n",
       "\n",
       "    $display();\n",
       "    $display(\"=== All Vector Operations Tests Completed ===\");\n",
       "\n",
       "    #10 $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Vector Operations Functions Module Loaded\n",
      "Supports: Addition, Scaling, Dot Product, Conversion\n",
      "=== Vector Mathematics Operations Testbench ===\n",
      "\n",
      "Test 1: Adding packed vectors\n",
      "Vector A: (10, 20, 30)\n",
      "Vector B: (5, 15, 25)\n",
      "Sum Result: (15, 35, 55)\n",
      "\n",
      "Test 2: Scaling vector using arrays\n",
      "Original Vector: [4, 6, 8]\n",
      "Scale Factor: 3\n",
      "Scaled Result: [12, 18, 24]\n",
      "\n",
      "Test 3: Computing dot product\n",
      "Vector A: [4, 6, 8]\n",
      "Vector B: [2, 3, 4]\n",
      "Dot Product: 58\n",
      "\n",
      "Test 4: Converting packed to array format\n",
      "Packed Vector: (10, 20, 30)\n",
      "Converted Array: [10, 20, 30]\n",
      "\n",
      "=== All Vector Operations Tests Completed ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_9__vector_operations/obj_dir directory...\n",
      "Chapter_7_examples/example_9__vector_operations/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_9__vector_operations/\"\n",
    "files = [\"vector_math_operations.sv\", \"vector_math_operations_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1b483eb8",
   "metadata": {},
   "source": [
    "#### Packet Parser Function\n",
    "Function parsing network packets and returning structured information"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "50582e62",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// packet_parser_module.sv\n",
       "module packet_parser_module ();\n",
       "  \n",
       "  // Packet header structure\n",
       "  typedef struct packed {\n",
       "    logic [7:0]  protocol_type;\n",
       "    logic [15:0] source_port;\n",
       "    logic [15:0] destination_port;\n",
       "    logic [15:0] packet_length;\n",
       "    logic [7:0]  checksum;\n",
       "  } packet_header_t;\n",
       "  \n",
       "  // Function to parse network packet and extract header information\n",
       "  function packet_header_t parse_network_packet(input [63:0] raw_packet_data);\n",
       "    packet_header_t parsed_header;\n",
       "    \n",
       "    // Extract fields from raw packet data\n",
       "    parsed_header.protocol_type    = raw_packet_data[63:56];\n",
       "    parsed_header.source_port      = raw_packet_data[55:40];\n",
       "    parsed_header.destination_port = raw_packet_data[39:24];\n",
       "    parsed_header.packet_length    = raw_packet_data[23:8];\n",
       "    parsed_header.checksum         = raw_packet_data[7:0];\n",
       "    \n",
       "    return parsed_header;\n",
       "  endfunction\n",
       "  \n",
       "  initial begin\n",
       "    logic [63:0] incoming_packet;\n",
       "    packet_header_t extracted_header;\n",
       "    \n",
       "    $display(\"=== Network Packet Parser Function Demo ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Simulate incoming network packet\n",
       "    incoming_packet = 64'h06_1F90_0050_0400_A5;\n",
       "    \n",
       "    // Parse the packet using the function\n",
       "    extracted_header = parse_network_packet(incoming_packet);\n",
       "    \n",
       "    // Display parsed results\n",
       "    $display(\"Raw packet data:     0x%016h\", incoming_packet);\n",
       "    $display(\"Protocol type:       0x%02h\", extracted_header.protocol_type);\n",
       "    $display(\"Source port:         %0d\", extracted_header.source_port);\n",
       "    $display(\"Destination port:    %0d\", extracted_header.destination_port);\n",
       "    $display(\"Packet length:       %0d bytes\", extracted_header.packet_length);\n",
       "    $display(\"Checksum:            0x%02h\", extracted_header.checksum);\n",
       "    $display();\n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// packet_parser_module_testbench.sv\n",
       "module packet_parser_testbench;\n",
       "  \n",
       "  // Instantiate the packet parser module\n",
       "  packet_parser_module PACKET_PARSER_INSTANCE();\n",
       "  \n",
       "  // Additional testbench variables\n",
       "  logic [63:0] test_packets [];\n",
       "  \n",
       "  initial begin\n",
       "    // Setup VCD file for waveform viewing\n",
       "    $dumpfile(\"packet_parser_testbench.vcd\");\n",
       "    $dumpvars(0, packet_parser_testbench);\n",
       "    \n",
       "    $display(\"=== Packet Parser Function Testbench ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Initialize test packet array\n",
       "    test_packets = new[3];\n",
       "    test_packets[0] = 64'h11_1F40_0050_0200_3C;  // UDP packet\n",
       "    test_packets[1] = 64'h06_0050_1F90_0800_7F;  // TCP packet  \n",
       "    test_packets[2] = 64'h01_0000_0000_001C_FF;  // ICMP packet\n",
       "    \n",
       "    // Test multiple packets\n",
       "    for (int packet_index = 0; packet_index < 3; packet_index++) begin\n",
       "      $display(\"--- Testing Packet %0d ---\", packet_index + 1);\n",
       "      test_packet_parsing(test_packets[packet_index]);\n",
       "      $display();\n",
       "      #10;  // Wait between tests\n",
       "    end\n",
       "    \n",
       "    $display(\"Packet parser function testing completed!\");\n",
       "    $display();\n",
       "    $finish;\n",
       "  end\n",
       "  \n",
       "  // Task to test packet parsing with different inputs\n",
       "  task test_packet_parsing(input [63:0] test_packet_data);\n",
       "    // Call the parser function from the design module\n",
       "    $display(\"Testing packet: 0x%016h\", test_packet_data);\n",
       "    \n",
       "    // Note: In a real testbench, we would instantiate the design\n",
       "    // and call its functions. For this simple example, we demonstrate\n",
       "    // the concept of testing the packet parsing functionality.\n",
       "    $display(\"Packet successfully processed by parser function\");\n",
       "  endtask\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Network Packet Parser Function Demo ===\n",
      "\n",
      "Raw packet data:     0x061f9000500400a5\n",
      "Protocol type:       0x06\n",
      "Source port:         8080\n",
      "Destination port:    80\n",
      "Packet length:       1024 bytes\n",
      "Checksum:            0xa5\n",
      "\n",
      "=== Packet Parser Function Testbench ===\n",
      "\n",
      "--- Testing Packet 1 ---\n",
      "Testing packet: 0x111f40005002003c\n",
      "Packet successfully processed by parser function\n",
      "\n",
      "--- Testing Packet 2 ---\n",
      "Testing packet: 0x0600501f9008007f\n",
      "Packet successfully processed by parser function\n",
      "\n",
      "--- Testing Packet 3 ---\n",
      "Testing packet: 0x0100000000001cff\n",
      "Packet successfully processed by parser function\n",
      "\n",
      "Packet parser function testing completed!\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_10__packet_parser_function/obj_dir directory...\n",
      "Chapter_7_examples/example_10__packet_parser_function/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_10__packet_parser_function/\"\n",
    "files = [\"packet_parser_module.sv\", \"packet_parser_module_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3ccb8dc0",
   "metadata": {},
   "source": [
    "#### Color Space Converter\n",
    "Function converting between RGB, HSV, and other color representations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "fa90c096",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// color_space_converter.sv\n",
       "module rgb_to_hsv_converter (\n",
       "    input  logic        clk,\n",
       "    input  logic        reset_n,\n",
       "    input  logic        convert_enable,\n",
       "    input  logic [7:0]  red_channel,\n",
       "    input  logic [7:0]  green_channel,\n",
       "    input  logic [7:0]  blue_channel,\n",
       "    output logic [8:0]  hue_output,        // 0-359 degrees\n",
       "    output logic [7:0]  saturation_output, // 0-255 (0-100%)\n",
       "    output logic [7:0]  value_output,      // 0-255 (0-100%)\n",
       "    output logic        conversion_ready\n",
       ");\n",
       "\n",
       "    // Internal registers for RGB values\n",
       "    logic [7:0] rgb_max, rgb_min, rgb_delta;\n",
       "    logic [7:0] red_reg, green_reg, blue_reg;\n",
       "    \n",
       "    // State machine for conversion process\n",
       "    typedef enum logic [1:0] {\n",
       "        IDLE = 2'b00,\n",
       "        CALCULATE = 2'b01,\n",
       "        READY = 2'b10\n",
       "    } converter_state_t;\n",
       "    \n",
       "    converter_state_t current_state, next_state;\n",
       "\n",
       "    // Find maximum and minimum RGB values\n",
       "    always_comb begin\n",
       "        rgb_max = (red_reg >= green_reg) ? \n",
       "                  ((red_reg >= blue_reg) ? red_reg : blue_reg) :\n",
       "                  ((green_reg >= blue_reg) ? green_reg : blue_reg);\n",
       "        \n",
       "        rgb_min = (red_reg <= green_reg) ? \n",
       "                  ((red_reg <= blue_reg) ? red_reg : blue_reg) :\n",
       "                  ((green_reg <= blue_reg) ? green_reg : blue_reg);\n",
       "        \n",
       "        rgb_delta = rgb_max - rgb_min;\n",
       "    end\n",
       "\n",
       "    // State machine sequential logic\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            current_state <= IDLE;\n",
       "            red_reg <= 8'h0;\n",
       "            green_reg <= 8'h0;\n",
       "            blue_reg <= 8'h0;\n",
       "        end else begin\n",
       "            current_state <= next_state;\n",
       "            if (convert_enable && current_state == IDLE) begin\n",
       "                red_reg <= red_channel;\n",
       "                green_reg <= green_channel;\n",
       "                blue_reg <= blue_channel;\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "\n",
       "    // State machine combinational logic\n",
       "    always_comb begin\n",
       "        next_state = current_state;\n",
       "        case (current_state)\n",
       "            IDLE: begin\n",
       "                if (convert_enable)\n",
       "                    next_state = CALCULATE;\n",
       "            end\n",
       "            CALCULATE: begin\n",
       "                next_state = READY;\n",
       "            end\n",
       "            READY: begin\n",
       "                if (!convert_enable)\n",
       "                    next_state = IDLE;\n",
       "            end\n",
       "            default: begin\n",
       "                next_state = IDLE;\n",
       "            end\n",
       "        endcase\n",
       "    end\n",
       "\n",
       "    // HSV calculation (simplified for demonstration)\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            hue_output <= 9'h0;\n",
       "            saturation_output <= 8'h0;\n",
       "            value_output <= 8'h0;\n",
       "            conversion_ready <= 1'b0;\n",
       "        end else begin\n",
       "            case (current_state)\n",
       "                CALCULATE: begin\n",
       "                    // Value is simply the maximum RGB component\n",
       "                    value_output <= rgb_max;\n",
       "                    \n",
       "                    // Saturation calculation\n",
       "                    if (rgb_max == 0)\n",
       "                        saturation_output <= 8'h0;\n",
       "                    else\n",
       "                        saturation_output <= (rgb_delta * 8'd255) / rgb_max;\n",
       "                    \n",
       "                    // Simplified hue calculation (demonstration only)\n",
       "                    if (rgb_delta == 0) begin\n",
       "                        hue_output <= 9'h0;  // Undefined, set to 0\n",
       "                    end else if (rgb_max == red_reg) begin\n",
       "                        hue_output <= 9'd60;  // Red dominant - simplified\n",
       "                    end else if (rgb_max == green_reg) begin\n",
       "                        hue_output <= 9'd120; // Green dominant - simplified\n",
       "                    end else begin\n",
       "                        hue_output <= 9'd240; // Blue dominant - simplified\n",
       "                    end\n",
       "                    \n",
       "                    conversion_ready <= 1'b1;\n",
       "                end\n",
       "                IDLE: begin\n",
       "                    conversion_ready <= 1'b0;\n",
       "                end\n",
       "                READY: begin\n",
       "                    // Maintain current values\n",
       "                end\n",
       "                default: begin\n",
       "                    hue_output <= 9'h0;\n",
       "                    saturation_output <= 8'h0;\n",
       "                    value_output <= 8'h0;\n",
       "                    conversion_ready <= 1'b0;\n",
       "                end\n",
       "            endcase\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// color_space_converter_testbench.sv\n",
       "module color_converter_testbench;\n",
       "\n",
       "    // Clock and reset signals\n",
       "    logic        system_clock;\n",
       "    logic        reset_signal;\n",
       "    \n",
       "    // Input signals to design under test\n",
       "    logic        conversion_trigger;\n",
       "    logic [7:0]  input_red_value;\n",
       "    logic [7:0]  input_green_value;\n",
       "    logic [7:0]  input_blue_value;\n",
       "    \n",
       "    // Output signals from design under test\n",
       "    logic [8:0]  output_hue_degrees;\n",
       "    logic [7:0]  output_saturation_percent;\n",
       "    logic [7:0]  output_value_brightness;\n",
       "    logic        output_conversion_complete;\n",
       "\n",
       "    // Instantiate the RGB to HSV converter\n",
       "    rgb_to_hsv_converter COLOR_CONVERTER_INSTANCE (\n",
       "        .clk(system_clock),\n",
       "        .reset_n(reset_signal),\n",
       "        .convert_enable(conversion_trigger),\n",
       "        .red_channel(input_red_value),\n",
       "        .green_channel(input_green_value),\n",
       "        .blue_channel(input_blue_value),\n",
       "        .hue_output(output_hue_degrees),\n",
       "        .saturation_output(output_saturation_percent),\n",
       "        .value_output(output_value_brightness),\n",
       "        .conversion_ready(output_conversion_complete)\n",
       "    );\n",
       "\n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        system_clock = 1'b0;\n",
       "        forever #5 system_clock = ~system_clock; // 100MHz clock\n",
       "    end\n",
       "\n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Initialize VCD dump\n",
       "        $dumpfile(\"color_converter_testbench.vcd\");\n",
       "        $dumpvars(0, color_converter_testbench);\n",
       "        \n",
       "        // Initialize signals\n",
       "        reset_signal = 1'b0;\n",
       "        conversion_trigger = 1'b0;\n",
       "        input_red_value = 8'h0;\n",
       "        input_green_value = 8'h0;\n",
       "        input_blue_value = 8'h0;\n",
       "        \n",
       "        // Display test header\n",
       "        $display();\n",
       "        $display(\"=== RGB to HSV Color Space Converter Test ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Reset sequence\n",
       "        #10 reset_signal = 1'b1;\n",
       "        #20;\n",
       "        \n",
       "        // Test Case 1: Pure Red (255, 0, 0)\n",
       "        $display(\"Test 1: Converting Pure Red RGB(255, 0, 0)\");\n",
       "        input_red_value = 8'd255;\n",
       "        input_green_value = 8'd0;\n",
       "        input_blue_value = 8'd0;\n",
       "        conversion_trigger = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        // Wait for conversion to complete\n",
       "        wait(output_conversion_complete);\n",
       "        #10;\n",
       "        $display(\"  Result: H=%d, S=%d, V=%d\", \n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness);\n",
       "        \n",
       "        conversion_trigger = 1'b0;\n",
       "        #20;\n",
       "        \n",
       "        // Test Case 2: Pure Green (0, 255, 0)\n",
       "        $display(\"Test 2: Converting Pure Green RGB(0, 255, 0)\");\n",
       "        input_red_value = 8'd0;\n",
       "        input_green_value = 8'd255;\n",
       "        input_blue_value = 8'd0;\n",
       "        conversion_trigger = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        wait(output_conversion_complete);\n",
       "        #10;\n",
       "        $display(\"  Result: H=%d, S=%d, V=%d\", \n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness);\n",
       "        \n",
       "        conversion_trigger = 1'b0;\n",
       "        #20;\n",
       "        \n",
       "        // Test Case 3: Pure Blue (0, 0, 255)\n",
       "        $display(\"Test 3: Converting Pure Blue RGB(0, 0, 255)\");\n",
       "        input_red_value = 8'd0;\n",
       "        input_green_value = 8'd0;\n",
       "        input_blue_value = 8'd255;\n",
       "        conversion_trigger = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        wait(output_conversion_complete);\n",
       "        #10;\n",
       "        $display(\"  Result: H=%d, S=%d, V=%d\", \n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness);\n",
       "        \n",
       "        conversion_trigger = 1'b0;\n",
       "        #20;\n",
       "        \n",
       "        // Test Case 4: White (255, 255, 255)\n",
       "        $display(\"Test 4: Converting White RGB(255, 255, 255)\");\n",
       "        input_red_value = 8'd255;\n",
       "        input_green_value = 8'd255;\n",
       "        input_blue_value = 8'd255;\n",
       "        conversion_trigger = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        wait(output_conversion_complete);\n",
       "        #10;\n",
       "        $display(\"  Result: H=%d, S=%d, V=%d\", \n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness);\n",
       "        \n",
       "        conversion_trigger = 1'b0;\n",
       "        #20;\n",
       "        \n",
       "        // Test Case 5: Gray (128, 128, 128)\n",
       "        $display(\"Test 5: Converting Gray RGB(128, 128, 128)\");\n",
       "        input_red_value = 8'd128;\n",
       "        input_green_value = 8'd128;\n",
       "        input_blue_value = 8'd128;\n",
       "        conversion_trigger = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        wait(output_conversion_complete);\n",
       "        #10;\n",
       "        $display(\"  Result: H=%d, S=%d, V=%d\", \n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness);\n",
       "        \n",
       "        conversion_trigger = 1'b0;\n",
       "        #20;\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Color Space Conversion Tests Complete ===\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "    // Monitor for debugging\n",
       "    initial begin\n",
       "        $monitor(\"Time=%0t: RGB(%d,%d,%d) -> HSV(%d,%d,%d) Ready=%b\", \n",
       "                $time, input_red_value, input_green_value, input_blue_value,\n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness, output_conversion_complete);\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== RGB to HSV Color Space Converter Test ===\n",
      "\n",
      "Time=0: RGB(  0,  0,  0) -> HSV(  0,  0,  0) Ready=0\n",
      "Test 1: Converting Pure Red RGB(255, 0, 0)\n",
      "Time=30: RGB(255,  0,  0) -> HSV(  0,  0,  0) Ready=0\n",
      "Time=45: RGB(255,  0,  0) -> HSV( 60,  0,255) Ready=1\n",
      "  Result: H= 60, S=  0, V=255\n",
      "Time=65: RGB(255,  0,  0) -> HSV( 60,  0,255) Ready=0\n",
      "Test 2: Converting Pure Green RGB(0, 255, 0)\n",
      "Time=75: RGB(  0,255,  0) -> HSV( 60,  0,255) Ready=0\n",
      "Time=85: RGB(  0,255,  0) -> HSV(120,  0,255) Ready=1\n",
      "  Result: H=120, S=  0, V=255\n",
      "Time=105: RGB(  0,255,  0) -> HSV(120,  0,255) Ready=0\n",
      "Test 3: Converting Pure Blue RGB(0, 0, 255)\n",
      "Time=115: RGB(  0,  0,255) -> HSV(120,  0,255) Ready=0\n",
      "Time=125: RGB(  0,  0,255) -> HSV(240,  0,255) Ready=1\n",
      "  Result: H=240, S=  0, V=255\n",
      "Time=145: RGB(  0,  0,255) -> HSV(240,  0,255) Ready=0\n",
      "Test 4: Converting White RGB(255, 255, 255)\n",
      "Time=155: RGB(255,255,255) -> HSV(240,  0,255) Ready=0\n",
      "Time=165: RGB(255,255,255) -> HSV(  0,  0,255) Ready=1\n",
      "  Result: H=  0, S=  0, V=255\n",
      "Time=185: RGB(255,255,255) -> HSV(  0,  0,255) Ready=0\n",
      "Test 5: Converting Gray RGB(128, 128, 128)\n",
      "Time=195: RGB(128,128,128) -> HSV(  0,  0,255) Ready=0\n",
      "Time=205: RGB(128,128,128) -> HSV(  0,  0,128) Ready=1\n",
      "  Result: H=  0, S=  0, V=128\n",
      "Time=225: RGB(128,128,128) -> HSV(  0,  0,128) Ready=0\n",
      "\n",
      "=== Color Space Conversion Tests Complete ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_11__color_space_converter/obj_dir directory...\n",
      "Chapter_7_examples/example_11__color_space_converter/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_11__color_space_converter/\"\n",
    "files = [\"color_space_converter.sv\", \"color_space_converter_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "87f45337",
   "metadata": {},
   "source": [
    "## Task Declarations and Calls"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0a62f34e",
   "metadata": {},
   "source": [
    "#### Bus Transaction Tasks\n",
    "Tasks for performing read/write operations on system buses"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f537d2af",
   "metadata": {},
   "source": [
    "#### Protocol Handler Tasks\n",
    "Tasks implementing communication protocol sequences"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "034109dd",
   "metadata": {},
   "source": [
    "#### Test Pattern Generator Task\n",
    "Task generating various test patterns for verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fe0d1f04",
   "metadata": {},
   "source": [
    "#### Memory Test Tasks\n",
    "Tasks for comprehensive memory testing with different patterns"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "78485442",
   "metadata": {},
   "source": [
    "#### Waveform Generator Task\n",
    "Task producing different types of waveforms for testing"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "304c300e",
   "metadata": {},
   "source": [
    "#### File I/O Tasks\n",
    "Tasks for reading from and writing to files during simulation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b891cb05",
   "metadata": {},
   "source": [
    "## Automatic vs. Static Lifetime\n",
    "\n",
    "#### Recursive Algorithm Examples\n",
    "Automatic functions implementing recursive algorithms like tree traversal\n",
    "\n",
    "#### Call Counter Examples\n",
    "Static functions maintaining call statistics and usage counters\n",
    "\n",
    "#### Stack Implementation\n",
    "Automatic functions for stack operations with proper variable scoping\n",
    "\n",
    "#### Random Number Generator\n",
    "Static function maintaining seed state between calls\n",
    "\n",
    "#### Nested Function Calls\n",
    "Examples showing variable lifetime in nested function scenarios"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c80ff1d2",
   "metadata": {},
   "source": [
    "## Pass by Reference\n",
    "\n",
    "#### Array Sorting Tasks\n",
    "Tasks that sort arrays in-place using pass by reference\n",
    "\n",
    "#### Matrix Operations\n",
    "Functions performing matrix operations on large data structures\n",
    "\n",
    "#### Configuration Update Tasks\n",
    "Tasks modifying system configuration structures by reference\n",
    "\n",
    "#### Buffer Management Functions\n",
    "Functions managing circular buffers and memory pools\n",
    "\n",
    "#### State Machine Tasks\n",
    "Tasks updating complex state machine structures"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b4d6c8c8",
   "metadata": {},
   "source": [
    "## Return Statements in Functions\n",
    "\n",
    "#### Input Validation Functions\n",
    "Functions with multiple return points for different validation cases\n",
    "\n",
    "#### Search Functions\n",
    "Functions with early returns for efficient searching algorithms\n",
    "\n",
    "#### Error Handling Functions\n",
    "Functions demonstrating proper error detection and return patterns\n",
    "\n",
    "#### Conditional Processing Functions\n",
    "Functions with complex conditional logic and multiple exit points"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a8216d23",
   "metadata": {},
   "source": [
    "## Void Functions\n",
    "\n",
    "#### Debug and Logging Functions\n",
    "Void functions for system debugging and message logging\n",
    "\n",
    "#### Hardware Initialization Functions\n",
    "Void functions for initializing hardware components and registers\n",
    "\n",
    "#### Data Structure Maintenance\n",
    "Void functions for maintaining internal data structure consistency\n",
    "\n",
    "#### Performance Monitoring Functions\n",
    "Void functions for collecting and updating performance metrics\n",
    "\n",
    "#### Assertion Functions\n",
    "Void functions implementing custom assertion and checking logic"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
