;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMP @-10, 9
	JMP @-10, 9
	SUB -20, 12
	SUB @121, 126
	MOV -7, <-20
	ADD <130, 9
	MOV @-1, <-20
	SUB @127, 106
	JMZ @976, #200
	SUB @121, 106
	JMZ @976, #200
	SLT -500, 900
	SLT -500, 900
	SLT -500, 900
	SLT -500, 900
	DJN -1, @-20
	JMZ 92, <10
	JMZ 92, <10
	SUB -20, 12
	SUB @127, 106
	SUB <121, 806
	SUB <121, 806
	SUB @127, 106
	ADD <130, 9
	SUB -20, 12
	SUB 92, @10
	SUB #272, 200
	SUB #12, @200
	JMZ -0, -901
	MOV 1, <-30
	ADD 210, 30
	MOV -7, <-20
	MOV 1, <-30
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-32
	SUB 92, @10
	ADD 210, 30
	JMN <-1, @-20
	SUB @121, 126
	SPL 0, <-32
	SPL 0, <-32
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
