{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 2.40501,
	"cts__clock__skew__setup__pre_repair": 0.480675,
	"cts__clock__skew__hold__pre_repair": 0.480675,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.804624,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.851785,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 8,
	"cts__timing__drv__max_fanout__pre_repair": 23,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0368182,
	"cts__power__switching__total__pre_repair": 0.0265987,
	"cts__power__leakage__total__pre_repair": 2.72722e-06,
	"cts__power__total__pre_repair": 0.0634197,
	"cts__design__io__pre_repair": 388,
	"cts__design__die__area__pre_repair": 1.10327e+06,
	"cts__design__core__area__pre_repair": 1.09119e+06,
	"cts__design__instance__count__pre_repair": 19774,
	"cts__design__instance__area__pre_repair": 210570,
	"cts__design__instance__count__stdcell__pre_repair": 19774,
	"cts__design__instance__area__stdcell__pre_repair": 210570,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.192973,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.192973,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 2.40501,
	"cts__clock__skew__setup__post_repair": 0.480675,
	"cts__clock__skew__hold__post_repair": 0.480675,
	"cts__timing__drv__max_slew_limit__post_repair": 0.804624,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.851785,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 8,
	"cts__timing__drv__max_fanout__post_repair": 23,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0368182,
	"cts__power__switching__total__post_repair": 0.0265987,
	"cts__power__leakage__total__post_repair": 2.72722e-06,
	"cts__power__total__post_repair": 0.0634197,
	"cts__design__io__post_repair": 388,
	"cts__design__die__area__post_repair": 1.10327e+06,
	"cts__design__core__area__post_repair": 1.09119e+06,
	"cts__design__instance__count__post_repair": 19774,
	"cts__design__instance__area__post_repair": 210570,
	"cts__design__instance__count__stdcell__post_repair": 19774,
	"cts__design__instance__area__stdcell__post_repair": 210570,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.192973,
	"cts__design__instance__utilization__stdcell__post_repair": 0.192973,
	"cts__design__instance__displacement__total": 180.672,
	"cts__design__instance__displacement__mean": 0.009,
	"cts__design__instance__displacement__max": 9.053,
	"cts__route__wirelength__estimated": 908874,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 908874,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 2.40741,
	"cts__clock__skew__setup": 0.478148,
	"cts__clock__skew__hold": 0.478148,
	"cts__timing__drv__max_slew_limit": 0.804668,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.851819,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 8,
	"cts__timing__drv__max_fanout": 23,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0368204,
	"cts__power__switching__total": 0.0266375,
	"cts__power__leakage__total": 2.72722e-06,
	"cts__power__total": 0.0634607,
	"cts__design__io": 388,
	"cts__design__die__area": 1.10327e+06,
	"cts__design__core__area": 1.09119e+06,
	"cts__design__instance__count": 19774,
	"cts__design__instance__area": 210570,
	"cts__design__instance__count__stdcell": 19774,
	"cts__design__instance__area__stdcell": 210570,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.192973,
	"cts__design__instance__utilization__stdcell": 0.192973
}