<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>LIKWID-FEATURES(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">LIKWID-FEATURES(1)</td>
    <td class="head-vol">General Commands Manual</td>
    <td class="head-rtitle">LIKWID-FEATURES(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
likwid-features - print and manipulate cpu features like hardware prefetchers
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>likwid-features</b> [<b>-vhal</b>] [<b>-c</b> <i>cpus</i>] [<b>-e</b>
  <i>taglist</i>] [<b>-d</b> <i>taglist</i>]
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<b>likwid-features</b> is a command line application to print the flags in the
  model specific register (MSR) MSR_IA32_MISC_ENABLE on Intel x86 processors. On
  Core2 and later processors it can be used to toggle the hardware prefetch
  flags. It does not work on AMD processors. For a documentation what flags are
  supported on which processor refer to the Intel Software Developer's Manual
  Volume 3B, Table B.2 and
  https://software.intel.com/en-us/articles/disclosure-of-hw-prefetcher-control-on-some-intel-processors.
  The MSR are set individually for every core. The following hardware
  prefetchers can be toggled:
<dl class="Bl-tag">
  <dt class="It-tag">&#x2022;</dt>
  <dd class="It-tag"><b>HW_PREFETCHER:</b> Hardware prefetcher.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&#x2022;</dt>
  <dd class="It-tag"><b>CL_PREFETCHER:</b> Adjacent cache line prefetcher.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&#x2022;</dt>
  <dd class="It-tag"><b>DCU_PREFETCHER:</b> When the DCU prefetcher detects
      multiple loads from the same line done within a time limit, the DCU
      prefetcher assumes the next line will be required. The next line is
      prefetched in to the L1 data cache from memory or L2.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&#x2022;</dt>
  <dd class="It-tag"><b>IP_PREFETCHER:</b> The IP prefetcher is an L1 data cache
      prefetcher. The IP prefetcher looks for sequential load history to
      determine whether to prefetch the next expected data into the L1 cache
      from memory or L2.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-v</b></dt>
  <dd class="It-tag">prints version information to standard output, then
    exits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-h</b></dt>
  <dd class="It-tag">prints a help message to standard output, then exits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-a</b></dt>
  <dd class="It-tag">List out the names of all detected features</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-l</b></dt>
  <dd class="It-tag">Print the state of all features for the given CPUs</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-c cpus</b></dt>
  <dd class="It-tag">set on which processor cores the MSR should be read and
      written. Syntax according to <b>likwid-pin(1)</b></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-d HW_PREFETCHER | CL_PREFETCHER | DCU_PREFETCHER |
    IP_PREFETCHER</b></dt>
  <dd class="It-tag">specify which prefetcher should be disabled. Argument can
      be a comma-separated list.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-e HW_PREFETCHER | CL_PREFETCHER | DCU_PREFETCHER |
    IP_PREFETCHER</b></dt>
  <dd class="It-tag">specify which prefetcher should be enabled. Argument can be
      a comma-separated list.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="AUTHOR"><a class="selflink" href="#AUTHOR">AUTHOR</a></h1>
Written by Thomas R&#x00F6;hl &lt;thomas.Roehl@gmail.com&gt;.
<h1 class="Sh" title="Sh" id="BUGS"><a class="selflink" href="#BUGS">BUGS</a></h1>
Report Bugs on &lt;https://github.com/RRZE-HPC/likwidissues&gt;.
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
likwid-pin(1), likwid-topology(1), likwid-perfctr(1)
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
</div>
<table class="foot">
  <tr>
    <td class="foot-date">22.12.2016</td>
    <td class="foot-os">likwid-4</td>
  </tr>
</table>
</body>
</html>
