(edif Main_Memory
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 12 17 1 52 3)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Main_Memory.ngc Main_Memory.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB36_EXP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port ENAU
              (direction INPUT)
            )
            (port ENAL
              (direction INPUT)
            )
            (port ENBU
              (direction INPUT)
            )
            (port ENBL
              (direction INPUT)
            )
            (port SSRAU
              (direction INPUT)
            )
            (port SSRAL
              (direction INPUT)
            )
            (port SSRBU
              (direction INPUT)
            )
            (port SSRBL
              (direction INPUT)
            )
            (port CLKAU
              (direction INPUT)
            )
            (port CLKAL
              (direction INPUT)
            )
            (port CLKBU
              (direction INPUT)
            )
            (port CLKBL
              (direction INPUT)
            )
            (port REGCLKAU
              (direction INPUT)
            )
            (port REGCLKAL
              (direction INPUT)
            )
            (port REGCLKBU
              (direction INPUT)
            )
            (port REGCLKBL
              (direction INPUT)
            )
            (port REGCEAU
              (direction INPUT)
            )
            (port REGCEAL
              (direction INPUT)
            )
            (port REGCEBU
              (direction INPUT)
            )
            (port REGCEBL
              (direction INPUT)
            )
            (port CASCADEINLATA
              (direction INPUT)
            )
            (port CASCADEINLATB
              (direction INPUT)
            )
            (port CASCADEINREGA
              (direction INPUT)
            )
            (port CASCADEINREGB
              (direction INPUT)
            )
            (port CASCADEOUTLATA
              (direction OUTPUT)
            )
            (port CASCADEOUTLATB
              (direction OUTPUT)
            )
            (port CASCADEOUTREGA
              (direction OUTPUT)
            )
            (port CASCADEOUTREGB
              (direction OUTPUT)
            )
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename ADDRAL "ADDRAL<15:0>") 16)
              (direction INPUT))
            (port (array (rename ADDRAU "ADDRAU<14:0>") 15)
              (direction INPUT))
            (port (array (rename ADDRBL "ADDRBL<15:0>") 16)
              (direction INPUT))
            (port (array (rename ADDRBU "ADDRBU<14:0>") 15)
              (direction INPUT))
            (port (array (rename WEAU "WEAU<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEAL "WEAL<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEBU "WEBU<7:0>") 8)
              (direction INPUT))
            (port (array (rename WEBL "WEBL<7:0>") 8)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
          )
      )
    )
  )

  (library Main_Memory_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Main_Memory
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port ena
              (direction INPUT)
            )
            (port clkb
              (direction INPUT)
            )
            (port enb
              (direction INPUT)
            )
            (port (array (rename wea "wea<3:0>") 4)
              (direction INPUT))
            (port (array (rename addra "addra<31:0>") 32)
              (direction INPUT))
            (port (array (rename dina "dina<31:0>") 32)
              (direction INPUT))
            (port (array (rename web "web<3:0>") 4)
              (direction INPUT))
            (port (array (rename addrb "addrb<31:0>") 32)
              (direction INPUT))
            (port (array (rename dinb "dinb<31:0>") 32)
              (direction INPUT))
            (port (array (rename douta "douta<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename doutb "doutb<31:0>") 32)
              (direction OUTPUT))
            (designator "5vlx110tff1136-1")
            (property TYPE (string "Main_Memory") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:wea<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:addra<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:dina<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:web<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:addrb<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:dinb<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:douta<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:doutb<31:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "Main_Memory,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "Main_Memory,blk_mem_gen_v7_3,{c_addra_width=32,c_addrb_width=32,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=8,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=I_/Git/Tronsister/ipcore_dir/tmp/_cg/,c_enable_32bit_address=1,c_family=virtex5,c_has_axi_id=0,c_has_ena=1,c_has_enb=1,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=Main_Memory.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=2,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=4096,c_read_depth_b=4096,c_read_width_a=32,c_read_width_b=32,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=1,c_use_byte_web=1,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=4,c_web_width=4,c_write_depth_a=4096,c_write_depth_b=4096,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=32,c_write_width_b=32,c_xdevicefamily=virtex5}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Main_Memory_Main_Memory") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP "U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP")
              (viewRef view_1 (cellRef RAMB36_EXP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRAL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRAU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRBL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRBU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAU<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAL<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBU<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBL<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "84FC0084FC0084FC0084FC008485FC0F85FC0885FC81FC088625FC0CFC102526") (owner "Xilinx"))
              (property INIT_01 (string "FC0084FC0084FC0084FC00845D255525FC25FC0084FC0084FC0084FC0084FC00") (owner "Xilinx"))
              (property INIT_02 (string "FC0F25FC0F25FC0F25FC145D255525FC25FC0084FC0084FC0084FC0084FC0084") (owner "Xilinx"))
              (property INIT_03 (string "0F25FC0F25FC0F25FC0F25FC0F25FC0F25FC0F25FC0F25FC0F25FC0F25FC0F25") (owner "Xilinx"))
              (property INIT_04 (string "5525255D5525255D5525255D55252525FC1426FC0F25FC0F25FC0F25FC0F25FC") (owner "Xilinx"))
              (property INIT_05 (string "55FC2525255D5525255D5525255D5525255D5525252526262626265D5525255D") (owner "Xilinx"))
              (property INIT_06 (string "FCFC1B4A8296FC0095828581FCFC0FFC0CFCFC265A2552262625FC0B8489845D") (owner "Xilinx"))
              (property INIT_07 (string "008826FC00882696A2FCFC1026FC86FCFC0C86FC0888259682FC0C86FCFC0088") (owner "Xilinx"))
              (property INIT_08 (string "2625522625FC1B2625522625FC1B2625522625FC1B2625522625FCFC008826FC") (owner "Xilinx"))
              (property INIT_09 (string "FCFCFCFCFCFCFCFCFCFCFCFC1BFCFCFC0FFCFCFC1BFC0B85FCFCFC0F25FCFC1B") (owner "Xilinx"))
              (property INIT_0A (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_0B (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_0C (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_0D (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_0E (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_0F (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_10 (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_11 (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_12 (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_13 (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_14 (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_15 (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_16 (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_17 (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_18 (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_19 (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_1A (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_1B (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_1C (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_1D (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_1E (string "FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_1F (string "0F0F0FFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_40 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_41 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_42 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_43 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_44 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_45 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_46 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_47 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_48 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_49 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_50 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_51 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_52 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_53 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_54 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_55 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_56 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_57 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_58 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_59 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_60 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_61 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_62 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_63 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_64 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_65 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_66 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_67 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_68 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_69 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_70 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_71 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_72 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_73 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_74 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_75 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_76 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_77 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_78 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_79 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_A (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_B (string "NONE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 9) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 9) (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_MODE (string "SAFE") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 9) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 9) (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP "U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP")
              (viewRef view_1 (cellRef RAMB36_EXP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRAL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRAU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRBL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRBU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAU<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAL<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBU<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBL<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0C00000C00000C00000C00000C6B00FF8C00006B00600000738000000000E060") (owner "Xilinx"))
              (property INIT_01 (string "00000B00000B00000B00000BAC80ACA0008000000C00000C00000C00000C0000") (owner "Xilinx"))
              (property INIT_02 (string "00FF8000FF8000FF800000AC80ACA0008000000B00000B00000B00000B00000B") (owner "Xilinx"))
              (property INIT_03 (string "FF8000FF8000FF8000FF8000FF8000FF8000FF8000FF8000FF8000FF8000FF80") (owner "Xilinx"))
              (property INIT_04 (string "0920000A0920000A0920000A0920004000006000FF8000FF8000FF8000FF8000") (owner "Xilinx"))
              (property INIT_05 (string "09004020000A0920000A0920000A0920000A09200040E0C0A080600A0920000A") (owner "Xilinx"))
              (property INIT_06 (string "0000C03010100000084008000000FF000000000030202900202000FF0808200A") (owner "Xilinx"))
              (property INIT_07 (string "00122000001220525200000040007300000073000012C0524000007300000009") (owner "Xilinx"))
              (property INIT_08 (string "002029202000C0002029202000C0002029202000C00020292020000000122000") (owner "Xilinx"))
              (property INIT_09 (string "000000000000000000000000C0000000FF000000C000FFEF000000FFE00000C0") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFF0000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_40 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_41 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_42 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_43 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_44 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_45 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_46 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_47 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_48 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_49 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_50 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_51 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_52 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_53 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_54 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_55 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_56 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_57 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_58 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_59 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_60 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_61 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_62 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_63 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_64 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_65 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_66 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_67 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_68 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_69 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_70 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_71 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_72 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_73 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_74 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_75 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_76 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_77 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_78 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_79 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_A (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_B (string "NONE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 9) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 9) (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_MODE (string "SAFE") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 9) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 9) (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP "U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP")
              (viewRef view_1 (cellRef RAMB36_EXP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRAL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRAU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRBL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRBU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAU<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAL<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBU<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBL<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FF0000FF0000FF0000FF0000FF0000FF000000FF009800000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000FF0000FF0000FF0000FF0000000000000000FF0000FF0000FF0000FF0000") (owner "Xilinx"))
              (property INIT_02 (string "00FF0000FF0000FF0000000000000000000000FF0000FF0000FF0000FF0000FF") (owner "Xilinx"))
              (property INIT_03 (string "FF0000FF0000FF0000FF0000FF0000FF0000FF0000FF0000FF0000FF0000FF00") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000FF0000FF0000FF0000FF0000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000040FF00000078FF800000FF000000003000000000000000FFFF08FF00") (owner "Xilinx"))
              (property INIT_07 (string "008800000088000098000000FF0000000000FF0000700000800000FF000000E0") (owner "Xilinx"))
              (property INIT_08 (string "900000000000006000000000000030000000000000C000000000000000880000") (owner "Xilinx"))
              (property INIT_09 (string "00000000000000000000000000000000FF0000000000FFFF000000FF00000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "FDFDFD0000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_40 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_41 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_42 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_43 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_44 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_45 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_46 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_47 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_48 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_49 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_50 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_51 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_52 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_53 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_54 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_55 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_56 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_57 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_58 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_59 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_60 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_61 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_62 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_63 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_64 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_65 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_66 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_67 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_68 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_69 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_70 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_71 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_72 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_73 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_74 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_75 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_76 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_77 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_78 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_79 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_A (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_B (string "NONE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 9) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 9) (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_MODE (string "SAFE") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 9) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 9) (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP "U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP")
              (viewRef view_1 (cellRef RAMB36_EXP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRAL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRAU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRBL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRBU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAU<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAL<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBU<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBL<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FB0041FA0041F90041F80041F70A00FA010003F6000000830000008A00051000") (owner "Xilinx"))
              (property INIT_01 (string "003BFA003BF9003BF8003BF70002001E00300041FF0041FE0041FD0041FC0041") (owner "Xilinx"))
              (property INIT_02 (string "00D03700D33800D63900000002001F0030003BFF003BFE003BFD003BFC003BFB") (owner "Xilinx"))
              (property INIT_03 (string "D03500D33600D63700D93800DC3900BE3100C13200C43300C73400CA3500CD36") (owner "Xilinx"))
              (property INIT_04 (string "00521B00004F1A00004319000053180200000000C43100C73200CA3300CD3400") (owner "Xilinx"))
              (property INIT_05 (string "0000035CA000004478000053720000576C000041660164737761000000451C00") (owner "Xilinx"))
              (property INIT_06 (string "000000000000001DFF00FF000000FB00000000EC00610000000600F94000FF00") (owner "Xilinx"))
              (property INIT_07 (string "130001001000000300000005FF0001000003FF0003002CFF00000CFF00000400") (owner "Xilinx"))
              (property INIT_08 (string "FE730000070000FE770000050000EC610000060000FE64000008000016000200") (owner "Xilinx"))
              (property INIT_09 (string "00000000000000000000000000000000AE0000000000F8FF000000AD02000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "312E280000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_40 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_41 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_42 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_43 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_44 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_45 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_46 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_47 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_48 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_49 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_50 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_51 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_52 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_53 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_54 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_55 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_56 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_57 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_58 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_59 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_60 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_61 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_62 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_63 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_64 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_65 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_66 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_67 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_68 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_69 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_70 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_71 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_72 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_73 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_74 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_75 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_76 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_77 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_78 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_79 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_A (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_B (string "NONE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 9) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 9) (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_MODE (string "SAFE") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 9) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 9) (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINLATA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINLATB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINREGA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINREGB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINLATA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINLATB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINREGA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINREGB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINLATA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINLATB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINREGA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINREGB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef SSRBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCEBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINLATA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINLATB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINREGA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CASCADEINREGB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_0_ "doutb<0>")
              (joined
                (portRef (member doutb 31))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_1_ "doutb<1>")
              (joined
                (portRef (member doutb 30))
                (portRef (member DOB 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_2_ "doutb<2>")
              (joined
                (portRef (member doutb 29))
                (portRef (member DOB 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_3_ "doutb<3>")
              (joined
                (portRef (member doutb 28))
                (portRef (member DOB 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_4_ "doutb<4>")
              (joined
                (portRef (member doutb 27))
                (portRef (member DOB 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_5_ "doutb<5>")
              (joined
                (portRef (member doutb 26))
                (portRef (member DOB 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_6_ "doutb<6>")
              (joined
                (portRef (member doutb 25))
                (portRef (member DOB 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_7_ "doutb<7>")
              (joined
                (portRef (member doutb 24))
                (portRef (member DOB 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_8_ "doutb<8>")
              (joined
                (portRef (member doutb 23))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_9_ "doutb<9>")
              (joined
                (portRef (member doutb 22))
                (portRef (member DOB 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_10_ "doutb<10>")
              (joined
                (portRef (member doutb 21))
                (portRef (member DOB 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_11_ "doutb<11>")
              (joined
                (portRef (member doutb 20))
                (portRef (member DOB 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_12_ "doutb<12>")
              (joined
                (portRef (member doutb 19))
                (portRef (member DOB 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_13_ "doutb<13>")
              (joined
                (portRef (member doutb 18))
                (portRef (member DOB 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_14_ "doutb<14>")
              (joined
                (portRef (member doutb 17))
                (portRef (member DOB 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_15_ "doutb<15>")
              (joined
                (portRef (member doutb 16))
                (portRef (member DOB 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_16_ "doutb<16>")
              (joined
                (portRef (member doutb 15))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_17_ "doutb<17>")
              (joined
                (portRef (member doutb 14))
                (portRef (member DOB 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_18_ "doutb<18>")
              (joined
                (portRef (member doutb 13))
                (portRef (member DOB 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_19_ "doutb<19>")
              (joined
                (portRef (member doutb 12))
                (portRef (member DOB 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_20_ "doutb<20>")
              (joined
                (portRef (member doutb 11))
                (portRef (member DOB 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_21_ "doutb<21>")
              (joined
                (portRef (member doutb 10))
                (portRef (member DOB 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_22_ "doutb<22>")
              (joined
                (portRef (member doutb 9))
                (portRef (member DOB 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_23_ "doutb<23>")
              (joined
                (portRef (member doutb 8))
                (portRef (member DOB 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_24_ "doutb<24>")
              (joined
                (portRef (member doutb 7))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_25_ "doutb<25>")
              (joined
                (portRef (member doutb 6))
                (portRef (member DOB 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_26_ "doutb<26>")
              (joined
                (portRef (member doutb 5))
                (portRef (member DOB 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_27_ "doutb<27>")
              (joined
                (portRef (member doutb 4))
                (portRef (member DOB 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_28_ "doutb<28>")
              (joined
                (portRef (member doutb 3))
                (portRef (member DOB 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_29_ "doutb<29>")
              (joined
                (portRef (member doutb 2))
                (portRef (member DOB 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_30_ "doutb<30>")
              (joined
                (portRef (member doutb 1))
                (portRef (member DOB 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename doutb_31_ "doutb<31>")
              (joined
                (portRef (member doutb 0))
                (portRef (member DOB 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 31))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 30))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 29))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 28))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 27))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 26))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 25))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 24))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_8_ "douta<8>")
              (joined
                (portRef (member douta 23))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_9_ "douta<9>")
              (joined
                (portRef (member douta 22))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_10_ "douta<10>")
              (joined
                (portRef (member douta 21))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_11_ "douta<11>")
              (joined
                (portRef (member douta 20))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_12_ "douta<12>")
              (joined
                (portRef (member douta 19))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_13_ "douta<13>")
              (joined
                (portRef (member douta 18))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_14_ "douta<14>")
              (joined
                (portRef (member douta 17))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_15_ "douta<15>")
              (joined
                (portRef (member douta 16))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_16_ "douta<16>")
              (joined
                (portRef (member douta 15))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_17_ "douta<17>")
              (joined
                (portRef (member douta 14))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_18_ "douta<18>")
              (joined
                (portRef (member douta 13))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_19_ "douta<19>")
              (joined
                (portRef (member douta 12))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_20_ "douta<20>")
              (joined
                (portRef (member douta 11))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_21_ "douta<21>")
              (joined
                (portRef (member douta 10))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_22_ "douta<22>")
              (joined
                (portRef (member douta 9))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_23_ "douta<23>")
              (joined
                (portRef (member douta 8))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_24_ "douta<24>")
              (joined
                (portRef (member douta 7))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_25_ "douta<25>")
              (joined
                (portRef (member douta 6))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_26_ "douta<26>")
              (joined
                (portRef (member douta 5))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_27_ "douta<27>")
              (joined
                (portRef (member douta 4))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_28_ "douta<28>")
              (joined
                (portRef (member douta 3))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_29_ "douta<29>")
              (joined
                (portRef (member douta 2))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_30_ "douta<30>")
              (joined
                (portRef (member douta 1))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename douta_31_ "douta<31>")
              (joined
                (portRef (member douta 0))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net enb
              (joined
                (portRef enb)
                (portRef ENBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net clkb
              (joined
                (portRef clkb)
                (portRef CLKBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKBU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKBL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net ena
              (joined
                (portRef ena)
                (portRef ENAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef ENAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef CLKAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKAU
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef REGCLKAL
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_0_ "dinb<0>")
              (joined
                (portRef (member dinb 31))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_1_ "dinb<1>")
              (joined
                (portRef (member dinb 30))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_2_ "dinb<2>")
              (joined
                (portRef (member dinb 29))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_3_ "dinb<3>")
              (joined
                (portRef (member dinb 28))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_4_ "dinb<4>")
              (joined
                (portRef (member dinb 27))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_5_ "dinb<5>")
              (joined
                (portRef (member dinb 26))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_6_ "dinb<6>")
              (joined
                (portRef (member dinb 25))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_7_ "dinb<7>")
              (joined
                (portRef (member dinb 24))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_8_ "dinb<8>")
              (joined
                (portRef (member dinb 23))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_9_ "dinb<9>")
              (joined
                (portRef (member dinb 22))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_10_ "dinb<10>")
              (joined
                (portRef (member dinb 21))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_11_ "dinb<11>")
              (joined
                (portRef (member dinb 20))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_12_ "dinb<12>")
              (joined
                (portRef (member dinb 19))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_13_ "dinb<13>")
              (joined
                (portRef (member dinb 18))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_14_ "dinb<14>")
              (joined
                (portRef (member dinb 17))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_15_ "dinb<15>")
              (joined
                (portRef (member dinb 16))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_16_ "dinb<16>")
              (joined
                (portRef (member dinb 15))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_17_ "dinb<17>")
              (joined
                (portRef (member dinb 14))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_18_ "dinb<18>")
              (joined
                (portRef (member dinb 13))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_19_ "dinb<19>")
              (joined
                (portRef (member dinb 12))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_20_ "dinb<20>")
              (joined
                (portRef (member dinb 11))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_21_ "dinb<21>")
              (joined
                (portRef (member dinb 10))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_22_ "dinb<22>")
              (joined
                (portRef (member dinb 9))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_23_ "dinb<23>")
              (joined
                (portRef (member dinb 8))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_24_ "dinb<24>")
              (joined
                (portRef (member dinb 7))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_25_ "dinb<25>")
              (joined
                (portRef (member dinb 6))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_26_ "dinb<26>")
              (joined
                (portRef (member dinb 5))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_27_ "dinb<27>")
              (joined
                (portRef (member dinb 4))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_28_ "dinb<28>")
              (joined
                (portRef (member dinb 3))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_29_ "dinb<29>")
              (joined
                (portRef (member dinb 2))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_30_ "dinb<30>")
              (joined
                (portRef (member dinb 1))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dinb_31_ "dinb<31>")
              (joined
                (portRef (member dinb 0))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_2_ "addrb<2>")
              (joined
                (portRef (member addrb 29))
                (portRef (member ADDRBL 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_3_ "addrb<3>")
              (joined
                (portRef (member addrb 28))
                (portRef (member ADDRBL 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_4_ "addrb<4>")
              (joined
                (portRef (member addrb 27))
                (portRef (member ADDRBL 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_5_ "addrb<5>")
              (joined
                (portRef (member addrb 26))
                (portRef (member ADDRBL 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_6_ "addrb<6>")
              (joined
                (portRef (member addrb 25))
                (portRef (member ADDRBL 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_7_ "addrb<7>")
              (joined
                (portRef (member addrb 24))
                (portRef (member ADDRBL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_8_ "addrb<8>")
              (joined
                (portRef (member addrb 23))
                (portRef (member ADDRBL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_9_ "addrb<9>")
              (joined
                (portRef (member addrb 22))
                (portRef (member ADDRBL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_10_ "addrb<10>")
              (joined
                (portRef (member addrb 21))
                (portRef (member ADDRBL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_11_ "addrb<11>")
              (joined
                (portRef (member addrb 20))
                (portRef (member ADDRBL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_12_ "addrb<12>")
              (joined
                (portRef (member addrb 19))
                (portRef (member ADDRBL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addrb_13_ "addrb<13>")
              (joined
                (portRef (member addrb 18))
                (portRef (member ADDRBL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRBU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename web_0_ "web<0>")
              (joined
                (portRef (member web 3))
                (portRef (member WEBU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename web_1_ "web<1>")
              (joined
                (portRef (member web 2))
                (portRef (member WEBU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename web_2_ "web<2>")
              (joined
                (portRef (member web 1))
                (portRef (member WEBU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename web_3_ "web<3>")
              (joined
                (portRef (member web 0))
                (portRef (member WEBU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEBL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_0_ "dina<0>")
              (joined
                (portRef (member dina 31))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_1_ "dina<1>")
              (joined
                (portRef (member dina 30))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_2_ "dina<2>")
              (joined
                (portRef (member dina 29))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_3_ "dina<3>")
              (joined
                (portRef (member dina 28))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_4_ "dina<4>")
              (joined
                (portRef (member dina 27))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_5_ "dina<5>")
              (joined
                (portRef (member dina 26))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_6_ "dina<6>")
              (joined
                (portRef (member dina 25))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_7_ "dina<7>")
              (joined
                (portRef (member dina 24))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_8_ "dina<8>")
              (joined
                (portRef (member dina 23))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_9_ "dina<9>")
              (joined
                (portRef (member dina 22))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_10_ "dina<10>")
              (joined
                (portRef (member dina 21))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_11_ "dina<11>")
              (joined
                (portRef (member dina 20))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_12_ "dina<12>")
              (joined
                (portRef (member dina 19))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_13_ "dina<13>")
              (joined
                (portRef (member dina 18))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_14_ "dina<14>")
              (joined
                (portRef (member dina 17))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_15_ "dina<15>")
              (joined
                (portRef (member dina 16))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_16_ "dina<16>")
              (joined
                (portRef (member dina 15))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_17_ "dina<17>")
              (joined
                (portRef (member dina 14))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_18_ "dina<18>")
              (joined
                (portRef (member dina 13))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_19_ "dina<19>")
              (joined
                (portRef (member dina 12))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_20_ "dina<20>")
              (joined
                (portRef (member dina 11))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_21_ "dina<21>")
              (joined
                (portRef (member dina 10))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_22_ "dina<22>")
              (joined
                (portRef (member dina 9))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_23_ "dina<23>")
              (joined
                (portRef (member dina 8))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_24_ "dina<24>")
              (joined
                (portRef (member dina 7))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_25_ "dina<25>")
              (joined
                (portRef (member dina 6))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_26_ "dina<26>")
              (joined
                (portRef (member dina 5))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_27_ "dina<27>")
              (joined
                (portRef (member dina 4))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_28_ "dina<28>")
              (joined
                (portRef (member dina 3))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_29_ "dina<29>")
              (joined
                (portRef (member dina 2))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_30_ "dina<30>")
              (joined
                (portRef (member dina 1))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename dina_31_ "dina<31>")
              (joined
                (portRef (member dina 0))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 29))
                (portRef (member ADDRAL 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 28))
                (portRef (member ADDRAL 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 27))
                (portRef (member ADDRAL 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 26))
                (portRef (member ADDRAL 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 25))
                (portRef (member ADDRAL 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 24))
                (portRef (member ADDRAL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 23))
                (portRef (member ADDRAL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 22))
                (portRef (member ADDRAL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 21))
                (portRef (member ADDRAL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_11_ "addra<11>")
              (joined
                (portRef (member addra 20))
                (portRef (member ADDRAL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_12_ "addra<12>")
              (joined
                (portRef (member addra 19))
                (portRef (member ADDRAL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename addra_13_ "addra<13>")
              (joined
                (portRef (member addra 18))
                (portRef (member ADDRAL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member ADDRAU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename wea_0_ "wea<0>")
              (joined
                (portRef (member wea 3))
                (portRef (member WEAU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename wea_1_ "wea<1>")
              (joined
                (portRef (member wea 2))
                (portRef (member WEAU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename wea_2_ "wea<2>")
              (joined
                (portRef (member wea 1))
                (portRef (member WEAU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
            (net (rename wea_3_ "wea<3>")
              (joined
                (portRef (member wea 0))
                (portRef (member WEAU 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAU 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
                (portRef (member WEAL 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v5_init_ram_TRUE_DP_SINGLE_PRIM36_TDP))
              )
            )
          )
      )
    )
  )

  (design Main_Memory
    (cellRef Main_Memory
      (libraryRef Main_Memory_lib)
    )
    (property PART (string "5vlx110tff1136-1") (owner "Xilinx"))
  )
)

