// Seed: 1663097707
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  parameter id_3 = 1;
  logic id_4;
  generate
    genvar id_5;
  endgenerate
endmodule
module module_1 #(
    parameter id_4 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[id_4] = -1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1
);
  logic id_3;
  ;
  wire id_4;
  wire id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
