Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Mar 16 00:18:06 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : 7z010clg400-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 1078 |     0 |     17600 |  6.13 |
|   LUT as Logic             |  914 |     0 |     17600 |  5.19 |
|   LUT as Memory            |  164 |     0 |      6000 |  2.73 |
|     LUT as Distributed RAM |   24 |     0 |           |       |
|     LUT as Shift Register  |  140 |     0 |           |       |
| Slice Registers            | 1760 |     0 |     35200 |  5.00 |
|   Register as Flip Flop    | 1760 |     0 |     35200 |  5.00 |
|   Register as Latch        |    0 |     0 |     35200 |  0.00 |
| F7 Muxes                   |    8 |     0 |      8800 |  0.09 |
| F8 Muxes                   |    0 |     0 |      4400 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 220   |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 1496  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------------------------+-----------+-------+-----------+-------+
|                          Site Type                          |    Used   | Fixed | Available | Util% |
+-------------------------------------------------------------+-----------+-------+-----------+-------+
| Slice                                                       |       512 |     0 |      4400 | 11.64 |
|   SLICEL                                                    |       330 |     0 |           |       |
|   SLICEM                                                    |       182 |     0 |           |       |
| LUT as Logic                                                |       914 |     0 |     17600 |  5.19 |
|   using O5 output only                                      |         0 |       |           |       |
|   using O6 output only                                      |       771 |       |           |       |
|   using O5 and O6                                           |       143 |       |           |       |
| LUT as Memory                                               |       164 |     0 |      6000 |  2.73 |
|   LUT as Distributed RAM                                    |        24 |     0 |           |       |
|     using O5 output only                                    |         0 |       |           |       |
|     using O6 output only                                    |         0 |       |           |       |
|     using O5 and O6                                         |        24 |       |           |       |
|   LUT as Shift Register                                     |       140 |     0 |           |       |
|     using O5 output only                                    |         3 |       |           |       |
|     using O6 output only                                    |        33 |       |           |       |
|     using O5 and O6                                         |       104 |       |           |       |
| LUT Flip Flop Pairs                                         |      1638 |     0 |     17600 |  9.31 |
|   fully used LUT-FF pairs                                   |       753 |       |           |       |
|   LUT-FF pairs with unused LUT                              |       563 |       |           |       |
|   LUT-FF pairs with unused Flip Flop                        |       322 |       |           |       |
| Unique Control Sets                                         |       111 |       |           |       |
| Minimum number of registers lost to control set restriction | 352(Lost) |       |           |       |
+-------------------------------------------------------------+-----------+-------+-----------+-------+


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    2 |     0 |        60 |  3.33 |
|   RAMB36/FIFO*    |    2 |     0 |        60 |  3.33 |
|     RAMB36E1 only |    2 |       |           |       |
|   RAMB18          |    0 |     0 |       120 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        80 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    1 |     1 |       100 |  1.00 |
|   IOB Master Pads           |    1 |       |           |       |
|   IOB Slave Pads            |    0 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         2 |  0.00 |
| PHASER_REF                  |    0 |     0 |         2 |  0.00 |
| OUT_FIFO                    |    0 |     0 |         8 |  0.00 |
| IN_FIFO                     |    0 |     0 |         8 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         2 |  0.00 |
| IBUFGDS                     |    0 |     0 |        96 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |         8 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |         8 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       100 |  0.00 |
| ILOGIC                      |    0 |     0 |       100 |  0.00 |
| OLOGIC                      |    0 |     0 |       100 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    4 |     0 |        32 | 12.50 |
| BUFIO      |    0 |     0 |         8 |  0.00 |
| MMCME2_ADV |    1 |     0 |         2 | 50.00 |
| PLLE2_ADV  |    0 |     0 |         2 |  0.00 |
| BUFMRCE    |    0 |     0 |         4 |  0.00 |
| BUFHCE     |    0 |     0 |        48 |  0.00 |
| BUFR       |    0 |     0 |         8 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 1496 |        Flop & Latch |
| LUT6       |  435 |                 LUT |
| FDCE       |  220 |        Flop & Latch |
| LUT3       |  207 |                 LUT |
| LUT4       |  162 |                 LUT |
| SRL16E     |  144 |  Distributed Memory |
| LUT5       |  123 |                 LUT |
| SRLC32E    |   98 |  Distributed Memory |
| LUT2       |   96 |                 LUT |
| CARRY4     |   45 |          CarryLogic |
| RAMD32     |   36 |  Distributed Memory |
| LUT1       |   34 |                 LUT |
| FDPE       |   33 |        Flop & Latch |
| RAMS32     |   12 |  Distributed Memory |
| FDSE       |   11 |        Flop & Latch |
| MUXF7      |    8 |               MuxFx |
| BUFG       |    4 |               Clock |
| SRLC16E    |    2 |  Distributed Memory |
| RAMB36E1   |    2 |        Block Memory |
| MMCME2_ADV |    1 |               Clock |
| IBUF       |    1 |                  IO |
| BSCANE2    |    1 |              Others |
+------------+------+---------------------+


9. Black Boxes
--------------

+--------------------------+------+
|         Ref Name         | Used |
+--------------------------+------+
| design_1_blk_mem_gen_0_0 |    1 |
+--------------------------+------+


10. Instantiated Netlists
-------------------------

+--------------+------+
|   Ref Name   | Used |
+--------------+------+
| u_ila_0_0_CV |    1 |
| dbg_hub_CV   |    1 |
+--------------+------+


