
---------- Begin Simulation Statistics ----------
simSeconds                                   0.056866                       # Number of seconds simulated (Second)
simTicks                                  56865802000                       # Number of ticks simulated (Tick)
finalTick                                 56865802000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    292.87                       # Real time elapsed on the host (Second)
hostTickRate                                194169446                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     701052                       # Number of bytes of host memory used (Byte)
simInsts                                     48413712                       # Number of instructions simulated (Count)
simOps                                       86500844                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   165310                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     295359                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         56865803                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        97867800                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917807                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       95089498                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   9045                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12284757                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          14556347                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 141                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            56766951                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.675086                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.031001                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  25127605     44.26%     44.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   9606426     16.92%     61.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   5516856      9.72%     70.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4775013      8.41%     79.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3377281      5.95%     85.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4807128      8.47%     93.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2529829      4.46%     98.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    813921      1.43%     99.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    212892      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              56766951                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   80848     24.98%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      6      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     24.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     49      0.02%     25.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     25.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1001      0.31%     25.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    12      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   15      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 1      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 169213     52.28%     77.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 72119     22.28%     99.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               170      0.05%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              238      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1595443      1.68%      1.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55171412     58.02%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1934      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37345      0.04%     59.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2104530      2.21%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262446      0.28%     62.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6988      0.01%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275669      0.29%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14797      0.02%     62.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406541      0.43%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1058      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       655376      0.69%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393274      0.41%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131078      0.14%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       458757      0.48%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19422473     20.43%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9727499     10.23%     95.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2706350      2.85%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1454384      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       95089498                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.672174                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              323672                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003404                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                226644126                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               100712471                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        84106038                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  20634538                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10360895                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10313134                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    83499781                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10317946                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        149958                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        1934593                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        37293                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   98785607                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      548                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22869604                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11543118                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917805                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         10984                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        21272                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3104                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72669                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           76124                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148793                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          94653351                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      22033333                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    436147                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           33077942                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7113558                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     11044609                       # Number of stores executed (Count)
system.cpu.numRate                           1.664504                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     94540135                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    94419172                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      68009502                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     110566993                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.660386                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.615098                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            1666                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           98852                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    48413712                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      86500844                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.174581                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.174581                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.851368                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.851368                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  147809193                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  65869681                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10154251                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8327666                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19833521                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   20171752                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  48496371                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835170                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22869604                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11543118                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9797001                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2194241                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7672324                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2844982                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146584                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4346522                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4343740                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999360                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592495                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6279                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4083                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2196                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          644                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12281259                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917666                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146583                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     55164871                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.568042                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.388954                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        26967394     48.89%     48.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11993579     21.74%     70.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4427853      8.03%     78.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3722548      6.75%     85.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1021589      1.85%     87.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1292746      2.34%     89.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          491093      0.89%     90.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          997281      1.81%     92.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4250788      7.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     55164871                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             48413712                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               86500844                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    30064869                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19316023                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6508487                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10299427                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    79290112                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585659                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587380      1.84%      1.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     49848428     57.63%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1915      0.00%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        35091      0.04%     59.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2102037      2.43%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262432      0.30%     62.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.30%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6484      0.01%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273297      0.32%     62.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13148      0.02%     62.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404764      0.47%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          453      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       655360      0.76%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393218      0.45%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.15%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       458752      0.53%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16614820     19.21%     84.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9295996     10.75%     95.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2701203      3.12%     98.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1452850      1.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     86500844                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4250788                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21088147                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21088147                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21088147                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21088147                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       266764                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          266764                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       266764                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         266764                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  21073957986                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  21073957986                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  21073957986                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  21073957986                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21354911                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21354911                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21354911                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21354911                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.012492                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.012492                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.012492                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.012492                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 78998.507992                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 78998.507992                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 78998.507992                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 78998.507992                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        25091                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          154                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1112                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      22.563849                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           77                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       100325                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            100325                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       150442                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        150442                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       150442                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       150442                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       116322                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       116322                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       116322                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       116322                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7951396223                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7951396223                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7951396223                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7951396223                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005447                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005447                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005447                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005447                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 68356.770198                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 68356.770198                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 68356.770198                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 68356.770198                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 100068                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10397455                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10397455                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       208607                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        208607                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  17976202000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  17976202000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10606062                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10606062                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.019669                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.019669                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 86172.573308                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 86172.573308                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       150174                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       150174                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        58433                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        58433                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4970869219                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4970869219                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005509                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005509                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 85069.553489                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 85069.553489                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     10690692                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       10690692                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        58157                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        58157                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   3097755986                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   3097755986                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     10748849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     10748849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.005411                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.005411                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53265.402032                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53265.402032                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          268                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          268                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        57889                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        57889                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2980527004                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2980527004                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005386                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005386                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 51486.931956                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 51486.931956                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           127.981116                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             21228240                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             100196                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             211.867140                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              230000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   127.981116                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999852                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999852                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           42810018                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          42810018                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  6260012                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              35214811                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14203313                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                938857                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149958                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4279951                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   803                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              100754727                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3634                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8474190                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       58923972                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7672324                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5940318                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      48135089                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  301482                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  826                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5826                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          279                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                   8358934                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 47813                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           56766951                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.798478                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.062522                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 40115392     70.67%     70.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   998488      1.76%     72.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   804368      1.42%     73.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1230375      2.17%     76.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1494979      2.63%     78.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   853762      1.50%     80.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1685902      2.97%     83.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1237855      2.18%     85.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8345830     14.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             56766951                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.134920                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.036193                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8355816                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8355816                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8355816                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8355816                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3118                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3118                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3118                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3118                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    303767000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    303767000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    303767000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    303767000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8358934                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8358934                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8358934                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8358934                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000373                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000373                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000373                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000373                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 97423.669019                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 97423.669019                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 97423.669019                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 97423.669019                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          426                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      47.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          735                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           735                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          735                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          735                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2383                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2383                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2383                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2383                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    244903000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    244903000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    244903000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    244903000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000285                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000285                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000285                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000285                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 102770.877046                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 102770.877046                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 102770.877046                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 102770.877046                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   2125                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8355816                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8355816                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3118                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3118                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    303767000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    303767000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8358934                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8358934                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000373                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000373                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 97423.669019                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 97423.669019                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          735                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          735                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2383                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2383                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    244903000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    244903000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000285                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000285                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 102770.877046                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 102770.877046                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.913583                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              8358198                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2382                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3508.899244                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.913583                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999662                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999662                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          155                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16720250                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16720250                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    11418247                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3553581                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                24100                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3104                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 794272                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    887                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19316023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.445344                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.381414                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19138895     99.08%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 4982      0.03%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6070      0.03%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                18494      0.10%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  742      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 8793      0.05%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1316      0.01%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1980      0.01%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                24212      0.13%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                27935      0.14%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              25477      0.13%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              19862      0.10%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              17130      0.09%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                503      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                397      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                410      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7227      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1422      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1863      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1795      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1268      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1354      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                511      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                546      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                302      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                263      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                235      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                173      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                137      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                156      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1573      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              571                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19316023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                22030639                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11044617                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7889                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       790                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8359794                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1112                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149958                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6936597                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2127795                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       28243856                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14399927                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4908818                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               99924065                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9005                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 527534                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                3118009                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  45274                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              63                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           104557825                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   243188317                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                158913717                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10192939                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              87703617                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 16854202                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  918156                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              918272                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8122054                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        149687619                       # The number of ROB reads (Count)
system.cpu.rob.writes                       199166542                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 48413712                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   86500844                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    70                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                52497                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          61778                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean         109608                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2125                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq              15888                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp             15888                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               19226                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              19226                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq            50115                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            2383                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         6889                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.victimcache.mem_side_port::system.l2cache.cpu_side_port       239656                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   246545                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       152384                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.victimcache.mem_side_port::system.l2cache.cpu_side_port      8866496                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   9018880                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            102189                       # Total snoops (Count)
system.l2bus.snoopTraffic                     6540096                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              189800                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.286770                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.452429                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    135386     71.33%     71.33% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     54399     28.66%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                        15      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                189800                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            447941239                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             7160985                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           223911000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          158935                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        87210                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             54396                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        54381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data             17309                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                17309                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data            17309                       # number of overall hits (Count)
system.l2cache.overallHits::total               17309                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            2382                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           52032                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              54414                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           2382                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          52032                       # number of overall misses (Count)
system.l2cache.overallMisses::total             54414                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    237641000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   6491191724                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    6728832724                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    237641000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   6491191724                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   6728832724                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          2382                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         69341                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            71723                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         2382                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        69341                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           71723                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.750379                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.758669                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.750379                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.758669                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99765.323258                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 124753.838484                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 123659.953762                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99765.323258                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 124753.838484                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 123659.953762                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          102188                       # number of writebacks (Count)
system.l2cache.writebacks::total               102188                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         2382                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        52032                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          54414                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         2382                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        52032                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         54414                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    190021000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   5450525750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   5640546750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    190021000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   5450525750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   5640546750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.750379                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.758669                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.750379                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.758669                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79773.719563                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 104753.339291                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 103659.843974                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79773.719563                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 104753.339291                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 103659.843974                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                     47807                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         2120                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         2120                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.data        16051                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total         16051                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.data        34064                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total        34064                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.data   4372095485                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total   4372095485                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.data        50115                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total        50115                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.data     0.679717                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.679717                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.data 128349.444722                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 128349.444722                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.data        34064                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total        34064                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.data   3690815485                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total   3690815485                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.data     0.679717                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.679717                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.data 108349.444722                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 108349.444722                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          1258                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             1258                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        17968                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          17968                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   2119096239                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   2119096239                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        19226                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        19226                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.934568                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.934568                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 117937.235029                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 117937.235029                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        17968                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        17968                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   1759710265                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   1759710265                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.934568                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.934568                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 97935.789459                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 97935.789459                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu.inst         2382                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         2382                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    237641000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    237641000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         2382                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         2382                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99765.323258                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 99765.323258                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         2382                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         2382                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    190021000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    190021000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79773.719563                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 79773.719563                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data         7031                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total            7031                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data         8857                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total          8857                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu.data        53999                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total        53999                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu.data        15888                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total        15888                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.557465                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.557465                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu.data     6.096760                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total     6.096760                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu.data         8857                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total         8857                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data    274529992                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total    274529992                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.557465                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.557465                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 30995.821610                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 30995.821610                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks        34124                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total        34124                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks        34124                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total        34124                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        35064                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        35064                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        35064                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        35064                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4012.439426                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   93561                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 68200                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.371862                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                6286001                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks  4012.439426                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.979599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.979599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4067                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              63                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             602                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3402                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.992920                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1339552                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1339552                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     47807.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2381.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     51988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000660377750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2766                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2766                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               167907                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               45100                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        54381                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       47807                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      54381                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     47807                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.44                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  54381                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 47807                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    43472                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    10349                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      481                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       59                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1591                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1711                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2768                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2780                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2787                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2775                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2783                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2841                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2787                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2776                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2776                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2774                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2784                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2776                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2766                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2766                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2766                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       19.646421                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      86.352631                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           2765     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2766                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2766                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.276573                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.241994                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.098976                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1077     38.94%     38.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                39      1.41%     40.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1515     54.77%     95.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                99      3.58%     98.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                30      1.08%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 3      0.11%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 1      0.04%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26                 1      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                 1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2766                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3480384                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3059648                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               61203462.84749488                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               53804710.25450411                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    56865749000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      556481.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       152384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3327232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3058368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2679712.492228633258                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 58510244.874415032566                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 53782201.119752079248                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2381                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        52000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        47807                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     67715167                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2637775648                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1328582892184                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28439.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     50726.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  27790551.43                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       152384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      3328000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3480384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       152384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       152384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      1709696                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1709696                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2381                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         52000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            54381                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        26714                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           26714                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         2679712                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        58523750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           61203463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      2679712                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        2679712                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     30065451                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          30065451                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     30065451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        2679712                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       58523750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          91268914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 54369                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                47787                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          3190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3093                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          3444                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3292                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3350                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3524                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3404                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3707                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3399                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3583                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3376                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3497                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3347                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3072                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3016                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2908                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2805                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3053                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3072                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2967                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2937                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2957                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3043                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2961                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1686072065                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              271845000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2705490815                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 31011.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            49761.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                16416                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               39414                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             30.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            82.48                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        46318                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   141.079667                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    87.813209                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   225.118462                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        37308     80.55%     80.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4021      8.68%     89.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1102      2.38%     91.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          562      1.21%     92.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          376      0.81%     93.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          365      0.79%     94.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          244      0.53%     94.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          234      0.51%     95.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2106      4.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        46318                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3479616                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             3058368                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                61.189957                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                53.782201                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.42                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                54.65                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        165298140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         87842865                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       191266320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      122967540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4488715920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9950566380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  13457043840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    28463701005                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.541626                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  34766426604                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1898780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  20200595396                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        165469500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         87933945                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       196928340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      126480600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4488715920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9936179010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  13469159520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    28470866835                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    500.667639                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  34796818544                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1898780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  20170203456                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               36445                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         26714                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         21093                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2119                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              8889                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              17936                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             17936                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           36445                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       167577                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       167577                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  167577                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      6540032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      6540032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6540032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              63270                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    63270    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                63270                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           304475789                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          296602435                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         113196                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        58830                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.transDist::ReadResp            58179                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackDirty        98129                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackClean       140758                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeReq          15880                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeResp         15880                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExReq           42275                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExResp          42275                       # Transaction distribution (Count)
system.victimbus.transDist::ReadSharedReq        58183                       # Transaction distribution (Count)
system.victimbus.pktCount_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port       332992                       # Packet count per connected requestor and responder (Count)
system.victimbus.pktSize_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port     12849856                       # Cumulative packet size per connected requestor and responder (Byte)
system.victimbus.snoops                        138568                       # Total snoops (Count)
system.victimbus.snoopTraffic                 8868032                       # Total snoop traffic (Byte)
system.victimbus.snoopFanout::samples          254900                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::mean           0.272146                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::stdev          0.445066                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::0                185530     72.79%     72.79% # Request fanout histogram (Count)
system.victimbus.snoopFanout::1                 69370     27.21%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::total            254900                       # Request fanout histogram (Count)
system.victimbus.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimbus.reqLayer0.occupancy        316994994                       # Layer occupancy (ticks) (Tick)
system.victimbus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.victimbus.respLayer0.occupancy       332765904                       # Layer occupancy (ticks) (Tick)
system.victimbus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.victimbus.snoopLayer0.occupancy           2000                       # Layer occupancy (ticks) (Tick)
system.victimbus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.victimbus.snoop_filter.totRequests       216664                       # Total number of requests made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleRequests       116211                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.snoop_filter.totSnoops         69370                       # Total number of snoops made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleSnoops        69370                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimcache.demandHits::cpu.data         31104                       # number of demand (read+write) hits (Count)
system.victimcache.demandHits::total            31104                       # number of demand (read+write) hits (Count)
system.victimcache.overallHits::cpu.data        31104                       # number of overall hits (Count)
system.victimcache.overallHits::total           31104                       # number of overall hits (Count)
system.victimcache.demandMisses::cpu.data        69349                       # number of demand (read+write) misses (Count)
system.victimcache.demandMisses::total          69349                       # number of demand (read+write) misses (Count)
system.victimcache.overallMisses::cpu.data        69349                       # number of overall misses (Count)
system.victimcache.overallMisses::total         69349                       # number of overall misses (Count)
system.victimcache.demandMissLatency::cpu.data   6962127000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.demandMissLatency::total   6962127000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.overallMissLatency::cpu.data   6962127000                       # number of overall miss ticks (Tick)
system.victimcache.overallMissLatency::total   6962127000                       # number of overall miss ticks (Tick)
system.victimcache.demandAccesses::cpu.data       100453                       # number of demand (read+write) accesses (Count)
system.victimcache.demandAccesses::total       100453                       # number of demand (read+write) accesses (Count)
system.victimcache.overallAccesses::cpu.data       100453                       # number of overall (read+write) accesses (Count)
system.victimcache.overallAccesses::total       100453                       # number of overall (read+write) accesses (Count)
system.victimcache.demandMissRate::cpu.data     0.690363                       # miss rate for demand accesses (Ratio)
system.victimcache.demandMissRate::total     0.690363                       # miss rate for demand accesses (Ratio)
system.victimcache.overallMissRate::cpu.data     0.690363                       # miss rate for overall accesses (Ratio)
system.victimcache.overallMissRate::total     0.690363                       # miss rate for overall accesses (Ratio)
system.victimcache.demandAvgMissLatency::cpu.data 100392.608401                       # average overall miss latency ((Cycle/Count))
system.victimcache.demandAvgMissLatency::total 100392.608401                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::cpu.data 100392.608401                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::total 100392.608401                       # average overall miss latency ((Cycle/Count))
system.victimcache.blockedCycles::no_mshrs        21955                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCauses::no_mshrs          804                       # number of times access was blocked (Count)
system.victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.victimcache.avgBlocked::no_mshrs     27.307214                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.writebacks::writebacks       138544                       # number of writebacks (Count)
system.victimcache.writebacks::total           138544                       # number of writebacks (Count)
system.victimcache.demandMshrMisses::cpu.data        69349                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.demandMshrMisses::total        69349                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.overallMshrMisses::cpu.data        69349                       # number of overall MSHR misses (Count)
system.victimcache.overallMshrMisses::total        69349                       # number of overall MSHR misses (Count)
system.victimcache.demandMshrMissLatency::cpu.data   6962127000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.demandMshrMissLatency::total   6962127000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::cpu.data   6962127000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::total   6962127000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.demandMshrMissRate::cpu.data     0.690363                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.demandMshrMissRate::total     0.690363                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.overallMshrMissRate::cpu.data     0.690363                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.overallMshrMissRate::total     0.690363                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.demandAvgMshrMissLatency::cpu.data 100392.608401                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.demandAvgMshrMissLatency::total 100392.608401                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::cpu.data 100392.608401                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::total 100392.608401                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.replacements                 69203                       # number of replacements (Count)
system.victimcache.ReadExReq.hits::cpu.data        23041                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.hits::total        23041                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.misses::cpu.data        19234                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.misses::total        19234                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.missLatency::cpu.data   2168109000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.missLatency::total   2168109000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.accesses::cpu.data        42275                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.accesses::total        42275                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.missRate::cpu.data     0.454973                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.missRate::total     0.454973                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMissLatency::cpu.data 112722.730581                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMissLatency::total 112722.730581                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.mshrMisses::cpu.data        19234                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMisses::total        19234                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMissLatency::cpu.data   2168109000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissLatency::total   2168109000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissRate::cpu.data     0.454973                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.mshrMissRate::total     0.454973                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMshrMissLatency::cpu.data 112722.730581                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMshrMissLatency::total 112722.730581                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.hits::cpu.data         8063                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.hits::total         8063                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.misses::cpu.data        50115                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.misses::total        50115                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.missLatency::cpu.data   4794018000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.missLatency::total   4794018000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.accesses::cpu.data        58178                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.accesses::total        58178                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.missRate::cpu.data     0.861408                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.missRate::total     0.861408                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMissLatency::cpu.data 95660.341215                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMissLatency::total 95660.341215                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.mshrMisses::cpu.data        50115                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMisses::total        50115                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMissLatency::cpu.data   4794018000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissLatency::total   4794018000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissRate::cpu.data     0.861408                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.mshrMissRate::total     0.861408                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMshrMissLatency::cpu.data 95660.341215                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMshrMissLatency::total 95660.341215                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.misses::cpu.data        15880                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.misses::total        15880                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.accesses::cpu.data        15880                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.accesses::total        15880                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMisses::cpu.data        15880                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMisses::total        15880                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMissLatency::cpu.data    637880000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissLatency::total    637880000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.avgMshrMissLatency::cpu.data 40168.765743                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.avgMshrMissLatency::total 40168.765743                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.WritebackClean.hits::writebacks        37274                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.hits::total        37274                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.accesses::writebacks        37274                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackClean.accesses::total        37274                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.hits::writebacks        63051                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.hits::total        63051                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.accesses::writebacks        63051                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.accesses::total        63051                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimcache.tags.tagsInUse           15.997050                       # Average ticks per tags in use ((Tick/Count))
system.victimcache.tags.totalRefs              131437                       # Total number of references to valid blocks. (Count)
system.victimcache.tags.sampledRefs            100322                       # Sample count of references to valid blocks. (Count)
system.victimcache.tags.avgRefs              1.310151                       # Average number of references to valid blocks. ((Count/Count))
system.victimcache.tags.warmupTick            2564000                       # The tick when the warmup percentage was hit. (Tick)
system.victimcache.tags.occupancies::writebacks    15.997050                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.victimcache.tags.avgOccs::writebacks     0.999816                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.avgOccs::total       0.999816                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.victimcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.victimcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.victimcache.tags.tagAccesses           3566850                       # Number of tag accesses (Count)
system.victimcache.tags.dataAccesses          3566850                       # Number of data accesses (Count)
system.victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56865802000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
