**CSE 243A**: Intr Synthesis Method VLSI CAD (4 units)

- **A00** (Lecture) (time and location TBA) by staff
- **B00** (Lecture) at 5:00 pm–6:20 pm on Monday, Wednesday at EBU3B 2154 by Orailoglu, Alex (A00673427)
- **B00** (Final Exam) at 7:00 pm–9:59 pm on Thursday at EBU3B 2154 by Orailoglu, Alex (A00673427)

[Enrollment numbers over time](./CSE243A.tsv)
