$comment
	File created using the following command:
		vcd file AdderDemo.msim.vcd -direction
$end
$date
	Sat Feb 25 18:01:28 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module AddSub4_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # sub $end
$var wire 1 $ cout $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / s[0]~output_o $end
$var wire 1 0 s[1]~output_o $end
$var wire 1 1 s[2]~output_o $end
$var wire 1 2 s[3]~output_o $end
$var wire 1 3 cout~output_o $end
$var wire 1 4 a[0]~input_o $end
$var wire 1 5 b[0]~input_o $end
$var wire 1 6 addSub|bit0|s~0_combout $end
$var wire 1 7 a[1]~input_o $end
$var wire 1 8 sub~input_o $end
$var wire 1 9 addSub|bit0|cout~0_combout $end
$var wire 1 : b[1]~input_o $end
$var wire 1 ; addSub|bit1|s~combout $end
$var wire 1 < a[2]~input_o $end
$var wire 1 = b[2]~input_o $end
$var wire 1 > addSub|bit1|cout~0_combout $end
$var wire 1 ? addSub|bit2|s~0_combout $end
$var wire 1 @ a[3]~input_o $end
$var wire 1 A b[3]~input_o $end
$var wire 1 B addSub|bit2|cout~0_combout $end
$var wire 1 C addSub|bit3|s~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
b1100 "
0#
0$
1(
1'
0&
0%
0)
1*
x+
1,
1-
1.
1/
10
01
02
03
14
05
16
17
08
09
0:
1;
1<
1=
0>
0?
0@
1A
1B
0C
$end
#100000
b100 "
b110 "
b111 "
15
1:
0A
19
1>
06
0;
1C
12
00
0/
0(
0'
1%
1;
1?
11
10
1'
1&
#200000
b1111 !
1#
b1111 "
b1101 "
18
0:
1A
1@
0C
0?
01
02
0%
0&
#300000
b1011 !
b1010 !
b10 !
0#
b101 "
08
0A
04
0<
0@
09
1C
0;
16
1/
00
12
0>
1%
0'
1(
1;
10
0B
1'
1?
11
1&
0C
02
0%
#400000
b111 "
b11 !
14
1:
19
1>
06
0;
00
0/
1B
0(
0'
1;
0?
01
10
1'
0&
1C
12
1%
#500000
b1 !
b11 "
b101 !
b1011 "
b1001 "
b100 !
0:
0=
1A
04
07
1<
0>
09
0C
16
1/
02
0B
0%
1(
1?
0;
00
11
1&
0'
1C
12
1%
#600000
b110 !
b10 !
b1011 "
1:
17
0<
1>
0?
01
0&
1?
11
1&
#700000
b1111 "
b111 "
b0 !
b100 !
b101 "
07
1<
0:
1=
0A
0>
1B
0C
02
0%
0?
1C
12
01
0&
1%
#800000
b1100 !
1#
b1101 !
b1 "
b1001 "
18
0=
1A
14
1@
19
0C
1;
06
0/
10
02
1>
0%
1'
0(
0;
00
0'
1?
11
1&
#900000
b1000 "
b1010 "
b1100 !
b10 "
04
05
1:
0A
0>
1;
1C
12
10
1'
1%
0?
01
0&
#1000000
