library IEEE;
use IEEE.std_logic_1164.ALL;

entity tb is
   port(clk:in    std_logic);
end tb;


