
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,8,cc,0,0,offset}                   Premise(F2)
	S3= ICache[addr]={17,8,cc,0,0,offset}                       Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.CIA=>ALU.A                                           Premise(F4)
	S7= A_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= SEXT.Out=>A_EX.In                                      Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= IR_MEM.Out20_18=>CP1.cc                                Premise(F13)
	S16= IR_MEM.Out16=>CP1.tf                                   Premise(F14)
	S17= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F15)
	S18= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F16)
	S19= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F17)
	S20= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F18)
	S21= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F19)
	S22= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F20)
	S23= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F21)
	S24= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F22)
	S25= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F23)
	S26= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F24)
	S27= FU.Bub_ID=>CU_ID.Bub                                   Premise(F25)
	S28= FU.Halt_ID=>CU_ID.Halt                                 Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F29)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F30)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F31)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F32)
	S35= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F33)
	S36= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F34)
	S37= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F35)
	S38= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= ConditionReg_WB.Out=>CU_WB.fp                          Premise(F41)
	S44= CP1.fp=>ConditionReg_DMMU1.In                          Premise(F42)
	S45= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F43)
	S46= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F44)
	S47= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F45)
	S48= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F46)
	S49= ICache.Hit=>FU.ICacheHit                               Premise(F47)
	S50= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F48)
	S51= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F49)
	S52= IR_EX.Out=>FU.IR_EX                                    Premise(F50)
	S53= IR_ID.Out=>FU.IR_ID                                    Premise(F51)
	S54= IR_MEM.Out=>FU.IR_MEM                                  Premise(F52)
	S55= IR_WB.Out=>FU.IR_WB                                    Premise(F53)
	S56= IMMU.Addr=>IAddrReg.In                                 Premise(F54)
	S57= PC.Out=>ICache.IEA                                     Premise(F55)
	S58= ICache.IEA=addr                                        Path(S5,S57)
	S59= ICache.Hit=ICacheHit(addr)                             ICache-Search(S58)
	S60= ICache.Out={17,8,cc,0,0,offset}                        ICache-Search(S58,S3)
	S61= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S59,S33)
	S62= FU.ICacheHit=ICacheHit(addr)                           Path(S59,S49)
	S63= ICache.Out=>ICacheReg.In                               Premise(F56)
	S64= ICacheReg.In={17,8,cc,0,0,offset}                      Path(S60,S63)
	S65= PC.Out=>IMMU.IEA                                       Premise(F57)
	S66= IMMU.IEA=addr                                          Path(S5,S65)
	S67= CP0.ASID=>IMMU.PID                                     Premise(F58)
	S68= IMMU.PID=pid                                           Path(S4,S67)
	S69= IMMU.Addr={pid,addr}                                   IMMU-Search(S68,S66)
	S70= IAddrReg.In={pid,addr}                                 Path(S69,S56)
	S71= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S68,S66)
	S72= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S71,S34)
	S73= IR_MEM.Out=>IR_DMMU1.In                                Premise(F59)
	S74= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F60)
	S75= IR_ID.Out=>IR_EX.In                                    Premise(F61)
	S76= ICache.Out=>IR_ID.In                                   Premise(F62)
	S77= IR_ID.In={17,8,cc,0,0,offset}                          Path(S60,S76)
	S78= ICache.Out=>IR_IMMU.In                                 Premise(F63)
	S79= IR_IMMU.In={17,8,cc,0,0,offset}                        Path(S60,S78)
	S80= IR_EX.Out=>IR_MEM.In                                   Premise(F64)
	S81= IR_DMMU2.Out=>IR_WB.In                                 Premise(F65)
	S82= IR_MEM.Out=>IR_WB.In                                   Premise(F66)
	S83= ALUOut_WB.Out=>PC.In                                   Premise(F67)
	S84= IR_ID.Out15_0=>SEXT.In                                 Premise(F68)
	S85= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F69)
	S86= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F70)
	S87= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F71)
	S88= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F72)
	S89= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F73)
	S90= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F74)
	S91= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F75)
	S92= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F76)
	S93= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F77)
	S94= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F78)
	S95= IR_EX.Out31_26=>CU_EX.Op                               Premise(F79)
	S96= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F80)
	S97= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F81)
	S98= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F82)
	S99= IR_ID.Out31_26=>CU_ID.Op                               Premise(F83)
	S100= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F84)
	S101= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F85)
	S102= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F86)
	S103= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F87)
	S104= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F88)
	S105= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F89)
	S106= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F90)
	S107= IR_WB.Out31_26=>CU_WB.Op                              Premise(F91)
	S108= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F92)
	S109= CtrlPC=0                                              Premise(F93)
	S110= CtrlPCInc=1                                           Premise(F94)
	S111= PC[Out]=addr+4                                        PC-Inc(S1,S109,S110)
	S112= PC[CIA]=addr                                          PC-Inc(S1,S109,S110)
	S113= CtrlA_EX=0                                            Premise(F95)
	S114= CtrlALUOut_MEM=0                                      Premise(F96)
	S115= CtrlALUOut_DMMU1=0                                    Premise(F97)
	S116= CtrlALUOut_DMMU2=0                                    Premise(F98)
	S117= CtrlALUOut_WB=0                                       Premise(F99)
	S118= CtrlA_MEM=0                                           Premise(F100)
	S119= CtrlA_WB=0                                            Premise(F101)
	S120= CtrlIR_MEM=0                                          Premise(F102)
	S121= CtrlCP1=0                                             Premise(F103)
	S122= CtrlICache=0                                          Premise(F104)
	S123= ICache[addr]={17,8,cc,0,0,offset}                     ICache-Hold(S3,S122)
	S124= CtrlIMMU=0                                            Premise(F105)
	S125= CtrlConditionReg_WB=0                                 Premise(F106)
	S126= CtrlConditionReg_DMMU1=0                              Premise(F107)
	S127= CtrlConditionReg_DMMU2=0                              Premise(F108)
	S128= CtrlConditionReg_MEM=0                                Premise(F109)
	S129= CtrlIR_DMMU1=0                                        Premise(F110)
	S130= CtrlIR_DMMU2=0                                        Premise(F111)
	S131= CtrlIR_EX=0                                           Premise(F112)
	S132= CtrlIR_ID=1                                           Premise(F113)
	S133= [IR_ID]={17,8,cc,0,0,offset}                          IR_ID-Write(S77,S132)
	S134= CtrlIR_IMMU=0                                         Premise(F114)
	S135= CtrlIR_WB=0                                           Premise(F115)
	S136= CtrlIAddrReg=0                                        Premise(F116)
	S137= CtrlIMem=0                                            Premise(F117)
	S138= IMem[{pid,addr}]={17,8,cc,0,0,offset}                 IMem-Hold(S2,S137)
	S139= CtrlICacheReg=0                                       Premise(F118)
	S140= CtrlASIDIn=0                                          Premise(F119)
	S141= CtrlCP0=0                                             Premise(F120)
	S142= CP0[ASID]=pid                                         CP0-Hold(S0,S141)
	S143= CtrlEPCIn=0                                           Premise(F121)
	S144= CtrlExCodeIn=0                                        Premise(F122)
	S145= CtrlIRMux=0                                           Premise(F123)

ID	S146= PC.Out=addr+4                                         PC-Out(S111)
	S147= PC.CIA=addr                                           PC-Out(S112)
	S148= PC.CIA31_28=addr[31:28]                               PC-Out(S112)
	S149= IR_ID.Out={17,8,cc,0,0,offset}                        IR-Out(S133)
	S150= IR_ID.Out31_26=17                                     IR-Out(S133)
	S151= IR_ID.Out25_21=8                                      IR-Out(S133)
	S152= IR_ID.Out20_18=cc                                     IR-Out(S133)
	S153= IR_ID.Out17=0                                         IR-Out(S133)
	S154= IR_ID.Out16=0                                         IR-Out(S133)
	S155= IR_ID.Out15_0=offset                                  IR-Out(S133)
	S156= CP0.ASID=pid                                          CP0-Read-ASID(S142)
	S157= PC.CIA=>ALU.A                                         Premise(F244)
	S158= ALU.A=addr                                            Path(S147,S157)
	S159= A_EX.Out=>ALU.B                                       Premise(F245)
	S160= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F246)
	S161= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F247)
	S162= ALU.Out=>ALUOut_MEM.In                                Premise(F248)
	S163= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F249)
	S164= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F250)
	S165= SEXT.Out=>A_EX.In                                     Premise(F251)
	S166= A_MEM.Out=>A_WB.In                                    Premise(F252)
	S167= IR_MEM.Out20_18=>CP1.cc                               Premise(F253)
	S168= IR_MEM.Out16=>CP1.tf                                  Premise(F254)
	S169= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F255)
	S170= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F256)
	S171= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F257)
	S172= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F258)
	S173= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F259)
	S174= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F260)
	S175= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F261)
	S176= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F262)
	S177= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F263)
	S178= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F264)
	S179= FU.Bub_ID=>CU_ID.Bub                                  Premise(F265)
	S180= FU.Halt_ID=>CU_ID.Halt                                Premise(F266)
	S181= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F267)
	S182= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F268)
	S183= FU.Bub_IF=>CU_IF.Bub                                  Premise(F269)
	S184= FU.Halt_IF=>CU_IF.Halt                                Premise(F270)
	S185= ICache.Hit=>CU_IF.ICacheHit                           Premise(F271)
	S186= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F272)
	S187= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F273)
	S188= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F274)
	S189= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F275)
	S190= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F276)
	S191= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F277)
	S192= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F278)
	S193= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F279)
	S194= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F280)
	S195= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F281)
	S196= CP1.fp=>ConditionReg_DMMU1.In                         Premise(F282)
	S197= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F283)
	S198= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F284)
	S199= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F285)
	S200= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F286)
	S201= ICache.Hit=>FU.ICacheHit                              Premise(F287)
	S202= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F288)
	S203= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F289)
	S204= IR_EX.Out=>FU.IR_EX                                   Premise(F290)
	S205= IR_ID.Out=>FU.IR_ID                                   Premise(F291)
	S206= FU.IR_ID={17,8,cc,0,0,offset}                         Path(S149,S205)
	S207= IR_MEM.Out=>FU.IR_MEM                                 Premise(F292)
	S208= IR_WB.Out=>FU.IR_WB                                   Premise(F293)
	S209= FU.InID1_RReg=5'b00000                                Premise(F294)
	S210= FU.InID2_RReg=5'b00000                                Premise(F295)
	S211= IMMU.Addr=>IAddrReg.In                                Premise(F296)
	S212= PC.Out=>ICache.IEA                                    Premise(F297)
	S213= ICache.IEA=addr+4                                     Path(S146,S212)
	S214= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S213)
	S215= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S214,S185)
	S216= FU.ICacheHit=ICacheHit(addr+4)                        Path(S214,S201)
	S217= ICache.Out=>ICacheReg.In                              Premise(F298)
	S218= PC.Out=>IMMU.IEA                                      Premise(F299)
	S219= IMMU.IEA=addr+4                                       Path(S146,S218)
	S220= CP0.ASID=>IMMU.PID                                    Premise(F300)
	S221= IMMU.PID=pid                                          Path(S156,S220)
	S222= IMMU.Addr={pid,addr+4}                                IMMU-Search(S221,S219)
	S223= IAddrReg.In={pid,addr+4}                              Path(S222,S211)
	S224= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S221,S219)
	S225= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S224,S186)
	S226= IR_MEM.Out=>IR_DMMU1.In                               Premise(F301)
	S227= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F302)
	S228= IR_ID.Out=>IR_EX.In                                   Premise(F303)
	S229= IR_EX.In={17,8,cc,0,0,offset}                         Path(S149,S228)
	S230= ICache.Out=>IR_ID.In                                  Premise(F304)
	S231= ICache.Out=>IR_IMMU.In                                Premise(F305)
	S232= IR_EX.Out=>IR_MEM.In                                  Premise(F306)
	S233= IR_DMMU2.Out=>IR_WB.In                                Premise(F307)
	S234= IR_MEM.Out=>IR_WB.In                                  Premise(F308)
	S235= ALUOut_WB.Out=>PC.In                                  Premise(F309)
	S236= IR_ID.Out15_0=>SEXT.In                                Premise(F310)
	S237= SEXT.In=offset                                        Path(S155,S236)
	S238= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S237)
	S239= A_EX.In={14{offset[15]},offset,2{0}}                  Path(S238,S165)
	S240= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F311)
	S241= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F312)
	S242= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F313)
	S243= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F314)
	S244= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F315)
	S245= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F316)
	S246= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F317)
	S247= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F318)
	S248= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F319)
	S249= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F320)
	S250= IR_EX.Out31_26=>CU_EX.Op                              Premise(F321)
	S251= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F322)
	S252= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F323)
	S253= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F324)
	S254= CU_ID.IRFunc2=8                                       Path(S151,S253)
	S255= IR_ID.Out31_26=>CU_ID.Op                              Premise(F325)
	S256= CU_ID.Op=17                                           Path(S150,S255)
	S257= CU_ID.Func=alu_add                                    CU_ID(S256,S254)
	S258= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F326)
	S259= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F327)
	S260= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F328)
	S261= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F329)
	S262= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F330)
	S263= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F331)
	S264= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F332)
	S265= IR_WB.Out31_26=>CU_WB.Op                              Premise(F333)
	S266= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F334)
	S267= CtrlPC=0                                              Premise(F335)
	S268= CtrlPCInc=0                                           Premise(F336)
	S269= PC[CIA]=addr                                          PC-Hold(S112,S268)
	S270= PC[Out]=addr+4                                        PC-Hold(S111,S267,S268)
	S271= CtrlA_EX=1                                            Premise(F337)
	S272= [A_EX]={14{offset[15]},offset,2{0}}                   A_EX-Write(S239,S271)
	S273= CtrlALUOut_MEM=0                                      Premise(F338)
	S274= CtrlALUOut_DMMU1=0                                    Premise(F339)
	S275= CtrlALUOut_DMMU2=0                                    Premise(F340)
	S276= CtrlALUOut_WB=0                                       Premise(F341)
	S277= CtrlA_MEM=0                                           Premise(F342)
	S278= CtrlA_WB=0                                            Premise(F343)
	S279= CtrlIR_MEM=0                                          Premise(F344)
	S280= CtrlCP1=0                                             Premise(F345)
	S281= CtrlICache=0                                          Premise(F346)
	S282= ICache[addr]={17,8,cc,0,0,offset}                     ICache-Hold(S123,S281)
	S283= CtrlIMMU=0                                            Premise(F347)
	S284= CtrlConditionReg_WB=0                                 Premise(F348)
	S285= CtrlConditionReg_DMMU1=0                              Premise(F349)
	S286= CtrlConditionReg_DMMU2=0                              Premise(F350)
	S287= CtrlConditionReg_MEM=0                                Premise(F351)
	S288= CtrlIR_DMMU1=0                                        Premise(F352)
	S289= CtrlIR_DMMU2=0                                        Premise(F353)
	S290= CtrlIR_EX=1                                           Premise(F354)
	S291= [IR_EX]={17,8,cc,0,0,offset}                          IR_EX-Write(S229,S290)
	S292= CtrlIR_ID=0                                           Premise(F355)
	S293= [IR_ID]={17,8,cc,0,0,offset}                          IR_ID-Hold(S133,S292)
	S294= CtrlIR_IMMU=0                                         Premise(F356)
	S295= CtrlIR_WB=0                                           Premise(F357)
	S296= CtrlIAddrReg=0                                        Premise(F358)
	S297= CtrlIMem=0                                            Premise(F359)
	S298= IMem[{pid,addr}]={17,8,cc,0,0,offset}                 IMem-Hold(S138,S297)
	S299= CtrlICacheReg=0                                       Premise(F360)
	S300= CtrlASIDIn=0                                          Premise(F361)
	S301= CtrlCP0=0                                             Premise(F362)
	S302= CP0[ASID]=pid                                         CP0-Hold(S142,S301)
	S303= CtrlEPCIn=0                                           Premise(F363)
	S304= CtrlExCodeIn=0                                        Premise(F364)
	S305= CtrlIRMux=0                                           Premise(F365)

EX	S306= PC.CIA=addr                                           PC-Out(S269)
	S307= PC.CIA31_28=addr[31:28]                               PC-Out(S269)
	S308= PC.Out=addr+4                                         PC-Out(S270)
	S309= A_EX.Out={14{offset[15]},offset,2{0}}                 A_EX-Out(S272)
	S310= A_EX.Out1_0={{14{offset[15]},offset,2{0}}}[1:0]       A_EX-Out(S272)
	S311= A_EX.Out4_0={{14{offset[15]},offset,2{0}}}[4:0]       A_EX-Out(S272)
	S312= IR_EX.Out={17,8,cc,0,0,offset}                        IR_EX-Out(S291)
	S313= IR_EX.Out31_26=17                                     IR_EX-Out(S291)
	S314= IR_EX.Out25_21=8                                      IR_EX-Out(S291)
	S315= IR_EX.Out20_18=cc                                     IR_EX-Out(S291)
	S316= IR_EX.Out17=0                                         IR_EX-Out(S291)
	S317= IR_EX.Out16=0                                         IR_EX-Out(S291)
	S318= IR_EX.Out15_0=offset                                  IR_EX-Out(S291)
	S319= IR_ID.Out={17,8,cc,0,0,offset}                        IR-Out(S293)
	S320= IR_ID.Out31_26=17                                     IR-Out(S293)
	S321= IR_ID.Out25_21=8                                      IR-Out(S293)
	S322= IR_ID.Out20_18=cc                                     IR-Out(S293)
	S323= IR_ID.Out17=0                                         IR-Out(S293)
	S324= IR_ID.Out16=0                                         IR-Out(S293)
	S325= IR_ID.Out15_0=offset                                  IR-Out(S293)
	S326= CP0.ASID=pid                                          CP0-Read-ASID(S302)
	S327= PC.CIA=>ALU.A                                         Premise(F366)
	S328= ALU.A=addr                                            Path(S306,S327)
	S329= A_EX.Out=>ALU.B                                       Premise(F367)
	S330= ALU.B={14{offset[15]},offset,2{0}}                    Path(S309,S329)
	S331= ALU.Func=6'b010010                                    Premise(F368)
	S332= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S328,S330)
	S333= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S328,S330)
	S334= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S328,S330)
	S335= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S328,S330)
	S336= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S328,S330)
	S337= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F369)
	S338= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F370)
	S339= ALU.Out=>ALUOut_MEM.In                                Premise(F371)
	S340= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S332,S339)
	S341= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F372)
	S342= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F373)
	S343= SEXT.Out=>A_EX.In                                     Premise(F374)
	S344= A_MEM.Out=>A_WB.In                                    Premise(F375)
	S345= IR_MEM.Out20_18=>CP1.cc                               Premise(F376)
	S346= IR_MEM.Out16=>CP1.tf                                  Premise(F377)
	S347= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F378)
	S348= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F379)
	S349= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F380)
	S350= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F381)
	S351= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F382)
	S352= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F383)
	S353= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F384)
	S354= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F385)
	S355= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F386)
	S356= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F387)
	S357= FU.Bub_ID=>CU_ID.Bub                                  Premise(F388)
	S358= FU.Halt_ID=>CU_ID.Halt                                Premise(F389)
	S359= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F390)
	S360= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F391)
	S361= FU.Bub_IF=>CU_IF.Bub                                  Premise(F392)
	S362= FU.Halt_IF=>CU_IF.Halt                                Premise(F393)
	S363= ICache.Hit=>CU_IF.ICacheHit                           Premise(F394)
	S364= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F395)
	S365= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F396)
	S366= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F397)
	S367= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F398)
	S368= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F399)
	S369= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F400)
	S370= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F401)
	S371= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F402)
	S372= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F403)
	S373= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F404)
	S374= CP1.fp=>ConditionReg_DMMU1.In                         Premise(F405)
	S375= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F406)
	S376= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F407)
	S377= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F408)
	S378= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F409)
	S379= ICache.Hit=>FU.ICacheHit                              Premise(F410)
	S380= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F411)
	S381= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F412)
	S382= IR_EX.Out=>FU.IR_EX                                   Premise(F413)
	S383= FU.IR_EX={17,8,cc,0,0,offset}                         Path(S312,S382)
	S384= IR_ID.Out=>FU.IR_ID                                   Premise(F414)
	S385= FU.IR_ID={17,8,cc,0,0,offset}                         Path(S319,S384)
	S386= IR_MEM.Out=>FU.IR_MEM                                 Premise(F415)
	S387= IR_WB.Out=>FU.IR_WB                                   Premise(F416)
	S388= FU.InEX_WReg=5'b00000                                 Premise(F417)
	S389= IMMU.Addr=>IAddrReg.In                                Premise(F418)
	S390= PC.Out=>ICache.IEA                                    Premise(F419)
	S391= ICache.IEA=addr+4                                     Path(S308,S390)
	S392= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S391)
	S393= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S392,S363)
	S394= FU.ICacheHit=ICacheHit(addr+4)                        Path(S392,S379)
	S395= ICache.Out=>ICacheReg.In                              Premise(F420)
	S396= PC.Out=>IMMU.IEA                                      Premise(F421)
	S397= IMMU.IEA=addr+4                                       Path(S308,S396)
	S398= CP0.ASID=>IMMU.PID                                    Premise(F422)
	S399= IMMU.PID=pid                                          Path(S326,S398)
	S400= IMMU.Addr={pid,addr+4}                                IMMU-Search(S399,S397)
	S401= IAddrReg.In={pid,addr+4}                              Path(S400,S389)
	S402= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S399,S397)
	S403= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S402,S364)
	S404= IR_MEM.Out=>IR_DMMU1.In                               Premise(F423)
	S405= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F424)
	S406= IR_ID.Out=>IR_EX.In                                   Premise(F425)
	S407= IR_EX.In={17,8,cc,0,0,offset}                         Path(S319,S406)
	S408= ICache.Out=>IR_ID.In                                  Premise(F426)
	S409= ICache.Out=>IR_IMMU.In                                Premise(F427)
	S410= IR_EX.Out=>IR_MEM.In                                  Premise(F428)
	S411= IR_MEM.In={17,8,cc,0,0,offset}                        Path(S312,S410)
	S412= IR_DMMU2.Out=>IR_WB.In                                Premise(F429)
	S413= IR_MEM.Out=>IR_WB.In                                  Premise(F430)
	S414= ALUOut_WB.Out=>PC.In                                  Premise(F431)
	S415= IR_ID.Out15_0=>SEXT.In                                Premise(F432)
	S416= SEXT.In=offset                                        Path(S325,S415)
	S417= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S416)
	S418= A_EX.In={14{offset[15]},offset,2{0}}                  Path(S417,S343)
	S419= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F433)
	S420= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F434)
	S421= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F435)
	S422= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F436)
	S423= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F437)
	S424= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F438)
	S425= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F439)
	S426= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F440)
	S427= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F441)
	S428= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F442)
	S429= CU_EX.IRFunc2=8                                       Path(S314,S428)
	S430= IR_EX.Out31_26=>CU_EX.Op                              Premise(F443)
	S431= CU_EX.Op=17                                           Path(S313,S430)
	S432= CU_EX.Func=alu_add                                    CU_EX(S431,S429)
	S433= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F444)
	S434= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F445)
	S435= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F446)
	S436= CU_ID.IRFunc2=8                                       Path(S321,S435)
	S437= IR_ID.Out31_26=>CU_ID.Op                              Premise(F447)
	S438= CU_ID.Op=17                                           Path(S320,S437)
	S439= CU_ID.Func=alu_add                                    CU_ID(S438,S436)
	S440= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F448)
	S441= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F449)
	S442= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F450)
	S443= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F451)
	S444= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F452)
	S445= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F453)
	S446= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F454)
	S447= IR_WB.Out31_26=>CU_WB.Op                              Premise(F455)
	S448= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F456)
	S449= CtrlPC=0                                              Premise(F457)
	S450= CtrlPCInc=0                                           Premise(F458)
	S451= PC[CIA]=addr                                          PC-Hold(S269,S450)
	S452= PC[Out]=addr+4                                        PC-Hold(S270,S449,S450)
	S453= CtrlA_EX=0                                            Premise(F459)
	S454= [A_EX]={14{offset[15]},offset,2{0}}                   A_EX-Hold(S272,S453)
	S455= CtrlALUOut_MEM=1                                      Premise(F460)
	S456= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S340,S455)
	S457= CtrlALUOut_DMMU1=0                                    Premise(F461)
	S458= CtrlALUOut_DMMU2=0                                    Premise(F462)
	S459= CtrlALUOut_WB=0                                       Premise(F463)
	S460= CtrlA_MEM=0                                           Premise(F464)
	S461= CtrlA_WB=0                                            Premise(F465)
	S462= CtrlIR_MEM=1                                          Premise(F466)
	S463= [IR_MEM]={17,8,cc,0,0,offset}                         IR_MEM-Write(S411,S462)
	S464= CtrlCP1=0                                             Premise(F467)
	S465= CtrlICache=0                                          Premise(F468)
	S466= ICache[addr]={17,8,cc,0,0,offset}                     ICache-Hold(S282,S465)
	S467= CtrlIMMU=0                                            Premise(F469)
	S468= CtrlConditionReg_WB=0                                 Premise(F470)
	S469= CtrlConditionReg_DMMU1=0                              Premise(F471)
	S470= CtrlConditionReg_DMMU2=0                              Premise(F472)
	S471= CtrlConditionReg_MEM=0                                Premise(F473)
	S472= CtrlIR_DMMU1=0                                        Premise(F474)
	S473= CtrlIR_DMMU2=0                                        Premise(F475)
	S474= CtrlIR_EX=0                                           Premise(F476)
	S475= [IR_EX]={17,8,cc,0,0,offset}                          IR_EX-Hold(S291,S474)
	S476= CtrlIR_ID=0                                           Premise(F477)
	S477= [IR_ID]={17,8,cc,0,0,offset}                          IR_ID-Hold(S293,S476)
	S478= CtrlIR_IMMU=0                                         Premise(F478)
	S479= CtrlIR_WB=0                                           Premise(F479)
	S480= CtrlIAddrReg=0                                        Premise(F480)
	S481= CtrlIMem=0                                            Premise(F481)
	S482= IMem[{pid,addr}]={17,8,cc,0,0,offset}                 IMem-Hold(S298,S481)
	S483= CtrlICacheReg=0                                       Premise(F482)
	S484= CtrlASIDIn=0                                          Premise(F483)
	S485= CtrlCP0=0                                             Premise(F484)
	S486= CP0[ASID]=pid                                         CP0-Hold(S302,S485)
	S487= CtrlEPCIn=0                                           Premise(F485)
	S488= CtrlExCodeIn=0                                        Premise(F486)
	S489= CtrlIRMux=0                                           Premise(F487)

MEM	S490= PC.CIA=addr                                           PC-Out(S451)
	S491= PC.CIA31_28=addr[31:28]                               PC-Out(S451)
	S492= PC.Out=addr+4                                         PC-Out(S452)
	S493= A_EX.Out={14{offset[15]},offset,2{0}}                 A_EX-Out(S454)
	S494= A_EX.Out1_0={{14{offset[15]},offset,2{0}}}[1:0]       A_EX-Out(S454)
	S495= A_EX.Out4_0={{14{offset[15]},offset,2{0}}}[4:0]       A_EX-Out(S454)
	S496= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S456)
	S497= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S456)
	S498= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S456)
	S499= IR_MEM.Out={17,8,cc,0,0,offset}                       IR_MEM-Out(S463)
	S500= IR_MEM.Out31_26=17                                    IR_MEM-Out(S463)
	S501= IR_MEM.Out25_21=8                                     IR_MEM-Out(S463)
	S502= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S463)
	S503= IR_MEM.Out17=0                                        IR_MEM-Out(S463)
	S504= IR_MEM.Out16=0                                        IR_MEM-Out(S463)
	S505= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S463)
	S506= IR_EX.Out={17,8,cc,0,0,offset}                        IR_EX-Out(S475)
	S507= IR_EX.Out31_26=17                                     IR_EX-Out(S475)
	S508= IR_EX.Out25_21=8                                      IR_EX-Out(S475)
	S509= IR_EX.Out20_18=cc                                     IR_EX-Out(S475)
	S510= IR_EX.Out17=0                                         IR_EX-Out(S475)
	S511= IR_EX.Out16=0                                         IR_EX-Out(S475)
	S512= IR_EX.Out15_0=offset                                  IR_EX-Out(S475)
	S513= IR_ID.Out={17,8,cc,0,0,offset}                        IR-Out(S477)
	S514= IR_ID.Out31_26=17                                     IR-Out(S477)
	S515= IR_ID.Out25_21=8                                      IR-Out(S477)
	S516= IR_ID.Out20_18=cc                                     IR-Out(S477)
	S517= IR_ID.Out17=0                                         IR-Out(S477)
	S518= IR_ID.Out16=0                                         IR-Out(S477)
	S519= IR_ID.Out15_0=offset                                  IR-Out(S477)
	S520= CP0.ASID=pid                                          CP0-Read-ASID(S486)
	S521= PC.CIA=>ALU.A                                         Premise(F488)
	S522= ALU.A=addr                                            Path(S490,S521)
	S523= A_EX.Out=>ALU.B                                       Premise(F489)
	S524= ALU.B={14{offset[15]},offset,2{0}}                    Path(S493,S523)
	S525= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F490)
	S526= ALUOut_DMMU1.In=addr+{14{offset[15]},offset,2{0}}     Path(S496,S525)
	S527= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F491)
	S528= ALU.Out=>ALUOut_MEM.In                                Premise(F492)
	S529= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F493)
	S530= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F494)
	S531= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S496,S530)
	S532= SEXT.Out=>A_EX.In                                     Premise(F495)
	S533= A_MEM.Out=>A_WB.In                                    Premise(F496)
	S534= IR_MEM.Out20_18=>CP1.cc                               Premise(F497)
	S535= CP1.cc=cc                                             Path(S502,S534)
	S536= IR_MEM.Out16=>CP1.tf                                  Premise(F498)
	S537= CP1.tf=0                                              Path(S504,S536)
	S538= CP1.fp=FPConditionCode(cc,0)                          FP-PRODUCT(S535,S537)
	S539= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F499)
	S540= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F500)
	S541= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F501)
	S542= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F502)
	S543= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F503)
	S544= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F504)
	S545= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F505)
	S546= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F506)
	S547= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F507)
	S548= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F508)
	S549= FU.Bub_ID=>CU_ID.Bub                                  Premise(F509)
	S550= FU.Halt_ID=>CU_ID.Halt                                Premise(F510)
	S551= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F511)
	S552= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F512)
	S553= FU.Bub_IF=>CU_IF.Bub                                  Premise(F513)
	S554= FU.Halt_IF=>CU_IF.Halt                                Premise(F514)
	S555= ICache.Hit=>CU_IF.ICacheHit                           Premise(F515)
	S556= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F516)
	S557= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F517)
	S558= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F518)
	S559= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F519)
	S560= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F520)
	S561= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F521)
	S562= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F522)
	S563= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F523)
	S564= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F524)
	S565= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F525)
	S566= CP1.fp=>ConditionReg_DMMU1.In                         Premise(F526)
	S567= ConditionReg_DMMU1.In=FPConditionCode(cc,0)           Path(S538,S566)
	S568= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F527)
	S569= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F528)
	S570= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F529)
	S571= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F530)
	S572= ICache.Hit=>FU.ICacheHit                              Premise(F531)
	S573= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F532)
	S574= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F533)
	S575= IR_EX.Out=>FU.IR_EX                                   Premise(F534)
	S576= FU.IR_EX={17,8,cc,0,0,offset}                         Path(S506,S575)
	S577= IR_ID.Out=>FU.IR_ID                                   Premise(F535)
	S578= FU.IR_ID={17,8,cc,0,0,offset}                         Path(S513,S577)
	S579= IR_MEM.Out=>FU.IR_MEM                                 Premise(F536)
	S580= FU.IR_MEM={17,8,cc,0,0,offset}                        Path(S499,S579)
	S581= IR_WB.Out=>FU.IR_WB                                   Premise(F537)
	S582= FU.InMEM_WReg=5'b00000                                Premise(F538)
	S583= IMMU.Addr=>IAddrReg.In                                Premise(F539)
	S584= PC.Out=>ICache.IEA                                    Premise(F540)
	S585= ICache.IEA=addr+4                                     Path(S492,S584)
	S586= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S585)
	S587= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S586,S555)
	S588= FU.ICacheHit=ICacheHit(addr+4)                        Path(S586,S572)
	S589= ICache.Out=>ICacheReg.In                              Premise(F541)
	S590= PC.Out=>IMMU.IEA                                      Premise(F542)
	S591= IMMU.IEA=addr+4                                       Path(S492,S590)
	S592= CP0.ASID=>IMMU.PID                                    Premise(F543)
	S593= IMMU.PID=pid                                          Path(S520,S592)
	S594= IMMU.Addr={pid,addr+4}                                IMMU-Search(S593,S591)
	S595= IAddrReg.In={pid,addr+4}                              Path(S594,S583)
	S596= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S593,S591)
	S597= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S596,S556)
	S598= IR_MEM.Out=>IR_DMMU1.In                               Premise(F544)
	S599= IR_DMMU1.In={17,8,cc,0,0,offset}                      Path(S499,S598)
	S600= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F545)
	S601= IR_ID.Out=>IR_EX.In                                   Premise(F546)
	S602= IR_EX.In={17,8,cc,0,0,offset}                         Path(S513,S601)
	S603= ICache.Out=>IR_ID.In                                  Premise(F547)
	S604= ICache.Out=>IR_IMMU.In                                Premise(F548)
	S605= IR_EX.Out=>IR_MEM.In                                  Premise(F549)
	S606= IR_MEM.In={17,8,cc,0,0,offset}                        Path(S506,S605)
	S607= IR_DMMU2.Out=>IR_WB.In                                Premise(F550)
	S608= IR_MEM.Out=>IR_WB.In                                  Premise(F551)
	S609= IR_WB.In={17,8,cc,0,0,offset}                         Path(S499,S608)
	S610= ALUOut_WB.Out=>PC.In                                  Premise(F552)
	S611= IR_ID.Out15_0=>SEXT.In                                Premise(F553)
	S612= SEXT.In=offset                                        Path(S519,S611)
	S613= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S612)
	S614= A_EX.In={14{offset[15]},offset,2{0}}                  Path(S613,S532)
	S615= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F554)
	S616= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F555)
	S617= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F556)
	S618= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F557)
	S619= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F558)
	S620= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F559)
	S621= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F560)
	S622= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F561)
	S623= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F562)
	S624= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F563)
	S625= CU_EX.IRFunc2=8                                       Path(S508,S624)
	S626= IR_EX.Out31_26=>CU_EX.Op                              Premise(F564)
	S627= CU_EX.Op=17                                           Path(S507,S626)
	S628= CU_EX.Func=alu_add                                    CU_EX(S627,S625)
	S629= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F565)
	S630= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F566)
	S631= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F567)
	S632= CU_ID.IRFunc2=8                                       Path(S515,S631)
	S633= IR_ID.Out31_26=>CU_ID.Op                              Premise(F568)
	S634= CU_ID.Op=17                                           Path(S514,S633)
	S635= CU_ID.Func=alu_add                                    CU_ID(S634,S632)
	S636= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F569)
	S637= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F570)
	S638= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F571)
	S639= CU_MEM.IRFunc2=8                                      Path(S501,S638)
	S640= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F572)
	S641= CU_MEM.Op=17                                          Path(S500,S640)
	S642= CU_MEM.Func=alu_add                                   CU_MEM(S641,S639)
	S643= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F573)
	S644= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F574)
	S645= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F575)
	S646= IR_WB.Out31_26=>CU_WB.Op                              Premise(F576)
	S647= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F577)
	S648= CtrlPC=0                                              Premise(F578)
	S649= CtrlPCInc=0                                           Premise(F579)
	S650= PC[CIA]=addr                                          PC-Hold(S451,S649)
	S651= PC[Out]=addr+4                                        PC-Hold(S452,S648,S649)
	S652= CtrlA_EX=0                                            Premise(F580)
	S653= [A_EX]={14{offset[15]},offset,2{0}}                   A_EX-Hold(S454,S652)
	S654= CtrlALUOut_MEM=0                                      Premise(F581)
	S655= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S456,S654)
	S656= CtrlALUOut_DMMU1=1                                    Premise(F582)
	S657= [ALUOut_DMMU1]=addr+{14{offset[15]},offset,2{0}}      ALUOut_DMMU1-Write(S526,S656)
	S658= CtrlALUOut_DMMU2=0                                    Premise(F583)
	S659= CtrlALUOut_WB=1                                       Premise(F584)
	S660= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S531,S659)
	S661= CtrlA_MEM=0                                           Premise(F585)
	S662= CtrlA_WB=1                                            Premise(F586)
	S663= CtrlIR_MEM=0                                          Premise(F587)
	S664= [IR_MEM]={17,8,cc,0,0,offset}                         IR_MEM-Hold(S463,S663)
	S665= CtrlCP1=0                                             Premise(F588)
	S666= CtrlICache=0                                          Premise(F589)
	S667= ICache[addr]={17,8,cc,0,0,offset}                     ICache-Hold(S466,S666)
	S668= CtrlIMMU=0                                            Premise(F590)
	S669= CtrlConditionReg_WB=1                                 Premise(F591)
	S670= CtrlConditionReg_DMMU1=1                              Premise(F592)
	S671= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Write(S567,S670)
	S672= CtrlConditionReg_DMMU2=0                              Premise(F593)
	S673= CtrlConditionReg_MEM=0                                Premise(F594)
	S674= CtrlIR_DMMU1=1                                        Premise(F595)
	S675= [IR_DMMU1]={17,8,cc,0,0,offset}                       IR_DMMU1-Write(S599,S674)
	S676= CtrlIR_DMMU2=0                                        Premise(F596)
	S677= CtrlIR_EX=0                                           Premise(F597)
	S678= [IR_EX]={17,8,cc,0,0,offset}                          IR_EX-Hold(S475,S677)
	S679= CtrlIR_ID=0                                           Premise(F598)
	S680= [IR_ID]={17,8,cc,0,0,offset}                          IR_ID-Hold(S477,S679)
	S681= CtrlIR_IMMU=0                                         Premise(F599)
	S682= CtrlIR_WB=1                                           Premise(F600)
	S683= [IR_WB]={17,8,cc,0,0,offset}                          IR_WB-Write(S609,S682)
	S684= CtrlIAddrReg=0                                        Premise(F601)
	S685= CtrlIMem=0                                            Premise(F602)
	S686= IMem[{pid,addr}]={17,8,cc,0,0,offset}                 IMem-Hold(S482,S685)
	S687= CtrlICacheReg=0                                       Premise(F603)
	S688= CtrlASIDIn=0                                          Premise(F604)
	S689= CtrlCP0=0                                             Premise(F605)
	S690= CP0[ASID]=pid                                         CP0-Hold(S486,S689)
	S691= CtrlEPCIn=0                                           Premise(F606)
	S692= CtrlExCodeIn=0                                        Premise(F607)
	S693= CtrlIRMux=0                                           Premise(F608)

WB	S694= PC.CIA=addr                                           PC-Out(S650)
	S695= PC.CIA31_28=addr[31:28]                               PC-Out(S650)
	S696= PC.Out=addr+4                                         PC-Out(S651)
	S697= A_EX.Out={14{offset[15]},offset,2{0}}                 A_EX-Out(S653)
	S698= A_EX.Out1_0={{14{offset[15]},offset,2{0}}}[1:0]       A_EX-Out(S653)
	S699= A_EX.Out4_0={{14{offset[15]},offset,2{0}}}[4:0]       A_EX-Out(S653)
	S700= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S655)
	S701= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S655)
	S702= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S655)
	S703= ALUOut_DMMU1.Out=addr+{14{offset[15]},offset,2{0}}    ALUOut_DMMU1-Out(S657)
	S704= ALUOut_DMMU1.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_DMMU1-Out(S657)
	S705= ALUOut_DMMU1.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_DMMU1-Out(S657)
	S706= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_WB-Out(S660)
	S707= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S660)
	S708= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S660)
	S709= IR_MEM.Out={17,8,cc,0,0,offset}                       IR_MEM-Out(S664)
	S710= IR_MEM.Out31_26=17                                    IR_MEM-Out(S664)
	S711= IR_MEM.Out25_21=8                                     IR_MEM-Out(S664)
	S712= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S664)
	S713= IR_MEM.Out17=0                                        IR_MEM-Out(S664)
	S714= IR_MEM.Out16=0                                        IR_MEM-Out(S664)
	S715= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S664)
	S716= ConditionReg_DMMU1.Out=FPConditionCode(cc,0)          ConditionReg_DMMU1-Out(S671)
	S717= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU1-Out(S671)
	S718= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU1-Out(S671)
	S719= IR_DMMU1.Out={17,8,cc,0,0,offset}                     IR_DMMU1-Out(S675)
	S720= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S675)
	S721= IR_DMMU1.Out25_21=8                                   IR_DMMU1-Out(S675)
	S722= IR_DMMU1.Out20_18=cc                                  IR_DMMU1-Out(S675)
	S723= IR_DMMU1.Out17=0                                      IR_DMMU1-Out(S675)
	S724= IR_DMMU1.Out16=0                                      IR_DMMU1-Out(S675)
	S725= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S675)
	S726= IR_EX.Out={17,8,cc,0,0,offset}                        IR_EX-Out(S678)
	S727= IR_EX.Out31_26=17                                     IR_EX-Out(S678)
	S728= IR_EX.Out25_21=8                                      IR_EX-Out(S678)
	S729= IR_EX.Out20_18=cc                                     IR_EX-Out(S678)
	S730= IR_EX.Out17=0                                         IR_EX-Out(S678)
	S731= IR_EX.Out16=0                                         IR_EX-Out(S678)
	S732= IR_EX.Out15_0=offset                                  IR_EX-Out(S678)
	S733= IR_ID.Out={17,8,cc,0,0,offset}                        IR-Out(S680)
	S734= IR_ID.Out31_26=17                                     IR-Out(S680)
	S735= IR_ID.Out25_21=8                                      IR-Out(S680)
	S736= IR_ID.Out20_18=cc                                     IR-Out(S680)
	S737= IR_ID.Out17=0                                         IR-Out(S680)
	S738= IR_ID.Out16=0                                         IR-Out(S680)
	S739= IR_ID.Out15_0=offset                                  IR-Out(S680)
	S740= IR_WB.Out={17,8,cc,0,0,offset}                        IR-Out(S683)
	S741= IR_WB.Out31_26=17                                     IR-Out(S683)
	S742= IR_WB.Out25_21=8                                      IR-Out(S683)
	S743= IR_WB.Out20_18=cc                                     IR-Out(S683)
	S744= IR_WB.Out17=0                                         IR-Out(S683)
	S745= IR_WB.Out16=0                                         IR-Out(S683)
	S746= IR_WB.Out15_0=offset                                  IR-Out(S683)
	S747= CP0.ASID=pid                                          CP0-Read-ASID(S690)
	S748= PC.CIA=>ALU.A                                         Premise(F851)
	S749= ALU.A=addr                                            Path(S694,S748)
	S750= A_EX.Out=>ALU.B                                       Premise(F852)
	S751= ALU.B={14{offset[15]},offset,2{0}}                    Path(S697,S750)
	S752= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F853)
	S753= ALUOut_DMMU1.In=addr+{14{offset[15]},offset,2{0}}     Path(S700,S752)
	S754= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F854)
	S755= ALUOut_DMMU2.In=addr+{14{offset[15]},offset,2{0}}     Path(S703,S754)
	S756= ALU.Out=>ALUOut_MEM.In                                Premise(F855)
	S757= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F856)
	S758= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F857)
	S759= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S700,S758)
	S760= SEXT.Out=>A_EX.In                                     Premise(F858)
	S761= A_MEM.Out=>A_WB.In                                    Premise(F859)
	S762= IR_MEM.Out20_18=>CP1.cc                               Premise(F860)
	S763= CP1.cc=cc                                             Path(S712,S762)
	S764= IR_MEM.Out16=>CP1.tf                                  Premise(F861)
	S765= CP1.tf=0                                              Path(S714,S764)
	S766= CP1.fp=FPConditionCode(cc,0)                          FP-PRODUCT(S763,S765)
	S767= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F862)
	S768= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F863)
	S769= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F864)
	S770= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F865)
	S771= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F866)
	S772= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F867)
	S773= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F868)
	S774= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F869)
	S775= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F870)
	S776= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F871)
	S777= FU.Bub_ID=>CU_ID.Bub                                  Premise(F872)
	S778= FU.Halt_ID=>CU_ID.Halt                                Premise(F873)
	S779= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F874)
	S780= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F875)
	S781= FU.Bub_IF=>CU_IF.Bub                                  Premise(F876)
	S782= FU.Halt_IF=>CU_IF.Halt                                Premise(F877)
	S783= ICache.Hit=>CU_IF.ICacheHit                           Premise(F878)
	S784= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F879)
	S785= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F880)
	S786= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F881)
	S787= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F882)
	S788= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F883)
	S789= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F884)
	S790= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F885)
	S791= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F886)
	S792= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F887)
	S793= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F888)
	S794= CP1.fp=>ConditionReg_DMMU1.In                         Premise(F889)
	S795= ConditionReg_DMMU1.In=FPConditionCode(cc,0)           Path(S766,S794)
	S796= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F890)
	S797= ConditionReg_DMMU2.In=FPConditionCode(cc,0)           Path(S716,S796)
	S798= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F891)
	S799= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F892)
	S800= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F893)
	S801= ICache.Hit=>FU.ICacheHit                              Premise(F894)
	S802= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F895)
	S803= FU.IR_DMMU1={17,8,cc,0,0,offset}                      Path(S719,S802)
	S804= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F896)
	S805= IR_EX.Out=>FU.IR_EX                                   Premise(F897)
	S806= FU.IR_EX={17,8,cc,0,0,offset}                         Path(S726,S805)
	S807= IR_ID.Out=>FU.IR_ID                                   Premise(F898)
	S808= FU.IR_ID={17,8,cc,0,0,offset}                         Path(S733,S807)
	S809= IR_MEM.Out=>FU.IR_MEM                                 Premise(F899)
	S810= FU.IR_MEM={17,8,cc,0,0,offset}                        Path(S709,S809)
	S811= IR_WB.Out=>FU.IR_WB                                   Premise(F900)
	S812= FU.IR_WB={17,8,cc,0,0,offset}                         Path(S740,S811)
	S813= FU.InWB_WReg=5'b00000                                 Premise(F901)
	S814= IMMU.Addr=>IAddrReg.In                                Premise(F902)
	S815= PC.Out=>ICache.IEA                                    Premise(F903)
	S816= ICache.IEA=addr+4                                     Path(S696,S815)
	S817= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S816)
	S818= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S817,S783)
	S819= FU.ICacheHit=ICacheHit(addr+4)                        Path(S817,S801)
	S820= ICache.Out=>ICacheReg.In                              Premise(F904)
	S821= PC.Out=>IMMU.IEA                                      Premise(F905)
	S822= IMMU.IEA=addr+4                                       Path(S696,S821)
	S823= CP0.ASID=>IMMU.PID                                    Premise(F906)
	S824= IMMU.PID=pid                                          Path(S747,S823)
	S825= IMMU.Addr={pid,addr+4}                                IMMU-Search(S824,S822)
	S826= IAddrReg.In={pid,addr+4}                              Path(S825,S814)
	S827= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S824,S822)
	S828= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S827,S784)
	S829= IR_MEM.Out=>IR_DMMU1.In                               Premise(F907)
	S830= IR_DMMU1.In={17,8,cc,0,0,offset}                      Path(S709,S829)
	S831= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F908)
	S832= IR_DMMU2.In={17,8,cc,0,0,offset}                      Path(S719,S831)
	S833= IR_ID.Out=>IR_EX.In                                   Premise(F909)
	S834= IR_EX.In={17,8,cc,0,0,offset}                         Path(S733,S833)
	S835= ICache.Out=>IR_ID.In                                  Premise(F910)
	S836= ICache.Out=>IR_IMMU.In                                Premise(F911)
	S837= IR_EX.Out=>IR_MEM.In                                  Premise(F912)
	S838= IR_MEM.In={17,8,cc,0,0,offset}                        Path(S726,S837)
	S839= IR_DMMU2.Out=>IR_WB.In                                Premise(F913)
	S840= IR_MEM.Out=>IR_WB.In                                  Premise(F914)
	S841= IR_WB.In={17,8,cc,0,0,offset}                         Path(S709,S840)
	S842= ALUOut_WB.Out=>PC.In                                  Premise(F915)
	S843= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S706,S842)
	S844= IR_ID.Out15_0=>SEXT.In                                Premise(F916)
	S845= SEXT.In=offset                                        Path(S739,S844)
	S846= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S845)
	S847= A_EX.In={14{offset[15]},offset,2{0}}                  Path(S846,S760)
	S848= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F917)
	S849= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F918)
	S850= CU_DMMU1.IRFunc2=8                                    Path(S721,S849)
	S851= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F919)
	S852= CU_DMMU1.Op=17                                        Path(S720,S851)
	S853= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S852,S850)
	S854= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F920)
	S855= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F921)
	S856= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F922)
	S857= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F923)
	S858= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F924)
	S859= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F925)
	S860= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F926)
	S861= CU_EX.IRFunc2=8                                       Path(S728,S860)
	S862= IR_EX.Out31_26=>CU_EX.Op                              Premise(F927)
	S863= CU_EX.Op=17                                           Path(S727,S862)
	S864= CU_EX.Func=alu_add                                    CU_EX(S863,S861)
	S865= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F928)
	S866= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F929)
	S867= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F930)
	S868= CU_ID.IRFunc2=8                                       Path(S735,S867)
	S869= IR_ID.Out31_26=>CU_ID.Op                              Premise(F931)
	S870= CU_ID.Op=17                                           Path(S734,S869)
	S871= CU_ID.Func=alu_add                                    CU_ID(S870,S868)
	S872= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F932)
	S873= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F933)
	S874= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F934)
	S875= CU_MEM.IRFunc2=8                                      Path(S711,S874)
	S876= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F935)
	S877= CU_MEM.Op=17                                          Path(S710,S876)
	S878= CU_MEM.Func=alu_add                                   CU_MEM(S877,S875)
	S879= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F936)
	S880= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F937)
	S881= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F938)
	S882= CU_WB.IRFunc2=8                                       Path(S742,S881)
	S883= IR_WB.Out31_26=>CU_WB.Op                              Premise(F939)
	S884= CU_WB.Op=17                                           Path(S741,S883)
	S885= CU_WB.Func=alu_add                                    CU_WB(S884,S882)
	S886= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F940)
	S887= CtrlPC=0                                              Premise(F941)
	S888= CtrlPCInc=0                                           Premise(F942)
	S889= PC[CIA]=addr                                          PC-Hold(S650,S888)
	S890= PC[Out]=addr+4                                        PC-Hold(S651,S887,S888)
	S891= CtrlA_EX=0                                            Premise(F943)
	S892= [A_EX]={14{offset[15]},offset,2{0}}                   A_EX-Hold(S653,S891)
	S893= CtrlALUOut_MEM=0                                      Premise(F944)
	S894= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S655,S893)
	S895= CtrlALUOut_DMMU1=0                                    Premise(F945)
	S896= [ALUOut_DMMU1]=addr+{14{offset[15]},offset,2{0}}      ALUOut_DMMU1-Hold(S657,S895)
	S897= CtrlALUOut_DMMU2=0                                    Premise(F946)
	S898= CtrlALUOut_WB=0                                       Premise(F947)
	S899= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S660,S898)
	S900= CtrlA_MEM=0                                           Premise(F948)
	S901= CtrlA_WB=0                                            Premise(F949)
	S902= CtrlIR_MEM=0                                          Premise(F950)
	S903= [IR_MEM]={17,8,cc,0,0,offset}                         IR_MEM-Hold(S664,S902)
	S904= CtrlCP1=0                                             Premise(F951)
	S905= CtrlICache=0                                          Premise(F952)
	S906= ICache[addr]={17,8,cc,0,0,offset}                     ICache-Hold(S667,S905)
	S907= CtrlIMMU=0                                            Premise(F953)
	S908= CtrlConditionReg_WB=0                                 Premise(F954)
	S909= CtrlConditionReg_DMMU1=0                              Premise(F955)
	S910= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Hold(S671,S909)
	S911= CtrlConditionReg_DMMU2=0                              Premise(F956)
	S912= CtrlConditionReg_MEM=0                                Premise(F957)
	S913= CtrlIR_DMMU1=0                                        Premise(F958)
	S914= [IR_DMMU1]={17,8,cc,0,0,offset}                       IR_DMMU1-Hold(S675,S913)
	S915= CtrlIR_DMMU2=0                                        Premise(F959)
	S916= CtrlIR_EX=0                                           Premise(F960)
	S917= [IR_EX]={17,8,cc,0,0,offset}                          IR_EX-Hold(S678,S916)
	S918= CtrlIR_ID=0                                           Premise(F961)
	S919= [IR_ID]={17,8,cc,0,0,offset}                          IR_ID-Hold(S680,S918)
	S920= CtrlIR_IMMU=0                                         Premise(F962)
	S921= CtrlIR_WB=0                                           Premise(F963)
	S922= [IR_WB]={17,8,cc,0,0,offset}                          IR_WB-Hold(S683,S921)
	S923= CtrlIAddrReg=0                                        Premise(F964)
	S924= CtrlIMem=0                                            Premise(F965)
	S925= IMem[{pid,addr}]={17,8,cc,0,0,offset}                 IMem-Hold(S686,S924)
	S926= CtrlICacheReg=0                                       Premise(F966)
	S927= CtrlASIDIn=0                                          Premise(F967)
	S928= CtrlCP0=0                                             Premise(F968)
	S929= CP0[ASID]=pid                                         CP0-Hold(S690,S928)
	S930= CtrlEPCIn=0                                           Premise(F969)
	S931= CtrlExCodeIn=0                                        Premise(F970)
	S932= CtrlIRMux=0                                           Premise(F971)

POST	S889= PC[CIA]=addr                                          PC-Hold(S650,S888)
	S890= PC[Out]=addr+4                                        PC-Hold(S651,S887,S888)
	S892= [A_EX]={14{offset[15]},offset,2{0}}                   A_EX-Hold(S653,S891)
	S894= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S655,S893)
	S896= [ALUOut_DMMU1]=addr+{14{offset[15]},offset,2{0}}      ALUOut_DMMU1-Hold(S657,S895)
	S899= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S660,S898)
	S903= [IR_MEM]={17,8,cc,0,0,offset}                         IR_MEM-Hold(S664,S902)
	S906= ICache[addr]={17,8,cc,0,0,offset}                     ICache-Hold(S667,S905)
	S910= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Hold(S671,S909)
	S914= [IR_DMMU1]={17,8,cc,0,0,offset}                       IR_DMMU1-Hold(S675,S913)
	S917= [IR_EX]={17,8,cc,0,0,offset}                          IR_EX-Hold(S678,S916)
	S919= [IR_ID]={17,8,cc,0,0,offset}                          IR_ID-Hold(S680,S918)
	S922= [IR_WB]={17,8,cc,0,0,offset}                          IR_WB-Hold(S683,S921)
	S925= IMem[{pid,addr}]={17,8,cc,0,0,offset}                 IMem-Hold(S686,S924)
	S929= CP0[ASID]=pid                                         CP0-Hold(S690,S928)

