-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
-- Version: 2020.2.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tiled_conv is
generic (
    C_M_AXI_FM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_FM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_FM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_FM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_WT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_WT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_WT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_FM_USER_VALUE : INTEGER := 0;
    C_M_AXI_FM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_FM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_WT_USER_VALUE : INTEGER := 0;
    C_M_AXI_WT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_WT_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_fm_AWVALID : OUT STD_LOGIC;
    m_axi_fm_AWREADY : IN STD_LOGIC;
    m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ADDR_WIDTH-1 downto 0);
    m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_AWUSER_WIDTH-1 downto 0);
    m_axi_fm_WVALID : OUT STD_LOGIC;
    m_axi_fm_WREADY : IN STD_LOGIC;
    m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH-1 downto 0);
    m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH/8-1 downto 0);
    m_axi_fm_WLAST : OUT STD_LOGIC;
    m_axi_fm_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_WUSER_WIDTH-1 downto 0);
    m_axi_fm_ARVALID : OUT STD_LOGIC;
    m_axi_fm_ARREADY : IN STD_LOGIC;
    m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ADDR_WIDTH-1 downto 0);
    m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ARUSER_WIDTH-1 downto 0);
    m_axi_fm_RVALID : IN STD_LOGIC;
    m_axi_fm_RREADY : OUT STD_LOGIC;
    m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH-1 downto 0);
    m_axi_fm_RLAST : IN STD_LOGIC;
    m_axi_fm_RID : IN STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_FM_RUSER_WIDTH-1 downto 0);
    m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_BVALID : IN STD_LOGIC;
    m_axi_fm_BREADY : OUT STD_LOGIC;
    m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_BID : IN STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_FM_BUSER_WIDTH-1 downto 0);
    m_axi_wt_AWVALID : OUT STD_LOGIC;
    m_axi_wt_AWREADY : IN STD_LOGIC;
    m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ADDR_WIDTH-1 downto 0);
    m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_AWUSER_WIDTH-1 downto 0);
    m_axi_wt_WVALID : OUT STD_LOGIC;
    m_axi_wt_WREADY : IN STD_LOGIC;
    m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH-1 downto 0);
    m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH/8-1 downto 0);
    m_axi_wt_WLAST : OUT STD_LOGIC;
    m_axi_wt_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_WUSER_WIDTH-1 downto 0);
    m_axi_wt_ARVALID : OUT STD_LOGIC;
    m_axi_wt_ARREADY : IN STD_LOGIC;
    m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ADDR_WIDTH-1 downto 0);
    m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ARUSER_WIDTH-1 downto 0);
    m_axi_wt_RVALID : IN STD_LOGIC;
    m_axi_wt_RREADY : OUT STD_LOGIC;
    m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH-1 downto 0);
    m_axi_wt_RLAST : IN STD_LOGIC;
    m_axi_wt_RID : IN STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WT_RUSER_WIDTH-1 downto 0);
    m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_BVALID : IN STD_LOGIC;
    m_axi_wt_BREADY : OUT STD_LOGIC;
    m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_BID : IN STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WT_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of tiled_conv is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "tiled_conv_tiled_conv,hls_ip_2020_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.634000,HLS_SYN_LAT=1135073281,HLS_SYN_TPT=none,HLS_SYN_MEM=15,HLS_SYN_DSP=0,HLS_SYN_FF=9369,HLS_SYN_LUT=22527,HLS_VERSION=2020_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (69 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (69 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (69 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (69 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (69 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (69 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (69 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (69 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (69 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (69 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv11_2DF : STD_LOGIC_VECTOR (10 downto 0) := "01011011111";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_1C08 : STD_LOGIC_VECTOR (12 downto 0) := "1110000001000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv12_958 : STD_LOGIC_VECTOR (11 downto 0) := "100101011000";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv23_1CC000 : STD_LOGIC_VECTOR (22 downto 0) := "00111001100000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv12_4FF : STD_LOGIC_VECTOR (11 downto 0) := "010011111111";
    constant ap_const_lv11_2E : STD_LOGIC_VECTOR (10 downto 0) := "00000101110";
    constant ap_const_lv11_7FD : STD_LOGIC_VECTOR (10 downto 0) := "11111111101";
    constant ap_const_lv8_34 : STD_LOGIC_VECTOR (7 downto 0) := "00110100";
    constant ap_const_lv13_2E : STD_LOGIC_VECTOR (12 downto 0) := "0000000101110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal output_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal fm_blk_n_AR : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln34_reg_1065 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_1065_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1124 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1124_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal fm_blk_n_R : STD_LOGIC;
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal icmp_ln34_reg_1065_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1124_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal fm_AWVALID : STD_LOGIC;
    signal fm_AWREADY : STD_LOGIC;
    signal fm_WVALID : STD_LOGIC;
    signal fm_WREADY : STD_LOGIC;
    signal fm_ARVALID : STD_LOGIC;
    signal fm_ARREADY : STD_LOGIC;
    signal fm_RVALID : STD_LOGIC;
    signal fm_RREADY : STD_LOGIC;
    signal fm_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal fm_RLAST : STD_LOGIC;
    signal fm_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal fm_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal fm_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal fm_BVALID : STD_LOGIC;
    signal fm_BREADY : STD_LOGIC;
    signal fm_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal fm_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal fm_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal wt_AWREADY : STD_LOGIC;
    signal wt_WREADY : STD_LOGIC;
    signal wt_ARVALID : STD_LOGIC;
    signal wt_ARREADY : STD_LOGIC;
    signal wt_RVALID : STD_LOGIC;
    signal wt_RREADY : STD_LOGIC;
    signal wt_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal wt_RLAST : STD_LOGIC;
    signal wt_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal wt_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal wt_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal wt_BVALID : STD_LOGIC;
    signal wt_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal wt_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal wt_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten38_reg_325 : STD_LOGIC_VECTOR (12 downto 0);
    signal c_reg_336 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten_reg_347 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_reg_358 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_reg_369 : STD_LOGIC_VECTOR (5 downto 0);
    signal reg_476 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_load_layer_params_from_DRAM_fu_403_ap_ready : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_store_output_tile_to_DRAM_fu_433_ap_ready : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_433_ap_done : STD_LOGIC;
    signal ap_block_state21_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_block_state25_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_block_state29_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_block_state33_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_block_state37_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_block_state41_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_block_state45_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_block_state49_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ap_block_state53_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_block_state57_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ap_block_state61_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_block_state65_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal ap_block_state69_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ap_block_state73_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ap_block_state77_on_subcall_done : BOOLEAN;
    signal reg_482 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_488 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_494 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_feature_map_read_reg_979 : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_bias_read_reg_984 : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_weights_read_reg_989 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_feature_map_read_reg_994 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln52_2_fu_500_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln52_2_reg_999 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln55_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_1007 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_1_fu_524_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln52_1_reg_1012 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln52_fu_532_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln52_reg_1018 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln52_fu_536_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln52_reg_1023 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_929_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_1_reg_1028 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln28_fu_546_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln28_reg_1035 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln46_fu_580_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln46_reg_1040 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_mid126_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mid126_reg_1045 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln34_2_fu_589_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_predicate_op194_readreq_state7 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter9 : BOOLEAN;
    signal ap_predicate_op205_read_state14 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln39_fu_599_p2 : STD_LOGIC_VECTOR (10 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln39_fu_599_p2 : signal is "no";
    signal add_ln39_reg_1055 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_1060 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_1065_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_1065_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_1065_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_1065_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_1065_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_1065_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_1065_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_1065_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_reg_1069 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln34_1_fu_636_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln34_1_reg_1075 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln34_1_reg_1075_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln34_1_reg_1075_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln34_1_reg_1075_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln34_1_reg_1075_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln34_1_reg_1075_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln34_1_reg_1075_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln34_1_reg_1075_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln34_1_reg_1075_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln34_1_reg_1075_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln34_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln34_reg_1082 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln37_fu_662_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln37_reg_1088 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_fu_674_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_reg_1093_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_fu_682_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1098 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1098_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1098_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1098_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1098_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1098_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1098_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1098_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1098_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1098_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln46_2_fu_694_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln46_2_reg_1104 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln42_fu_700_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_4_fu_712_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln34_fu_723_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln34_reg_1119 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln46_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1124_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1124_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1124_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1124_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1124_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1124_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1124_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_1_fu_829_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln49_1_reg_1128 : STD_LOGIC_VECTOR (22 downto 0);
    signal fm_addr_reg_1133 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_938_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln47_reg_1139 : STD_LOGIC_VECTOR (7 downto 0);
    signal fm_addr_read_reg_1144 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_fu_904_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_reg_1161 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal conv_in_buf_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal conv_in_buf_V_ce0 : STD_LOGIC;
    signal conv_in_buf_V_we0 : STD_LOGIC;
    signal conv_in_buf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_ce1 : STD_LOGIC;
    signal conv_in_buf_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_wt_buf_V_ce0 : STD_LOGIC;
    signal conv_wt_buf_V_we0 : STD_LOGIC;
    signal conv_wt_buf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_V_ce1 : STD_LOGIC;
    signal conv_wt_buf_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_out_buf_V_ce0 : STD_LOGIC;
    signal conv_out_buf_V_we0 : STD_LOGIC;
    signal conv_out_buf_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_392_ap_start : STD_LOGIC;
    signal grp_conv_7x7_fu_392_ap_done : STD_LOGIC;
    signal grp_conv_7x7_fu_392_ap_idle : STD_LOGIC;
    signal grp_conv_7x7_fu_392_ap_ready : STD_LOGIC;
    signal grp_conv_7x7_fu_392_Y_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv_7x7_fu_392_Y_buf_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_392_Y_buf_we0 : STD_LOGIC;
    signal grp_conv_7x7_fu_392_Y_buf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_392_X_buf_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_conv_7x7_fu_392_X_buf_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_392_X_buf_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_conv_7x7_fu_392_X_buf_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_392_W_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv_7x7_fu_392_W_buf_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_392_W_buf_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv_7x7_fu_392_W_buf_ce1 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_ap_start : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_ap_idle : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WLAST : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_RREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_BREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_weight_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_weight_buf_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_weight_buf_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_403_weight_buf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_403_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_ap_start : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_433_ap_idle : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWVALID : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WVALID : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WLAST : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARVALID : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_RREADY : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_BREADY : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_433_out_fm_buf_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_433_out_fm_buf_V_ce0 : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_433_kernel_group : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten49_reg_291 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal ti_reg_302 : STD_LOGIC_VECTOR (4 downto 0);
    signal tj_reg_313 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_c_phi_fu_340_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_i_phi_fu_362_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_384_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter11_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter9_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter10_storemerge_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_392_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal grp_load_layer_params_from_DRAM_fu_403_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal grp_store_output_tile_to_DRAM_fu_433_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal zext_ln47_3_fu_884_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln49_fu_862_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_bias_buf_V_0_1_fu_200 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_V_1_1_fu_204 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_V_2_1_fu_208 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_V_3_1_fu_212 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln52_fu_512_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln28_1_fu_558_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_550_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln28_1_fu_570_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln28_fu_566_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln46_1_fu_574_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln37_fu_595_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln34_fu_616_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln42_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln34_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln34_fu_628_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln37_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln44_fu_690_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln37_1_fu_706_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln34_fu_723_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln34_fu_723_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln37_2_fu_739_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln39_1_fu_742_p2 : STD_LOGIC_VECTOR (10 downto 0);
    attribute use_dsp48 of add_ln39_1_fu_742_p2 : signal is "no";
    signal p_mid13_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln34_2_fu_729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln34_3_fu_734_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln37_3_fu_760_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln49_1_mid2_v_fu_767_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln42_mid2_v_fu_779_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln46_fu_791_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln46_fu_794_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln46_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln37_2_fu_753_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_811_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln37_fu_775_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln49_fu_819_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln49_fu_823_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln42_mid2_v_cast_fu_787_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln34_1_fu_835_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln49_1_fu_843_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln34_1_fu_838_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln49_2_fu_846_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_fu_852_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_946_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_929_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_929_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_929_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_938_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_938_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_938_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_946_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_946_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_946_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (69 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_929_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_938_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_938_p20 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_946_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_946_p20 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln34_fu_723_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_condition_1028 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component tiled_conv_conv_7x7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Y_buf_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        Y_buf_ce0 : OUT STD_LOGIC;
        Y_buf_we0 : OUT STD_LOGIC;
        Y_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        X_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        X_buf_ce0 : OUT STD_LOGIC;
        X_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        X_buf_ce1 : OUT STD_LOGIC;
        X_buf_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        W_buf_ce0 : OUT STD_LOGIC;
        W_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        W_buf_ce1 : OUT STD_LOGIC;
        W_buf_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_load_layer_params_from_DRAM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_wt_AWVALID : OUT STD_LOGIC;
        m_axi_wt_AWREADY : IN STD_LOGIC;
        m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WVALID : OUT STD_LOGIC;
        m_axi_wt_WREADY : IN STD_LOGIC;
        m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_WLAST : OUT STD_LOGIC;
        m_axi_wt_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARVALID : OUT STD_LOGIC;
        m_axi_wt_ARREADY : IN STD_LOGIC;
        m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RVALID : IN STD_LOGIC;
        m_axi_wt_RREADY : OUT STD_LOGIC;
        m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_RLAST : IN STD_LOGIC;
        m_axi_wt_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BVALID : IN STD_LOGIC;
        m_axi_wt_BREADY : OUT STD_LOGIC;
        m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        weight_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weight_buf_ce0 : OUT STD_LOGIC;
        weight_buf_we0 : OUT STD_LOGIC;
        weight_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        weights : IN STD_LOGIC_VECTOR (63 downto 0);
        bias : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_group_offset : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_store_output_tile_to_DRAM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_fm_AWVALID : OUT STD_LOGIC;
        m_axi_fm_AWREADY : IN STD_LOGIC;
        m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WVALID : OUT STD_LOGIC;
        m_axi_fm_WREADY : IN STD_LOGIC;
        m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_WLAST : OUT STD_LOGIC;
        m_axi_fm_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARVALID : OUT STD_LOGIC;
        m_axi_fm_ARREADY : IN STD_LOGIC;
        m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RVALID : IN STD_LOGIC;
        m_axi_fm_RREADY : OUT STD_LOGIC;
        m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_RLAST : IN STD_LOGIC;
        m_axi_fm_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BVALID : IN STD_LOGIC;
        m_axi_fm_BREADY : OUT STD_LOGIC;
        m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_fm : IN STD_LOGIC_VECTOR (63 downto 0);
        out_fm_buf_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        out_fm_buf_V_ce0 : OUT STD_LOGIC;
        out_fm_buf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ti : IN STD_LOGIC_VECTOR (3 downto 0);
        tj : IN STD_LOGIC_VECTOR (4 downto 0);
        kernel_group : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component tiled_conv_mul_2ns_22ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component tiled_conv_mac_muladd_2ns_7ns_6ns_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component tiled_conv_mac_muladd_8ns_7ns_6ns_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component tiled_conv_conv_in_buf_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_conv_wt_buf_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_conv_out_buf_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component tiled_conv_fm_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component tiled_conv_wt_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    control_s_axi_U : component tiled_conv_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_feature_map => input_feature_map,
        layer_weights => layer_weights,
        layer_bias => layer_bias,
        output_feature_map => output_feature_map,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    fm_m_axi_U : component tiled_conv_fm_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 16,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_FM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_FM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_FM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_FM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_FM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_FM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_FM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_FM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_FM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_FM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_FM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_fm_AWVALID,
        AWREADY => m_axi_fm_AWREADY,
        AWADDR => m_axi_fm_AWADDR,
        AWID => m_axi_fm_AWID,
        AWLEN => m_axi_fm_AWLEN,
        AWSIZE => m_axi_fm_AWSIZE,
        AWBURST => m_axi_fm_AWBURST,
        AWLOCK => m_axi_fm_AWLOCK,
        AWCACHE => m_axi_fm_AWCACHE,
        AWPROT => m_axi_fm_AWPROT,
        AWQOS => m_axi_fm_AWQOS,
        AWREGION => m_axi_fm_AWREGION,
        AWUSER => m_axi_fm_AWUSER,
        WVALID => m_axi_fm_WVALID,
        WREADY => m_axi_fm_WREADY,
        WDATA => m_axi_fm_WDATA,
        WSTRB => m_axi_fm_WSTRB,
        WLAST => m_axi_fm_WLAST,
        WID => m_axi_fm_WID,
        WUSER => m_axi_fm_WUSER,
        ARVALID => m_axi_fm_ARVALID,
        ARREADY => m_axi_fm_ARREADY,
        ARADDR => m_axi_fm_ARADDR,
        ARID => m_axi_fm_ARID,
        ARLEN => m_axi_fm_ARLEN,
        ARSIZE => m_axi_fm_ARSIZE,
        ARBURST => m_axi_fm_ARBURST,
        ARLOCK => m_axi_fm_ARLOCK,
        ARCACHE => m_axi_fm_ARCACHE,
        ARPROT => m_axi_fm_ARPROT,
        ARQOS => m_axi_fm_ARQOS,
        ARREGION => m_axi_fm_ARREGION,
        ARUSER => m_axi_fm_ARUSER,
        RVALID => m_axi_fm_RVALID,
        RREADY => m_axi_fm_RREADY,
        RDATA => m_axi_fm_RDATA,
        RLAST => m_axi_fm_RLAST,
        RID => m_axi_fm_RID,
        RUSER => m_axi_fm_RUSER,
        RRESP => m_axi_fm_RRESP,
        BVALID => m_axi_fm_BVALID,
        BREADY => m_axi_fm_BREADY,
        BRESP => m_axi_fm_BRESP,
        BID => m_axi_fm_BID,
        BUSER => m_axi_fm_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => fm_ARVALID,
        I_ARREADY => fm_ARREADY,
        I_ARADDR => fm_addr_reg_1133,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_1,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => fm_RVALID,
        I_RREADY => fm_RREADY,
        I_RDATA => fm_RDATA,
        I_RID => fm_RID,
        I_RUSER => fm_RUSER,
        I_RRESP => fm_RRESP,
        I_RLAST => fm_RLAST,
        I_AWVALID => fm_AWVALID,
        I_AWREADY => fm_AWREADY,
        I_AWADDR => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWADDR,
        I_AWID => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWID,
        I_AWLEN => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWLEN,
        I_AWSIZE => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWSIZE,
        I_AWLOCK => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWLOCK,
        I_AWCACHE => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWCACHE,
        I_AWQOS => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWQOS,
        I_AWPROT => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWPROT,
        I_AWUSER => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWUSER,
        I_AWBURST => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWBURST,
        I_AWREGION => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWREGION,
        I_WVALID => fm_WVALID,
        I_WREADY => fm_WREADY,
        I_WDATA => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WDATA,
        I_WID => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WID,
        I_WUSER => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WUSER,
        I_WLAST => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WLAST,
        I_WSTRB => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WSTRB,
        I_BVALID => fm_BVALID,
        I_BREADY => fm_BREADY,
        I_BRESP => fm_BRESP,
        I_BID => fm_BID,
        I_BUSER => fm_BUSER);

    wt_m_axi_U : component tiled_conv_wt_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 16,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_WT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_WT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_WT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_WT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_WT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_WT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_WT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_WT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_WT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_WT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_WT_CACHE_VALUE)
    port map (
        AWVALID => m_axi_wt_AWVALID,
        AWREADY => m_axi_wt_AWREADY,
        AWADDR => m_axi_wt_AWADDR,
        AWID => m_axi_wt_AWID,
        AWLEN => m_axi_wt_AWLEN,
        AWSIZE => m_axi_wt_AWSIZE,
        AWBURST => m_axi_wt_AWBURST,
        AWLOCK => m_axi_wt_AWLOCK,
        AWCACHE => m_axi_wt_AWCACHE,
        AWPROT => m_axi_wt_AWPROT,
        AWQOS => m_axi_wt_AWQOS,
        AWREGION => m_axi_wt_AWREGION,
        AWUSER => m_axi_wt_AWUSER,
        WVALID => m_axi_wt_WVALID,
        WREADY => m_axi_wt_WREADY,
        WDATA => m_axi_wt_WDATA,
        WSTRB => m_axi_wt_WSTRB,
        WLAST => m_axi_wt_WLAST,
        WID => m_axi_wt_WID,
        WUSER => m_axi_wt_WUSER,
        ARVALID => m_axi_wt_ARVALID,
        ARREADY => m_axi_wt_ARREADY,
        ARADDR => m_axi_wt_ARADDR,
        ARID => m_axi_wt_ARID,
        ARLEN => m_axi_wt_ARLEN,
        ARSIZE => m_axi_wt_ARSIZE,
        ARBURST => m_axi_wt_ARBURST,
        ARLOCK => m_axi_wt_ARLOCK,
        ARCACHE => m_axi_wt_ARCACHE,
        ARPROT => m_axi_wt_ARPROT,
        ARQOS => m_axi_wt_ARQOS,
        ARREGION => m_axi_wt_ARREGION,
        ARUSER => m_axi_wt_ARUSER,
        RVALID => m_axi_wt_RVALID,
        RREADY => m_axi_wt_RREADY,
        RDATA => m_axi_wt_RDATA,
        RLAST => m_axi_wt_RLAST,
        RID => m_axi_wt_RID,
        RUSER => m_axi_wt_RUSER,
        RRESP => m_axi_wt_RRESP,
        BVALID => m_axi_wt_BVALID,
        BREADY => m_axi_wt_BREADY,
        BRESP => m_axi_wt_BRESP,
        BID => m_axi_wt_BID,
        BUSER => m_axi_wt_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => wt_ARVALID,
        I_ARREADY => wt_ARREADY,
        I_ARADDR => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARADDR,
        I_ARID => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARID,
        I_ARLEN => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARLEN,
        I_ARSIZE => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARSIZE,
        I_ARLOCK => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARLOCK,
        I_ARCACHE => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARCACHE,
        I_ARQOS => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARQOS,
        I_ARPROT => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARPROT,
        I_ARUSER => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARUSER,
        I_ARBURST => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARBURST,
        I_ARREGION => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARREGION,
        I_RVALID => wt_RVALID,
        I_RREADY => wt_RREADY,
        I_RDATA => wt_RDATA,
        I_RID => wt_RID,
        I_RUSER => wt_RUSER,
        I_RRESP => wt_RRESP,
        I_RLAST => wt_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => wt_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => wt_WREADY,
        I_WDATA => ap_const_lv16_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv2_0,
        I_BVALID => wt_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => wt_BRESP,
        I_BID => wt_BID,
        I_BUSER => wt_BUSER);

    conv_in_buf_V_U : component tiled_conv_conv_in_buf_V
    generic map (
        DataWidth => 16,
        AddressRange => 7176,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_address0,
        ce0 => conv_in_buf_V_ce0,
        we0 => conv_in_buf_V_we0,
        d0 => ap_phi_mux_storemerge_phi_fu_384_p4,
        q0 => conv_in_buf_V_q0,
        address1 => grp_conv_7x7_fu_392_X_buf_address1,
        ce1 => conv_in_buf_V_ce1,
        q1 => conv_in_buf_V_q1);

    conv_wt_buf_V_U : component tiled_conv_conv_wt_buf_V
    generic map (
        DataWidth => 16,
        AddressRange => 588,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_V_address0,
        ce0 => conv_wt_buf_V_ce0,
        we0 => conv_wt_buf_V_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_403_weight_buf_d0,
        q0 => conv_wt_buf_V_q0,
        address1 => grp_conv_7x7_fu_392_W_buf_address1,
        ce1 => conv_wt_buf_V_ce1,
        q1 => conv_wt_buf_V_q1);

    conv_out_buf_V_U : component tiled_conv_conv_out_buf_V
    generic map (
        DataWidth => 16,
        AddressRange => 1840,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_out_buf_V_address0,
        ce0 => conv_out_buf_V_ce0,
        we0 => conv_out_buf_V_we0,
        d0 => conv_out_buf_V_d0,
        q0 => conv_out_buf_V_q0);

    grp_conv_7x7_fu_392 : component tiled_conv_conv_7x7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_7x7_fu_392_ap_start,
        ap_done => grp_conv_7x7_fu_392_ap_done,
        ap_idle => grp_conv_7x7_fu_392_ap_idle,
        ap_ready => grp_conv_7x7_fu_392_ap_ready,
        Y_buf_address0 => grp_conv_7x7_fu_392_Y_buf_address0,
        Y_buf_ce0 => grp_conv_7x7_fu_392_Y_buf_ce0,
        Y_buf_we0 => grp_conv_7x7_fu_392_Y_buf_we0,
        Y_buf_d0 => grp_conv_7x7_fu_392_Y_buf_d0,
        X_buf_address0 => grp_conv_7x7_fu_392_X_buf_address0,
        X_buf_ce0 => grp_conv_7x7_fu_392_X_buf_ce0,
        X_buf_q0 => conv_in_buf_V_q0,
        X_buf_address1 => grp_conv_7x7_fu_392_X_buf_address1,
        X_buf_ce1 => grp_conv_7x7_fu_392_X_buf_ce1,
        X_buf_q1 => conv_in_buf_V_q1,
        W_buf_address0 => grp_conv_7x7_fu_392_W_buf_address0,
        W_buf_ce0 => grp_conv_7x7_fu_392_W_buf_ce0,
        W_buf_q0 => conv_wt_buf_V_q0,
        W_buf_address1 => grp_conv_7x7_fu_392_W_buf_address1,
        W_buf_ce1 => grp_conv_7x7_fu_392_W_buf_ce1,
        W_buf_q1 => conv_wt_buf_V_q1,
        p_read => reg_476,
        p_read1 => reg_482,
        p_read2 => reg_488,
        p_read3 => reg_494);

    grp_load_layer_params_from_DRAM_fu_403 : component tiled_conv_load_layer_params_from_DRAM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_layer_params_from_DRAM_fu_403_ap_start,
        ap_done => grp_load_layer_params_from_DRAM_fu_403_ap_done,
        ap_idle => grp_load_layer_params_from_DRAM_fu_403_ap_idle,
        ap_ready => grp_load_layer_params_from_DRAM_fu_403_ap_ready,
        m_axi_wt_AWVALID => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWVALID,
        m_axi_wt_AWREADY => ap_const_logic_0,
        m_axi_wt_AWADDR => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWADDR,
        m_axi_wt_AWID => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWID,
        m_axi_wt_AWLEN => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWPROT,
        m_axi_wt_AWQOS => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWQOS,
        m_axi_wt_AWREGION => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWREGION,
        m_axi_wt_AWUSER => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_AWUSER,
        m_axi_wt_WVALID => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WVALID,
        m_axi_wt_WREADY => ap_const_logic_0,
        m_axi_wt_WDATA => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WDATA,
        m_axi_wt_WSTRB => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WSTRB,
        m_axi_wt_WLAST => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WLAST,
        m_axi_wt_WID => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WID,
        m_axi_wt_WUSER => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_WUSER,
        m_axi_wt_ARVALID => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARVALID,
        m_axi_wt_ARREADY => wt_ARREADY,
        m_axi_wt_ARADDR => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARADDR,
        m_axi_wt_ARID => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARID,
        m_axi_wt_ARLEN => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARPROT,
        m_axi_wt_ARQOS => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARQOS,
        m_axi_wt_ARREGION => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARREGION,
        m_axi_wt_ARUSER => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARUSER,
        m_axi_wt_RVALID => wt_RVALID,
        m_axi_wt_RREADY => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_RREADY,
        m_axi_wt_RDATA => wt_RDATA,
        m_axi_wt_RLAST => wt_RLAST,
        m_axi_wt_RID => wt_RID,
        m_axi_wt_RUSER => wt_RUSER,
        m_axi_wt_RRESP => wt_RRESP,
        m_axi_wt_BVALID => ap_const_logic_0,
        m_axi_wt_BREADY => grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_BREADY,
        m_axi_wt_BRESP => ap_const_lv2_0,
        m_axi_wt_BID => ap_const_lv1_0,
        m_axi_wt_BUSER => ap_const_lv1_0,
        weight_buf_address0 => grp_load_layer_params_from_DRAM_fu_403_weight_buf_address0,
        weight_buf_ce0 => grp_load_layer_params_from_DRAM_fu_403_weight_buf_ce0,
        weight_buf_we0 => grp_load_layer_params_from_DRAM_fu_403_weight_buf_we0,
        weight_buf_d0 => grp_load_layer_params_from_DRAM_fu_403_weight_buf_d0,
        p_read => grp_load_layer_params_from_DRAM_fu_403_p_read,
        p_read1 => grp_load_layer_params_from_DRAM_fu_403_p_read1,
        p_read2 => grp_load_layer_params_from_DRAM_fu_403_p_read2,
        p_read3 => grp_load_layer_params_from_DRAM_fu_403_p_read3,
        weights => layer_weights_read_reg_989,
        bias => layer_bias_read_reg_984,
        kernel_group_offset => grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset,
        ap_return_0 => grp_load_layer_params_from_DRAM_fu_403_ap_return_0,
        ap_return_1 => grp_load_layer_params_from_DRAM_fu_403_ap_return_1,
        ap_return_2 => grp_load_layer_params_from_DRAM_fu_403_ap_return_2,
        ap_return_3 => grp_load_layer_params_from_DRAM_fu_403_ap_return_3);

    grp_store_output_tile_to_DRAM_fu_433 : component tiled_conv_store_output_tile_to_DRAM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_store_output_tile_to_DRAM_fu_433_ap_start,
        ap_done => grp_store_output_tile_to_DRAM_fu_433_ap_done,
        ap_idle => grp_store_output_tile_to_DRAM_fu_433_ap_idle,
        ap_ready => grp_store_output_tile_to_DRAM_fu_433_ap_ready,
        m_axi_fm_AWVALID => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWVALID,
        m_axi_fm_AWREADY => fm_AWREADY,
        m_axi_fm_AWADDR => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWADDR,
        m_axi_fm_AWID => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWID,
        m_axi_fm_AWLEN => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWPROT,
        m_axi_fm_AWQOS => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWQOS,
        m_axi_fm_AWREGION => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWREGION,
        m_axi_fm_AWUSER => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWUSER,
        m_axi_fm_WVALID => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WVALID,
        m_axi_fm_WREADY => fm_WREADY,
        m_axi_fm_WDATA => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WDATA,
        m_axi_fm_WSTRB => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WSTRB,
        m_axi_fm_WLAST => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WLAST,
        m_axi_fm_WID => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WID,
        m_axi_fm_WUSER => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WUSER,
        m_axi_fm_ARVALID => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARVALID,
        m_axi_fm_ARREADY => ap_const_logic_0,
        m_axi_fm_ARADDR => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARADDR,
        m_axi_fm_ARID => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARID,
        m_axi_fm_ARLEN => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARPROT,
        m_axi_fm_ARQOS => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARQOS,
        m_axi_fm_ARREGION => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARREGION,
        m_axi_fm_ARUSER => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_ARUSER,
        m_axi_fm_RVALID => ap_const_logic_0,
        m_axi_fm_RREADY => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_RREADY,
        m_axi_fm_RDATA => ap_const_lv16_0,
        m_axi_fm_RLAST => ap_const_logic_0,
        m_axi_fm_RID => ap_const_lv1_0,
        m_axi_fm_RUSER => ap_const_lv1_0,
        m_axi_fm_RRESP => ap_const_lv2_0,
        m_axi_fm_BVALID => fm_BVALID,
        m_axi_fm_BREADY => grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_BREADY,
        m_axi_fm_BRESP => fm_BRESP,
        m_axi_fm_BID => fm_BID,
        m_axi_fm_BUSER => fm_BUSER,
        out_fm => output_feature_map_read_reg_979,
        out_fm_buf_V_address0 => grp_store_output_tile_to_DRAM_fu_433_out_fm_buf_V_address0,
        out_fm_buf_V_ce0 => grp_store_output_tile_to_DRAM_fu_433_out_fm_buf_V_ce0,
        out_fm_buf_V_q0 => conv_out_buf_V_q0,
        ti => trunc_ln52_reg_1018,
        tj => trunc_ln28_reg_1035,
        kernel_group => grp_store_output_tile_to_DRAM_fu_433_kernel_group);

    mul_2ns_22ns_23_1_1_U203 : component tiled_conv_mul_2ns_22ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 22,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln34_fu_723_p0,
        din1 => mul_ln34_fu_723_p1,
        dout => mul_ln34_fu_723_p2);

    mac_muladd_5ns_7ns_3s_11_1_1_U204 : component tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        din2_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_929_p0,
        din1 => grp_fu_929_p1,
        din2 => grp_fu_929_p2,
        dout => grp_fu_929_p3);

    mac_muladd_2ns_7ns_6ns_8_1_1_U205 : component tiled_conv_mac_muladd_2ns_7ns_6ns_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 7,
        din2_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_938_p0,
        din1 => grp_fu_938_p1,
        din2 => grp_fu_938_p2,
        dout => grp_fu_938_p3);

    mac_muladd_8ns_7ns_6ns_13_1_1_U206 : component tiled_conv_mac_muladd_8ns_7ns_6ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 6,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_946_p0,
        din1 => grp_fu_946_p1,
        din2 => grp_fu_946_p2,
        dout => grp_fu_946_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state4);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_7x7_fu_392_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_7x7_fu_392_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    grp_conv_7x7_fu_392_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_7x7_fu_392_ap_ready = ap_const_logic_1)) then 
                    grp_conv_7x7_fu_392_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_layer_params_from_DRAM_fu_403_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_layer_params_from_DRAM_fu_403_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    grp_load_layer_params_from_DRAM_fu_403_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_layer_params_from_DRAM_fu_403_ap_ready = ap_const_logic_1)) then 
                    grp_load_layer_params_from_DRAM_fu_403_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_store_output_tile_to_DRAM_fu_433_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_store_output_tile_to_DRAM_fu_433_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    grp_store_output_tile_to_DRAM_fu_433_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_store_output_tile_to_DRAM_fu_433_ap_ready = ap_const_logic_1)) then 
                    grp_store_output_tile_to_DRAM_fu_433_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_storemerge_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1028)) then
                if (((or_ln46_fu_805_p2 = ap_const_lv1_1) and (icmp_ln34_reg_1065 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_storemerge_reg_380 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_storemerge_reg_380 <= ap_phi_reg_pp0_iter1_storemerge_reg_380;
                end if;
            end if; 
        end if;
    end process;

    c_reg_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln34_reg_1065 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                c_reg_336 <= select_ln34_1_reg_1075;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                c_reg_336 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    i_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln34_reg_1065 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_reg_358 <= select_ln37_1_reg_1098;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_reg_358 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    indvar_flatten38_reg_325_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_610_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten38_reg_325 <= add_ln34_2_fu_589_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                indvar_flatten38_reg_325 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    indvar_flatten49_reg_291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
                indvar_flatten49_reg_291 <= add_ln52_2_reg_999;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten49_reg_291 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_610_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_347 <= select_ln37_4_fu_712_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                indvar_flatten_reg_347 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    j_reg_369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_610_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_reg_369 <= add_ln42_fu_700_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                j_reg_369 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    ti_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
                ti_reg_302 <= select_ln52_1_reg_1012;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ti_reg_302 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    tj_reg_313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
                tj_reg_313 <= add_ln55_reg_1161;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tj_reg_313 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_610_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln37_reg_1088 <= add_ln37_fu_662_p2;
                add_ln46_2_reg_1104 <= add_ln46_2_fu_694_p2;
                and_ln34_reg_1082 <= and_ln34_fu_656_p2;
                icmp_ln37_reg_1069 <= icmp_ln37_fu_622_p2;
                select_ln37_reg_1093 <= select_ln37_fu_674_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln39_reg_1055 <= add_ln39_fu_599_p2;
                empty_reg_1060 <= empty_fu_604_p2;
                icmp_ln34_reg_1065 <= icmp_ln34_fu_610_p2;
                icmp_ln34_reg_1065_pp0_iter1_reg <= icmp_ln34_reg_1065;
                select_ln34_1_reg_1075_pp0_iter1_reg <= select_ln34_1_reg_1075;
                select_ln37_1_reg_1098_pp0_iter1_reg <= select_ln37_1_reg_1098;
                select_ln37_reg_1093_pp0_iter1_reg <= select_ln37_reg_1093;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_reg_1065_pp0_iter9_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln47_reg_1139 <= grp_fu_938_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln46_fu_805_p2 = ap_const_lv1_0) and (icmp_ln34_reg_1065 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    add_ln49_1_reg_1128(22 downto 1) <= add_ln49_1_fu_829_p2(22 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln52_1_reg_1028 <= grp_fu_929_p3;
                p_mid126_reg_1045 <= p_mid126_fu_584_p2;
                select_ln52_reg_1023 <= select_ln52_fu_536_p3;
                trunc_ln28_reg_1035 <= trunc_ln28_fu_546_p1;
                    zext_ln46_reg_1040(10 downto 3) <= zext_ln46_fu_580_p1(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln52_2_reg_999 <= add_ln52_2_fu_500_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add_ln55_reg_1161 <= add_ln55_fu_904_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_storemerge_reg_380 <= ap_phi_reg_pp0_iter9_storemerge_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_storemerge_reg_380 <= ap_phi_reg_pp0_iter10_storemerge_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_storemerge_reg_380 <= ap_phi_reg_pp0_iter0_storemerge_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_storemerge_reg_380 <= ap_phi_reg_pp0_iter2_storemerge_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_storemerge_reg_380 <= ap_phi_reg_pp0_iter3_storemerge_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_storemerge_reg_380 <= ap_phi_reg_pp0_iter4_storemerge_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_storemerge_reg_380 <= ap_phi_reg_pp0_iter5_storemerge_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_storemerge_reg_380 <= ap_phi_reg_pp0_iter6_storemerge_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_storemerge_reg_380 <= ap_phi_reg_pp0_iter7_storemerge_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_storemerge_reg_380 <= ap_phi_reg_pp0_iter8_storemerge_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state77_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                conv_bias_buf_V_0_1_fu_200 <= grp_load_layer_params_from_DRAM_fu_403_ap_return_0;
                conv_bias_buf_V_1_1_fu_204 <= grp_load_layer_params_from_DRAM_fu_403_ap_return_1;
                conv_bias_buf_V_2_1_fu_208 <= grp_load_layer_params_from_DRAM_fu_403_ap_return_2;
                conv_bias_buf_V_3_1_fu_212 <= grp_load_layer_params_from_DRAM_fu_403_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op205_read_state14 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                fm_addr_read_reg_1144 <= fm_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_reg_1065_pp0_iter1_reg = ap_const_lv1_0) and (or_ln46_reg_1124 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                fm_addr_reg_1133 <= sext_ln49_fu_862_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln34_reg_1065_pp0_iter10_reg <= icmp_ln34_reg_1065_pp0_iter9_reg;
                icmp_ln34_reg_1065_pp0_iter2_reg <= icmp_ln34_reg_1065_pp0_iter1_reg;
                icmp_ln34_reg_1065_pp0_iter3_reg <= icmp_ln34_reg_1065_pp0_iter2_reg;
                icmp_ln34_reg_1065_pp0_iter4_reg <= icmp_ln34_reg_1065_pp0_iter3_reg;
                icmp_ln34_reg_1065_pp0_iter5_reg <= icmp_ln34_reg_1065_pp0_iter4_reg;
                icmp_ln34_reg_1065_pp0_iter6_reg <= icmp_ln34_reg_1065_pp0_iter5_reg;
                icmp_ln34_reg_1065_pp0_iter7_reg <= icmp_ln34_reg_1065_pp0_iter6_reg;
                icmp_ln34_reg_1065_pp0_iter8_reg <= icmp_ln34_reg_1065_pp0_iter7_reg;
                icmp_ln34_reg_1065_pp0_iter9_reg <= icmp_ln34_reg_1065_pp0_iter8_reg;
                or_ln46_reg_1124_pp0_iter10_reg <= or_ln46_reg_1124_pp0_iter9_reg;
                or_ln46_reg_1124_pp0_iter2_reg <= or_ln46_reg_1124;
                or_ln46_reg_1124_pp0_iter3_reg <= or_ln46_reg_1124_pp0_iter2_reg;
                or_ln46_reg_1124_pp0_iter4_reg <= or_ln46_reg_1124_pp0_iter3_reg;
                or_ln46_reg_1124_pp0_iter5_reg <= or_ln46_reg_1124_pp0_iter4_reg;
                or_ln46_reg_1124_pp0_iter6_reg <= or_ln46_reg_1124_pp0_iter5_reg;
                or_ln46_reg_1124_pp0_iter7_reg <= or_ln46_reg_1124_pp0_iter6_reg;
                or_ln46_reg_1124_pp0_iter8_reg <= or_ln46_reg_1124_pp0_iter7_reg;
                or_ln46_reg_1124_pp0_iter9_reg <= or_ln46_reg_1124_pp0_iter8_reg;
                select_ln34_1_reg_1075_pp0_iter2_reg <= select_ln34_1_reg_1075_pp0_iter1_reg;
                select_ln34_1_reg_1075_pp0_iter3_reg <= select_ln34_1_reg_1075_pp0_iter2_reg;
                select_ln34_1_reg_1075_pp0_iter4_reg <= select_ln34_1_reg_1075_pp0_iter3_reg;
                select_ln34_1_reg_1075_pp0_iter5_reg <= select_ln34_1_reg_1075_pp0_iter4_reg;
                select_ln34_1_reg_1075_pp0_iter6_reg <= select_ln34_1_reg_1075_pp0_iter5_reg;
                select_ln34_1_reg_1075_pp0_iter7_reg <= select_ln34_1_reg_1075_pp0_iter6_reg;
                select_ln34_1_reg_1075_pp0_iter8_reg <= select_ln34_1_reg_1075_pp0_iter7_reg;
                select_ln34_1_reg_1075_pp0_iter9_reg <= select_ln34_1_reg_1075_pp0_iter8_reg;
                select_ln37_1_reg_1098_pp0_iter2_reg <= select_ln37_1_reg_1098_pp0_iter1_reg;
                select_ln37_1_reg_1098_pp0_iter3_reg <= select_ln37_1_reg_1098_pp0_iter2_reg;
                select_ln37_1_reg_1098_pp0_iter4_reg <= select_ln37_1_reg_1098_pp0_iter3_reg;
                select_ln37_1_reg_1098_pp0_iter5_reg <= select_ln37_1_reg_1098_pp0_iter4_reg;
                select_ln37_1_reg_1098_pp0_iter6_reg <= select_ln37_1_reg_1098_pp0_iter5_reg;
                select_ln37_1_reg_1098_pp0_iter7_reg <= select_ln37_1_reg_1098_pp0_iter6_reg;
                select_ln37_1_reg_1098_pp0_iter8_reg <= select_ln37_1_reg_1098_pp0_iter7_reg;
                select_ln37_1_reg_1098_pp0_iter9_reg <= select_ln37_1_reg_1098_pp0_iter8_reg;
                select_ln37_reg_1093_pp0_iter10_reg <= select_ln37_reg_1093_pp0_iter9_reg;
                select_ln37_reg_1093_pp0_iter2_reg <= select_ln37_reg_1093_pp0_iter1_reg;
                select_ln37_reg_1093_pp0_iter3_reg <= select_ln37_reg_1093_pp0_iter2_reg;
                select_ln37_reg_1093_pp0_iter4_reg <= select_ln37_reg_1093_pp0_iter3_reg;
                select_ln37_reg_1093_pp0_iter5_reg <= select_ln37_reg_1093_pp0_iter4_reg;
                select_ln37_reg_1093_pp0_iter6_reg <= select_ln37_reg_1093_pp0_iter5_reg;
                select_ln37_reg_1093_pp0_iter7_reg <= select_ln37_reg_1093_pp0_iter6_reg;
                select_ln37_reg_1093_pp0_iter8_reg <= select_ln37_reg_1093_pp0_iter7_reg;
                select_ln37_reg_1093_pp0_iter9_reg <= select_ln37_reg_1093_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln52_fu_506_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln55_reg_1007 <= icmp_ln55_fu_518_p2;
                select_ln52_1_reg_1012 <= select_ln52_1_fu_524_p3;
                trunc_ln52_reg_1018 <= trunc_ln52_fu_532_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                input_feature_map_read_reg_994 <= input_feature_map;
                layer_bias_read_reg_984 <= layer_bias;
                layer_weights_read_reg_989 <= layer_weights;
                output_feature_map_read_reg_979 <= output_feature_map;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_reg_1065 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln34_reg_1119 <= mul_ln34_fu_723_p2;
                or_ln46_reg_1124 <= or_ln46_fu_805_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_state77_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_state73_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state73)) or ((ap_const_boolean_0 = ap_block_state69_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state69)) or ((ap_const_boolean_0 = ap_block_state65_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state65)) or ((ap_const_boolean_0 = ap_block_state61_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state61)) or ((ap_const_boolean_0 = ap_block_state57_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_boolean_0 = ap_block_state53_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state53)) or ((ap_const_boolean_0 = ap_block_state49_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state49)) or ((ap_const_boolean_0 = ap_block_state45_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state45)) or ((ap_const_boolean_0 = ap_block_state41_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state41)) or ((ap_const_boolean_0 = ap_block_state37_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((ap_const_boolean_0 = ap_block_state29_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state29)) or ((ap_const_boolean_0 = ap_block_state25_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((ap_const_boolean_0 = ap_block_state21_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then
                reg_476 <= grp_load_layer_params_from_DRAM_fu_403_ap_return_0;
                reg_482 <= grp_load_layer_params_from_DRAM_fu_403_ap_return_1;
                reg_488 <= grp_load_layer_params_from_DRAM_fu_403_ap_return_2;
                reg_494 <= grp_load_layer_params_from_DRAM_fu_403_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_610_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln34_1_reg_1075 <= select_ln34_1_fu_636_p3;
                select_ln37_1_reg_1098 <= select_ln37_1_fu_682_p3;
            end if;
        end if;
    end process;
    zext_ln46_reg_1040(2 downto 0) <= "000";
    zext_ln46_reg_1040(11) <= '0';
    add_ln49_1_reg_1128(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter10, ap_CS_fsm_state17, grp_load_layer_params_from_DRAM_fu_403_ap_done, ap_CS_fsm_state21, grp_store_output_tile_to_DRAM_fu_433_ap_done, ap_block_state21_on_subcall_done, ap_CS_fsm_state25, ap_block_state25_on_subcall_done, ap_CS_fsm_state29, ap_block_state29_on_subcall_done, ap_CS_fsm_state33, ap_block_state33_on_subcall_done, ap_CS_fsm_state37, ap_block_state37_on_subcall_done, ap_CS_fsm_state41, ap_block_state41_on_subcall_done, ap_CS_fsm_state45, ap_block_state45_on_subcall_done, ap_CS_fsm_state49, ap_block_state49_on_subcall_done, ap_CS_fsm_state53, ap_block_state53_on_subcall_done, ap_CS_fsm_state57, ap_block_state57_on_subcall_done, ap_CS_fsm_state61, ap_block_state61_on_subcall_done, ap_CS_fsm_state65, ap_block_state65_on_subcall_done, ap_CS_fsm_state69, ap_block_state69_on_subcall_done, ap_CS_fsm_state73, ap_block_state73_on_subcall_done, ap_CS_fsm_state77, ap_block_state77_on_subcall_done, ap_CS_fsm_state2, icmp_ln52_fu_506_p2, ap_enable_reg_pp0_iter0, icmp_ln34_fu_610_p2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter11, grp_conv_7x7_fu_392_ap_done, ap_CS_fsm_state81, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln52_fu_506_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln34_fu_610_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln34_fu_610_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_boolean_0 = ap_block_state21_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((ap_const_boolean_0 = ap_block_state25_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((ap_const_boolean_0 = ap_block_state29_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((ap_const_boolean_0 = ap_block_state37_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((ap_const_boolean_0 = ap_block_state41_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((ap_const_boolean_0 = ap_block_state45_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((ap_const_boolean_0 = ap_block_state49_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                if (((ap_const_boolean_0 = ap_block_state53_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state53))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                if (((ap_const_boolean_0 = ap_block_state57_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state59))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                if (((ap_const_boolean_0 = ap_block_state61_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                if (((ap_const_boolean_0 = ap_block_state65_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state65))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state67))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                if (((ap_const_boolean_0 = ap_block_state69_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state69))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_state69;
                end if;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                if (((ap_const_boolean_0 = ap_block_state73_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_state73;
                end if;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                if (((ap_const_boolean_0 = ap_block_state77_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                if (((grp_conv_7x7_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                if (((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state81;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln34_1_fu_838_p2 <= std_logic_vector(unsigned(zext_ln34_1_fu_835_p1) + unsigned(input_feature_map_read_reg_994));
    add_ln34_2_fu_589_p2 <= std_logic_vector(unsigned(indvar_flatten38_reg_325) + unsigned(ap_const_lv13_1));
    add_ln34_fu_616_p2 <= std_logic_vector(unsigned(ap_phi_mux_c_phi_fu_340_p4) + unsigned(ap_const_lv2_1));
    add_ln37_1_fu_706_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_347) + unsigned(ap_const_lv12_1));
    add_ln37_fu_662_p2 <= std_logic_vector(unsigned(select_ln34_fu_628_p3) + unsigned(ap_const_lv6_1));
    add_ln39_1_fu_742_p2 <= std_logic_vector(signed(add_ln52_1_reg_1028) + signed(zext_ln37_2_fu_739_p1));
    add_ln39_fu_599_p2 <= std_logic_vector(signed(add_ln52_1_reg_1028) + signed(zext_ln37_fu_595_p1));
    add_ln42_fu_700_p2 <= std_logic_vector(unsigned(select_ln37_fu_674_p3) + unsigned(ap_const_lv6_1));
    add_ln46_1_fu_574_p2 <= std_logic_vector(unsigned(zext_ln28_1_fu_570_p1) + unsigned(zext_ln28_fu_566_p1));
    add_ln46_2_fu_694_p2 <= std_logic_vector(unsigned(zext_ln44_fu_690_p1) + unsigned(ap_const_lv7_7D));
    add_ln46_fu_794_p2 <= std_logic_vector(signed(sext_ln46_fu_791_p1) + signed(zext_ln46_reg_1040));
    add_ln49_1_fu_829_p2 <= std_logic_vector(unsigned(add_ln49_fu_823_p2) + unsigned(sext_ln42_mid2_v_cast_fu_787_p1));
    add_ln49_2_fu_846_p2 <= std_logic_vector(signed(sext_ln49_1_fu_843_p1) + signed(add_ln34_1_fu_838_p2));
    add_ln49_fu_823_p2 <= std_logic_vector(signed(sext_ln37_fu_775_p1) + signed(zext_ln49_fu_819_p1));
    add_ln52_2_fu_500_p2 <= std_logic_vector(unsigned(indvar_flatten49_reg_291) + unsigned(ap_const_lv10_1));
    add_ln52_fu_512_p2 <= std_logic_vector(unsigned(ti_reg_302) + unsigned(ap_const_lv5_1));
    add_ln55_fu_904_p2 <= std_logic_vector(unsigned(select_ln52_reg_1023) + unsigned(ap_const_lv6_1));
    and_ln34_fu_656_p2 <= (xor_ln34_fu_644_p2 and icmp_ln42_fu_650_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state16 <= ap_CS_fsm(4);
    ap_CS_fsm_state17 <= ap_CS_fsm(5);
    ap_CS_fsm_state18 <= ap_CS_fsm(6);
    ap_CS_fsm_state19 <= ap_CS_fsm(7);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(8);
    ap_CS_fsm_state21 <= ap_CS_fsm(9);
    ap_CS_fsm_state22 <= ap_CS_fsm(10);
    ap_CS_fsm_state23 <= ap_CS_fsm(11);
    ap_CS_fsm_state24 <= ap_CS_fsm(12);
    ap_CS_fsm_state25 <= ap_CS_fsm(13);
    ap_CS_fsm_state26 <= ap_CS_fsm(14);
    ap_CS_fsm_state27 <= ap_CS_fsm(15);
    ap_CS_fsm_state28 <= ap_CS_fsm(16);
    ap_CS_fsm_state29 <= ap_CS_fsm(17);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(18);
    ap_CS_fsm_state31 <= ap_CS_fsm(19);
    ap_CS_fsm_state32 <= ap_CS_fsm(20);
    ap_CS_fsm_state33 <= ap_CS_fsm(21);
    ap_CS_fsm_state34 <= ap_CS_fsm(22);
    ap_CS_fsm_state35 <= ap_CS_fsm(23);
    ap_CS_fsm_state36 <= ap_CS_fsm(24);
    ap_CS_fsm_state37 <= ap_CS_fsm(25);
    ap_CS_fsm_state38 <= ap_CS_fsm(26);
    ap_CS_fsm_state39 <= ap_CS_fsm(27);
    ap_CS_fsm_state40 <= ap_CS_fsm(28);
    ap_CS_fsm_state41 <= ap_CS_fsm(29);
    ap_CS_fsm_state42 <= ap_CS_fsm(30);
    ap_CS_fsm_state43 <= ap_CS_fsm(31);
    ap_CS_fsm_state44 <= ap_CS_fsm(32);
    ap_CS_fsm_state45 <= ap_CS_fsm(33);
    ap_CS_fsm_state46 <= ap_CS_fsm(34);
    ap_CS_fsm_state47 <= ap_CS_fsm(35);
    ap_CS_fsm_state48 <= ap_CS_fsm(36);
    ap_CS_fsm_state49 <= ap_CS_fsm(37);
    ap_CS_fsm_state50 <= ap_CS_fsm(38);
    ap_CS_fsm_state51 <= ap_CS_fsm(39);
    ap_CS_fsm_state52 <= ap_CS_fsm(40);
    ap_CS_fsm_state53 <= ap_CS_fsm(41);
    ap_CS_fsm_state54 <= ap_CS_fsm(42);
    ap_CS_fsm_state55 <= ap_CS_fsm(43);
    ap_CS_fsm_state56 <= ap_CS_fsm(44);
    ap_CS_fsm_state57 <= ap_CS_fsm(45);
    ap_CS_fsm_state58 <= ap_CS_fsm(46);
    ap_CS_fsm_state59 <= ap_CS_fsm(47);
    ap_CS_fsm_state60 <= ap_CS_fsm(48);
    ap_CS_fsm_state61 <= ap_CS_fsm(49);
    ap_CS_fsm_state62 <= ap_CS_fsm(50);
    ap_CS_fsm_state63 <= ap_CS_fsm(51);
    ap_CS_fsm_state64 <= ap_CS_fsm(52);
    ap_CS_fsm_state65 <= ap_CS_fsm(53);
    ap_CS_fsm_state66 <= ap_CS_fsm(54);
    ap_CS_fsm_state67 <= ap_CS_fsm(55);
    ap_CS_fsm_state68 <= ap_CS_fsm(56);
    ap_CS_fsm_state69 <= ap_CS_fsm(57);
    ap_CS_fsm_state70 <= ap_CS_fsm(58);
    ap_CS_fsm_state71 <= ap_CS_fsm(59);
    ap_CS_fsm_state72 <= ap_CS_fsm(60);
    ap_CS_fsm_state73 <= ap_CS_fsm(61);
    ap_CS_fsm_state74 <= ap_CS_fsm(62);
    ap_CS_fsm_state75 <= ap_CS_fsm(63);
    ap_CS_fsm_state76 <= ap_CS_fsm(64);
    ap_CS_fsm_state77 <= ap_CS_fsm(65);
    ap_CS_fsm_state78 <= ap_CS_fsm(66);
    ap_CS_fsm_state79 <= ap_CS_fsm(67);
    ap_CS_fsm_state80 <= ap_CS_fsm(68);
    ap_CS_fsm_state81 <= ap_CS_fsm(69);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter10, fm_RVALID, ap_block_state7_io, ap_predicate_op205_read_state14)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_predicate_op205_read_state14 = ap_const_boolean_1) and (fm_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state7_io) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter10, fm_RVALID, ap_block_state7_io, ap_predicate_op205_read_state14)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_predicate_op205_read_state14 = ap_const_boolean_1) and (fm_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state7_io) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state14_pp0_stage0_iter10_assign_proc : process(fm_RVALID, ap_predicate_op205_read_state14)
    begin
                ap_block_state14_pp0_stage0_iter10 <= ((ap_predicate_op205_read_state14 = ap_const_boolean_1) and (fm_RVALID = ap_const_logic_0));
    end process;

        ap_block_state15_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state21_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state21_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state25_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state25_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state29_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state29_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state33_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state33_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state37_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state37_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state41_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state41_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state45_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state45_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state49_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state49_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state53_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state53_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state57_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state57_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state61_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state61_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state65_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state65_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state69_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state69_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;

        ap_block_state6_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state73_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state73_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state77_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_403_ap_done, grp_store_output_tile_to_DRAM_fu_433_ap_done)
    begin
                ap_block_state77_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_433_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_403_ap_done = ap_const_logic_0));
    end process;


    ap_block_state7_io_assign_proc : process(fm_ARREADY, ap_predicate_op194_readreq_state7)
    begin
                ap_block_state7_io <= ((ap_predicate_op194_readreq_state7 = ap_const_boolean_1) and (fm_ARREADY = ap_const_logic_0));
    end process;

        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1028_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_1028 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state4_assign_proc : process(icmp_ln34_fu_610_p2)
    begin
        if ((icmp_ln34_fu_610_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln52_fu_506_p2)
    begin
        if (((icmp_ln52_fu_506_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c_phi_fu_340_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln34_reg_1065, c_reg_336, ap_CS_fsm_pp0_stage0, select_ln34_1_reg_1075, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln34_reg_1065 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_c_phi_fu_340_p4 <= select_ln34_1_reg_1075;
        else 
            ap_phi_mux_c_phi_fu_340_p4 <= c_reg_336;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_362_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln34_reg_1065, i_reg_358, ap_CS_fsm_pp0_stage0, select_ln37_1_reg_1098, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln34_reg_1065 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_phi_fu_362_p4 <= select_ln37_1_reg_1098;
        else 
            ap_phi_mux_i_phi_fu_362_p4 <= i_reg_358;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_384_p4_assign_proc : process(icmp_ln34_reg_1065_pp0_iter10_reg, or_ln46_reg_1124_pp0_iter10_reg, fm_addr_read_reg_1144, ap_phi_reg_pp0_iter11_storemerge_reg_380)
    begin
        if (((or_ln46_reg_1124_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln34_reg_1065_pp0_iter10_reg = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_384_p4 <= fm_addr_read_reg_1144;
        else 
            ap_phi_mux_storemerge_phi_fu_384_p4 <= ap_phi_reg_pp0_iter11_storemerge_reg_380;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_380 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op194_readreq_state7_assign_proc : process(icmp_ln34_reg_1065_pp0_iter2_reg, or_ln46_reg_1124_pp0_iter2_reg)
    begin
                ap_predicate_op194_readreq_state7 <= ((or_ln46_reg_1124_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln34_reg_1065_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op205_read_state14_assign_proc : process(icmp_ln34_reg_1065_pp0_iter9_reg, or_ln46_reg_1124_pp0_iter9_reg)
    begin
                ap_predicate_op205_read_state14 <= ((or_ln46_reg_1124_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln34_reg_1065_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln52_fu_506_p2)
    begin
        if (((icmp_ln52_fu_506_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    conv_in_buf_V_address0_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter11, grp_conv_7x7_fu_392_X_buf_address0, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79, zext_ln47_3_fu_884_p1)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            conv_in_buf_V_address0 <= zext_ln47_3_fu_884_p1(13 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            conv_in_buf_V_address0 <= grp_conv_7x7_fu_392_X_buf_address0;
        else 
            conv_in_buf_V_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11, grp_conv_7x7_fu_392_X_buf_ce0, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_in_buf_V_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            conv_in_buf_V_ce0 <= grp_conv_7x7_fu_392_X_buf_ce0;
        else 
            conv_in_buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_ce1_assign_proc : process(grp_conv_7x7_fu_392_X_buf_ce1, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            conv_in_buf_V_ce1 <= grp_conv_7x7_fu_392_X_buf_ce1;
        else 
            conv_in_buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln34_reg_1065_pp0_iter10_reg, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln34_reg_1065_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_in_buf_V_we0 <= ap_const_logic_1;
        else 
            conv_in_buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, grp_conv_7x7_fu_392_Y_buf_address0, grp_store_output_tile_to_DRAM_fu_433_out_fm_buf_V_address0, ap_CS_fsm_state81, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            conv_out_buf_V_address0 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            conv_out_buf_V_address0 <= grp_store_output_tile_to_DRAM_fu_433_out_fm_buf_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            conv_out_buf_V_address0 <= grp_conv_7x7_fu_392_Y_buf_address0;
        else 
            conv_out_buf_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, grp_conv_7x7_fu_392_Y_buf_ce0, grp_store_output_tile_to_DRAM_fu_433_out_fm_buf_V_ce0, ap_CS_fsm_state81, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_out_buf_V_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            conv_out_buf_V_ce0 <= grp_store_output_tile_to_DRAM_fu_433_out_fm_buf_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            conv_out_buf_V_ce0 <= grp_conv_7x7_fu_392_Y_buf_ce0;
        else 
            conv_out_buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_d0_assign_proc : process(ap_CS_fsm_state1, grp_conv_7x7_fu_392_Y_buf_d0, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            conv_out_buf_V_d0 <= ap_const_lv16_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            conv_out_buf_V_d0 <= grp_conv_7x7_fu_392_Y_buf_d0;
        else 
            conv_out_buf_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_conv_7x7_fu_392_Y_buf_we0, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_out_buf_V_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            conv_out_buf_V_we0 <= grp_conv_7x7_fu_392_Y_buf_we0;
        else 
            conv_out_buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_address0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, grp_conv_7x7_fu_392_W_buf_address0, grp_load_layer_params_from_DRAM_fu_403_weight_buf_address0, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            conv_wt_buf_V_address0 <= grp_load_layer_params_from_DRAM_fu_403_weight_buf_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            conv_wt_buf_V_address0 <= grp_conv_7x7_fu_392_W_buf_address0;
        else 
            conv_wt_buf_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_wt_buf_V_ce0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, grp_conv_7x7_fu_392_W_buf_ce0, grp_load_layer_params_from_DRAM_fu_403_weight_buf_ce0, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            conv_wt_buf_V_ce0 <= grp_load_layer_params_from_DRAM_fu_403_weight_buf_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            conv_wt_buf_V_ce0 <= grp_conv_7x7_fu_392_W_buf_ce0;
        else 
            conv_wt_buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_ce1_assign_proc : process(grp_conv_7x7_fu_392_W_buf_ce1, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state71, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            conv_wt_buf_V_ce1 <= grp_conv_7x7_fu_392_W_buf_ce1;
        else 
            conv_wt_buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_we0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, grp_load_layer_params_from_DRAM_fu_403_weight_buf_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            conv_wt_buf_V_we0 <= grp_load_layer_params_from_DRAM_fu_403_weight_buf_we0;
        else 
            conv_wt_buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_604_p2 <= "1" when (unsigned(add_ln39_fu_599_p2) > unsigned(ap_const_lv11_2DF)) else "0";

    fm_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op194_readreq_state7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op194_readreq_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            fm_ARVALID <= ap_const_logic_1;
        else 
            fm_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    fm_AWVALID_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWVALID, ap_CS_fsm_state81, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, ap_CS_fsm_state68, ap_CS_fsm_state72, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            fm_AWVALID <= grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_AWVALID;
        else 
            fm_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    fm_BREADY_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_BREADY, ap_CS_fsm_state81, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, ap_CS_fsm_state68, ap_CS_fsm_state72, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            fm_BREADY <= grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_BREADY;
        else 
            fm_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    fm_RREADY_assign_proc : process(ap_enable_reg_pp0_iter10, ap_predicate_op205_read_state14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op205_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fm_RREADY <= ap_const_logic_1;
        else 
            fm_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    fm_WVALID_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WVALID, ap_CS_fsm_state81, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, ap_CS_fsm_state68, ap_CS_fsm_state72, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            fm_WVALID <= grp_store_output_tile_to_DRAM_fu_433_m_axi_fm_WVALID;
        else 
            fm_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    fm_blk_n_AR_assign_proc : process(m_axi_fm_ARREADY, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln34_reg_1065_pp0_iter2_reg, or_ln46_reg_1124_pp0_iter2_reg)
    begin
        if (((or_ln46_reg_1124_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln34_reg_1065_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            fm_blk_n_AR <= m_axi_fm_ARREADY;
        else 
            fm_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    fm_blk_n_R_assign_proc : process(m_axi_fm_RVALID, ap_block_pp0_stage0, ap_enable_reg_pp0_iter10, icmp_ln34_reg_1065_pp0_iter9_reg, or_ln46_reg_1124_pp0_iter9_reg)
    begin
        if (((or_ln46_reg_1124_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln34_reg_1065_pp0_iter9_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            fm_blk_n_R <= m_axi_fm_RVALID;
        else 
            fm_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    grp_conv_7x7_fu_392_ap_start <= grp_conv_7x7_fu_392_ap_start_reg;
    grp_fu_929_p0 <= grp_fu_929_p00(5 - 1 downto 0);
    grp_fu_929_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln52_1_reg_1012),11));
    grp_fu_929_p1 <= ap_const_lv11_2E(7 - 1 downto 0);
    grp_fu_929_p2 <= ap_const_lv11_7FD(3 - 1 downto 0);
    grp_fu_938_p0 <= grp_fu_938_p00(2 - 1 downto 0);
    grp_fu_938_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln34_1_reg_1075_pp0_iter9_reg),8));
    grp_fu_938_p1 <= ap_const_lv8_34(7 - 1 downto 0);
    grp_fu_938_p2 <= grp_fu_938_p20(6 - 1 downto 0);
    grp_fu_938_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_1_reg_1098_pp0_iter9_reg),8));
    grp_fu_946_p0 <= grp_fu_946_p00(8 - 1 downto 0);
    grp_fu_946_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_reg_1139),13));
    grp_fu_946_p1 <= ap_const_lv13_2E(7 - 1 downto 0);
    grp_fu_946_p2 <= grp_fu_946_p20(6 - 1 downto 0);
    grp_fu_946_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_reg_1093_pp0_iter10_reg),13));
    grp_load_layer_params_from_DRAM_fu_403_ap_start <= grp_load_layer_params_from_DRAM_fu_403_ap_start_reg;

    grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_F;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_E;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_D;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_C;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_B;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= ap_const_lv4_0;
        else 
            grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset <= "XXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_403_p_read_assign_proc : process(reg_476, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, conv_bias_buf_V_0_1_fu_200)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_load_layer_params_from_DRAM_fu_403_p_read <= reg_476;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_load_layer_params_from_DRAM_fu_403_p_read <= conv_bias_buf_V_0_1_fu_200;
        else 
            grp_load_layer_params_from_DRAM_fu_403_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_403_p_read1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, reg_482, conv_bias_buf_V_1_1_fu_204)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_load_layer_params_from_DRAM_fu_403_p_read1 <= reg_482;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_load_layer_params_from_DRAM_fu_403_p_read1 <= conv_bias_buf_V_1_1_fu_204;
        else 
            grp_load_layer_params_from_DRAM_fu_403_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_403_p_read2_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, reg_488, conv_bias_buf_V_2_1_fu_208)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_load_layer_params_from_DRAM_fu_403_p_read2 <= reg_488;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_load_layer_params_from_DRAM_fu_403_p_read2 <= conv_bias_buf_V_2_1_fu_208;
        else 
            grp_load_layer_params_from_DRAM_fu_403_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_403_p_read3_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, reg_494, conv_bias_buf_V_3_1_fu_212)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_load_layer_params_from_DRAM_fu_403_p_read3 <= reg_494;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_load_layer_params_from_DRAM_fu_403_p_read3 <= conv_bias_buf_V_3_1_fu_212;
        else 
            grp_load_layer_params_from_DRAM_fu_403_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_store_output_tile_to_DRAM_fu_433_ap_start <= grp_store_output_tile_to_DRAM_fu_433_ap_start_reg;

    grp_store_output_tile_to_DRAM_fu_433_kernel_group_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_F;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_E;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_D;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_C;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_B;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= ap_const_lv4_0;
        else 
            grp_store_output_tile_to_DRAM_fu_433_kernel_group <= "XXXX";
        end if; 
    end process;

    icmp_ln34_fu_610_p2 <= "1" when (indvar_flatten38_reg_325 = ap_const_lv13_1C08) else "0";
    icmp_ln37_fu_622_p2 <= "1" when (indvar_flatten_reg_347 = ap_const_lv12_958) else "0";
    icmp_ln42_fu_650_p2 <= "1" when (j_reg_369 = ap_const_lv6_2E) else "0";
    icmp_ln46_fu_799_p2 <= "1" when (unsigned(add_ln46_fu_794_p2) > unsigned(ap_const_lv12_4FF)) else "0";
    icmp_ln52_fu_506_p2 <= "1" when (indvar_flatten49_reg_291 = ap_const_lv10_200) else "0";
    icmp_ln55_fu_518_p2 <= "1" when (tj_reg_313 = ap_const_lv6_20) else "0";
    mul_ln34_fu_723_p0 <= mul_ln34_fu_723_p00(2 - 1 downto 0);
    mul_ln34_fu_723_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln34_1_reg_1075),23));
    mul_ln34_fu_723_p1 <= ap_const_lv23_1CC000(22 - 1 downto 0);
    or_ln37_fu_668_p2 <= (icmp_ln37_fu_622_p2 or and_ln34_fu_656_p2);
    or_ln46_fu_805_p2 <= (select_ln37_2_fu_753_p3 or icmp_ln46_fu_799_p2);
    p_mid126_fu_584_p2 <= "1" when (unsigned(grp_fu_929_p3) > unsigned(ap_const_lv11_2DF)) else "0";
    p_mid13_fu_747_p2 <= "1" when (unsigned(add_ln39_1_fu_742_p2) > unsigned(ap_const_lv11_2DF)) else "0";
    select_ln34_1_fu_636_p3 <= 
        add_ln34_fu_616_p2 when (icmp_ln37_fu_622_p2(0) = '1') else 
        ap_phi_mux_c_phi_fu_340_p4;
    select_ln34_2_fu_729_p3 <= 
        p_mid126_reg_1045 when (icmp_ln37_reg_1069(0) = '1') else 
        empty_reg_1060;
    select_ln34_3_fu_734_p3 <= 
        add_ln52_1_reg_1028 when (icmp_ln37_reg_1069(0) = '1') else 
        add_ln39_reg_1055;
    select_ln34_fu_628_p3 <= 
        ap_const_lv6_0 when (icmp_ln37_fu_622_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_362_p4;
    select_ln37_1_fu_682_p3 <= 
        add_ln37_fu_662_p2 when (and_ln34_fu_656_p2(0) = '1') else 
        select_ln34_fu_628_p3;
    select_ln37_2_fu_753_p3 <= 
        p_mid13_fu_747_p2 when (and_ln34_reg_1082(0) = '1') else 
        select_ln34_2_fu_729_p3;
    select_ln37_3_fu_760_p3 <= 
        add_ln39_1_fu_742_p2 when (and_ln34_reg_1082(0) = '1') else 
        select_ln34_3_fu_734_p3;
    select_ln37_4_fu_712_p3 <= 
        ap_const_lv12_1 when (icmp_ln37_fu_622_p2(0) = '1') else 
        add_ln37_1_fu_706_p2;
    select_ln37_fu_674_p3 <= 
        ap_const_lv6_0 when (or_ln37_fu_668_p2(0) = '1') else 
        j_reg_369;
    select_ln52_1_fu_524_p3 <= 
        add_ln52_fu_512_p2 when (icmp_ln55_fu_518_p2(0) = '1') else 
        ti_reg_302;
    select_ln52_fu_536_p3 <= 
        ap_const_lv6_0 when (icmp_ln55_reg_1007(0) = '1') else 
        tj_reg_313;
        sext_ln37_fu_775_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln49_1_mid2_v_fu_767_p3),23));

        sext_ln42_mid2_v_cast_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln42_mid2_v_fu_779_p3),23));

    sext_ln42_mid2_v_fu_779_p3 <= (select_ln37_3_fu_760_p3 & ap_const_lv9_0);
        sext_ln46_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln46_2_reg_1104),12));

        sext_ln49_1_fu_843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln49_1_reg_1128),64));

    sext_ln49_1_mid2_v_fu_767_p3 <= (select_ln37_3_fu_760_p3 & ap_const_lv11_0);
        sext_ln49_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_852_p4),64));

    shl_ln28_1_fu_558_p3 <= (trunc_ln28_fu_546_p1 & ap_const_lv3_0);
    shl_ln_fu_550_p3 <= (trunc_ln28_fu_546_p1 & ap_const_lv5_0);
    tmp_2_fu_811_p3 <= (add_ln46_fu_794_p2 & ap_const_lv1_0);
    trunc_ln1_fu_852_p4 <= add_ln49_2_fu_846_p2(63 downto 1);
    trunc_ln28_fu_546_p1 <= select_ln52_fu_536_p3(5 - 1 downto 0);
    trunc_ln52_fu_532_p1 <= select_ln52_1_fu_524_p3(4 - 1 downto 0);

    wt_ARVALID_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, ap_CS_fsm_state16, grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARVALID, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, ap_CS_fsm_state68, ap_CS_fsm_state72, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            wt_ARVALID <= grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_ARVALID;
        else 
            wt_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    wt_RREADY_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state69, ap_CS_fsm_state73, ap_CS_fsm_state77, ap_CS_fsm_state16, grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_RREADY, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, ap_CS_fsm_state68, ap_CS_fsm_state72, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            wt_RREADY <= grp_load_layer_params_from_DRAM_fu_403_m_axi_wt_RREADY;
        else 
            wt_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln34_fu_644_p2 <= (icmp_ln37_fu_622_p2 xor ap_const_lv1_1);
    zext_ln28_1_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_550_p3),11));
    zext_ln28_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln28_1_fu_558_p3),11));
    zext_ln34_1_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln34_reg_1119),64));
    zext_ln37_2_fu_739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln37_reg_1088),11));
    zext_ln37_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_phi_fu_362_p4),11));
    zext_ln44_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_fu_674_p3),7));
    zext_ln46_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_1_fu_574_p2),12));
    zext_ln47_3_fu_884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_946_p3),64));
    zext_ln49_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_811_p3),23));
end behav;
