Analysis & Elaboration report for ASIP-vectorial
Tue May 11 23:05:55 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: ForwardUnit:comb_3|Mux2:WbR2
  5. Parameter Settings for User Entity Instance: ForwardUnit:comb_3|Mux2:ExR2
  6. Parameter Settings for User Entity Instance: ForwardUnit:comb_3|Mux2:WbR3
  7. Parameter Settings for User Entity Instance: ForwardUnit:comb_3|Mux2:ExR3
  8. Analysis & Elaboration Settings
  9. Port Connectivity Checks: "ForwardUnit:comb_3|Mux2:ExR3"
 10. Port Connectivity Checks: "ForwardUnit:comb_3|Mux2:WbR3"
 11. Port Connectivity Checks: "ForwardUnit:comb_3|Mux2:ExR2"
 12. Port Connectivity Checks: "ForwardUnit:comb_3|Mux2:WbR2"
 13. Port Connectivity Checks: "ForwardUnit:comb_3"
 14. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue May 11 23:05:55 2021       ;
; Quartus Prime Version         ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                 ; ASIP-vectorial                              ;
; Top-level Entity Name         ; frwrdUnit_tb                                ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ForwardUnit:comb_3|Mux2:WbR2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ForwardUnit:comb_3|Mux2:ExR2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ForwardUnit:comb_3|Mux2:WbR3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ForwardUnit:comb_3|Mux2:ExR3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; frwrdUnit_tb       ; ASIP-vectorial     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ForwardUnit:comb_3|Mux2:ExR3"                                                                                                                                                           ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result1 ; Input  ; Warning  ; Input port expression (128 bits) is wider than the input port (32 bits) it drives.  The 96 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Out     ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (128 bits) it drives.  The 96 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ForwardUnit:comb_3|Mux2:WbR3"                                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result0 ; Input ; Warning  ; Input port expression (128 bits) is wider than the input port (32 bits) it drives.  The 96 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result1 ; Input ; Warning  ; Input port expression (128 bits) is wider than the input port (32 bits) it drives.  The 96 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ForwardUnit:comb_3|Mux2:ExR2"                                                                                                                                                           ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result1 ; Input  ; Warning  ; Input port expression (128 bits) is wider than the input port (32 bits) it drives.  The 96 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Out     ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (128 bits) it drives.  The 96 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ForwardUnit:comb_3|Mux2:WbR2"                                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result0 ; Input ; Warning  ; Input port expression (128 bits) is wider than the input port (32 bits) it drives.  The 96 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result1 ; Input ; Warning  ; Input port expression (128 bits) is wider than the input port (32 bits) it drives.  The 96 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ForwardUnit:comb_3"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; R2res2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R3res2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue May 11 23:05:28 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP-vectorial -c ASIP-vectorial --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file muxes/mux8.sv
    Info (12023): Found entity 1: Mux8 File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Muxes/Mux8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxes/mux2.sv
    Info (12023): Found entity 1: Mux2 File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Muxes/Mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/decode_module.sv
    Info (12023): Found entity 1: decode_module File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/decode_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memories/vectorialregisterfile.sv
    Info (12023): Found entity 1: VectorialRegisterFile File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/VectorialRegisterFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memories/registerfile.sv
    Info (12023): Found entity 1: RegisterFile File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/RegisterFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memories/memorycontroller.sv
    Info (12023): Found entity 1: MemoryController File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/MemoryController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memories/instructionmemory.sv
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/InstructionMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memories/imagerom.sv
    Info (12023): Found entity 1: ImageROM File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/ImageROM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline/pipelinewb.sv
    Info (12023): Found entity 1: PipelineWB File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineWB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline/pipelinemem.sv
    Info (12023): Found entity 1: PipelineMem File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline/pipelinefetch.sv
    Info (12023): Found entity 1: PipelineFetch File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineFetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline/pipelineex.sv
    Info (12023): Found entity 1: PipelineEx File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineEx.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file pipeline/pipelinedecode.sv
Info (12021): Found 1 design units, including 1 entities, in source file ctrlunit/controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ctrlunit/extenddeco.sv
    Info (12023): Found entity 1: ExtendDeco File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/ExtendDeco.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ctrlunit/instdeco.sv
    Info (12023): Found entity 1: InstDeco File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/InstDeco.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fordwardunit/forwardunit.sv
    Info (12023): Found entity 1: ForwardUnit File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/FordwardUnit/ForwardUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/scalar/aluscalar.sv
    Info (12023): Found entity 1: ALUScalar File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/scalar/flag/zeroflag.sv
    Info (12023): Found entity 1: ZeroFlag File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/ZeroFlag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/scalar/flag/overflowflag.sv
    Info (12023): Found entity 1: OverflowFlag File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/OverflowFlag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/scalar/flag/negativeflag.sv
    Info (12023): Found entity 1: NegativeFlag File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/NegativeFlag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/scalar/flag/carryflag.sv
    Info (12023): Found entity 1: CarryFlag File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/CarryFlag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/vectorial/aluvectorial.sv
    Info (12023): Found entity 1: ALUVectorial File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/ALUVectorial.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/scalar/operations/subtraction.sv
    Info (12023): Found entity 1: Subtraction File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Subtraction.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/scalar/operations/multiplication.sv
    Info (12023): Found entity 1: Multiplication File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Multiplication.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/scalar/operations/addition.sv
    Info (12023): Found entity 1: Addition File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Addition.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialaddition.sv
    Info (12023): Found entity 1: VectorialAddition File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialAddition.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialsubtraction.sv
    Info (12023): Found entity 1: VectorialSubtraction File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialSubtraction.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialmultiplication.sv
    Info (12023): Found entity 1: VectorialMultiplication File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialMultiplication.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extender/extender.sv
    Info (12023): Found entity 1: Extender File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Extender/Extender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ctrlunit/selectregisterfile.sv
    Info (12023): Found entity 1: SelectRegisterFile File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/SelectRegisterFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialdivision.sv
    Info (12023): Found entity 1: VectorialDivision File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialDivision.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/scalar/operations/division.sv
    Info (12023): Found entity 1: Division File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Division.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/fetch_module.sv
    Info (12023): Found entity 1: fetch_module File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/fetch_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflop/flipflop.sv
    Info (12023): Found entity 1: FlipFlop File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/FlipFlop/FlipFlop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/execute_module.sv
    Info (12023): Found entity 1: execute_module File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/execute_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condunit/condunit.sv
    Info (12023): Found entity 1: CondUnit File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CondUnit/CondUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory_module.sv
    Info (12023): Found entity 1: memory_module File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/memory_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/execute_module_tb.sv
    Info (12023): Found entity 1: execute_module_tb File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/execute_module_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/condunit_tb.sv
    Info (12023): Found entity 1: CondUnit_tb File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/CondUnit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/frwrdunit_tb.sv
    Info (12023): Found entity 1: frwrdUnit_tb File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/frwrdUnit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/controlunit_tb.sv
    Info (12023): Found entity 1: ControlUnit_tb File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/ControlUnit_tb.sv Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at frwrdUnit_tb.sv(19): instance has no name File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/frwrdUnit_tb.sv Line: 19
Info (12127): Elaborating entity "frwrdUnit_tb" for the top level hierarchy
Info (12128): Elaborating entity "ForwardUnit" for hierarchy "ForwardUnit:comb_3" File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/frwrdUnit_tb.sv Line: 19
Info (12128): Elaborating entity "Mux2" for hierarchy "ForwardUnit:comb_3|Mux2:WbR2" File: C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/FordwardUnit/ForwardUnit.sv Line: 7
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4767 megabytes
    Info: Processing ended: Tue May 11 23:05:55 2021
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:59


