// Seed: 643085682
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    output id_7,
    input id_8,
    input logic id_9,
    output id_10,
    output id_11,
    input id_12,
    output id_13,
    input logic id_14,
    input logic id_15
);
  assign id_2 = id_8;
endmodule
