C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Example_Section_12p2/Subractor_4bit/sub_4bit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Example_Section_12p2/Subractor_4bit/sub_4bit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity sub_4bit
-- Compiling architecture sub_4bit_arch of sub_4bit

} {} {}} C:/Users/austi/OneDrive/Desktop/VHDL_Part2/section12_1/full_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/austi/OneDrive/Desktop/VHDL_Part2/section12_1/full_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity full_adder
-- Compiling architecture full_adder_arch of full_adder

} {} {}} C:/Users/austi/OneDrive/Desktop/VHDL_Part2/section12_1/half_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/austi/OneDrive/Desktop/VHDL_Part2/section12_1/half_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity half_adder
-- Compiling architecture half_adder_arch of half_adder

} {} {}} C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Example_Section_12p2/Subractor_4bit/sub_4bit_TB.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Example_Section_12p2/Subractor_4bit/sub_4bit_TB.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity sub_4bit_TB
-- Compiling architecture sub_4bit_TB_arch of sub_4bit_TB

} {} {}}
