

================================================================
== Vivado HLS Report for 'B_IO_L2_in_inter_trans'
================================================================
* Date:           Fri May 28 08:38:48 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |        2|    16385| 6.666 ns | 54.611 us |    2|  16385|   none  |
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |        0|    16383|         2|          1|          1| 0 ~ 16383 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i256]* %local_B_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %idx)"   --->   Operation 8 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%local_B_V_addr_3 = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 2048"   --->   Operation 9 'getelementptr' 'local_B_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i256* %local_B_V_addr_3, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i4 %idx_read to i3" [src/kernel_kernel_new.cpp:304]   --->   Operation 11 'trunc' 'trunc_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.49ns)   --->   "%empty = icmp eq i3 %trunc_ln304, -1" [src/kernel_kernel_new.cpp:304]   --->   Operation 12 'icmp' 'empty' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node sub_ln304)   --->   "%umax2_cast = select i1 %empty, i3 -1, i3 -2" [src/kernel_kernel_new.cpp:304]   --->   Operation 13 'select' 'umax2_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.27ns) (out node of the LUT)   --->   "%sub_ln304 = sub i3 %umax2_cast, %trunc_ln304" [src/kernel_kernel_new.cpp:304]   --->   Operation 14 'sub' 'sub_ln304' <Predicate = true> <Delay = 0.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %sub_ln304, i11 0)" [src/kernel_kernel_new.cpp:304]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:304]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i14 [ 0, %0 ], [ %add_ln899, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:304]   --->   Operation 17 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c3_V_1 = phi i3 [ %trunc_ln304, %0 ], [ %select_ln899, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:304]   --->   Operation 18 'phi' 'c3_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %select_ln306, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:306]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_053_0 = phi i7 [ 0, %0 ], [ %select_ln544_85, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:313]   --->   Operation 20 'phi' 'p_053_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_067_0 = phi i6 [ 0, %0 ], [ %c5_V, %hls_label_6_end ]"   --->   Operation 21 'phi' 'p_067_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln899 = icmp eq i14 %indvar_flatten14, %tmp_s" [src/kernel_kernel_new.cpp:304]   --->   Operation 22 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_675 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16383, i64 0)"   --->   Operation 23 'speclooptripcount' 'empty_675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.55ns)   --->   "%add_ln899 = add i14 %indvar_flatten14, 1" [src/kernel_kernel_new.cpp:304]   --->   Operation 24 'add' 'add_ln899' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %.loopexit, label %hls_label_6_begin" [src/kernel_kernel_new.cpp:304]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.26ns)   --->   "%c3_V = add i3 %c3_V_1, 1" [src/kernel_kernel_new.cpp:304]   --->   Operation 26 'add' 'c3_V' <Predicate = (!icmp_ln899)> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.64ns)   --->   "%icmp_ln306 = icmp eq i13 %indvar_flatten, 2048" [src/kernel_kernel_new.cpp:306]   --->   Operation 27 'icmp' 'icmp_ln306' <Predicate = (!icmp_ln899)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.30ns)   --->   "%select_ln879 = select i1 %icmp_ln306, i7 0, i7 %p_053_0" [src/kernel_kernel_new.cpp:312]   --->   Operation 28 'select' 'select_ln879' <Predicate = (!icmp_ln899)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln879 = icmp eq i3 %c3_V, %trunc_ln304" [src/kernel_kernel_new.cpp:312]   --->   Operation 29 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln899)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.49ns)   --->   "%icmp_ln879_6 = icmp eq i3 %c3_V_1, %trunc_ln304" [src/kernel_kernel_new.cpp:312]   --->   Operation 30 'icmp' 'icmp_ln879_6' <Predicate = (!icmp_ln899)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln879_74 = select i1 %icmp_ln306, i1 %icmp_ln879, i1 %icmp_ln879_6" [src/kernel_kernel_new.cpp:312]   --->   Operation 31 'select' 'select_ln879_74' <Predicate = (!icmp_ln899)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln879)   --->   "%xor_ln879 = xor i1 %icmp_ln306, true" [src/kernel_kernel_new.cpp:312]   --->   Operation 32 'xor' 'xor_ln879' <Predicate = (!icmp_ln899)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln308 = icmp eq i6 %p_067_0, -32" [src/kernel_kernel_new.cpp:308]   --->   Operation 33 'icmp' 'icmp_ln308' <Predicate = (!icmp_ln899)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln879 = and i1 %icmp_ln308, %xor_ln879" [src/kernel_kernel_new.cpp:312]   --->   Operation 34 'and' 'and_ln879' <Predicate = (!icmp_ln899)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln899 = select i1 %icmp_ln306, i3 %c3_V, i3 %c3_V_1" [src/kernel_kernel_new.cpp:304]   --->   Operation 35 'select' 'select_ln899' <Predicate = (!icmp_ln899)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.40ns)   --->   "%c4_V = add i7 %select_ln879, 1" [src/kernel_kernel_new.cpp:306]   --->   Operation 36 'add' 'c4_V' <Predicate = (!icmp_ln899)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln544)   --->   "%or_ln544 = or i1 %and_ln879, %icmp_ln306" [src/kernel_kernel_new.cpp:313]   --->   Operation 37 'or' 'or_ln544' <Predicate = (!icmp_ln899)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln544 = select i1 %or_ln544, i6 0, i6 %p_067_0" [src/kernel_kernel_new.cpp:313]   --->   Operation 38 'select' 'select_ln544' <Predicate = (!icmp_ln899)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.30ns)   --->   "%select_ln544_85 = select i1 %and_ln879, i7 %c4_V, i7 %select_ln879" [src/kernel_kernel_new.cpp:313]   --->   Operation 39 'select' 'select_ln544_85' <Predicate = (!icmp_ln899)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %select_ln879_74, label %1, label %2" [src/kernel_kernel_new.cpp:312]   --->   Operation 40 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.43ns)   --->   "%c5_V = add i6 %select_ln544, 1" [src/kernel_kernel_new.cpp:308]   --->   Operation 41 'add' 'c5_V' <Predicate = (!icmp_ln899)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.54ns)   --->   "%add_ln306 = add i13 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:306]   --->   Operation 42 'add' 'add_ln306' <Predicate = (!icmp_ln899)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.32ns)   --->   "%select_ln306 = select i1 %icmp_ln306, i13 1, i13 %add_ln306" [src/kernel_kernel_new.cpp:306]   --->   Operation 43 'select' 'select_ln306' <Predicate = (!icmp_ln899)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_83 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %select_ln544_85, i5 0)" [src/kernel_kernel_new.cpp:306]   --->   Operation 44 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i12 %tmp_83 to i14" [src/kernel_kernel_new.cpp:306]   --->   Operation 45 'zext' 'zext_ln306' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [src/kernel_kernel_new.cpp:308]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:309]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.21ns)   --->   "%tmp_V = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_B_in_V_V)" [src/kernel_kernel_new.cpp:311]   --->   Operation 48 'read' 'tmp_V' <Predicate = (!icmp_ln899)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_3 : Operation 49 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_B_out_V_V, i256 %tmp_V)" [src/kernel_kernel_new.cpp:315]   --->   Operation 49 'write' <Predicate = (!select_ln879_74)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %hls_label_6_end"   --->   Operation 50 'br' <Predicate = (!select_ln879_74)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i6 %select_ln544 to i14" [src/kernel_kernel_new.cpp:313]   --->   Operation 51 'zext' 'zext_ln321' <Predicate = (select_ln879_74)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i14 %zext_ln306, %zext_ln321" [src/kernel_kernel_new.cpp:313]   --->   Operation 52 'add' 'add_ln321' <Predicate = (select_ln879_74)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln321_3 = add i14 %add_ln321, 2048" [src/kernel_kernel_new.cpp:313]   --->   Operation 53 'add' 'add_ln321_3' <Predicate = (select_ln879_74)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln321_159 = zext i14 %add_ln321_3 to i64" [src/kernel_kernel_new.cpp:313]   --->   Operation 54 'zext' 'zext_ln321_159' <Predicate = (select_ln879_74)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%local_B_V_addr = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 %zext_ln321_159" [src/kernel_kernel_new.cpp:313]   --->   Operation 55 'getelementptr' 'local_B_V_addr' <Predicate = (select_ln879_74)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.15ns)   --->   "store i256 %tmp_V, i256* %local_B_V_addr, align 32" [src/kernel_kernel_new.cpp:313]   --->   Operation 56 'store' <Predicate = (select_ln879_74)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 4096> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [src/kernel_kernel_new.cpp:314]   --->   Operation 57 'br' <Predicate = (select_ln879_74)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_676 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [src/kernel_kernel_new.cpp:317]   --->   Operation 58 'specregionend' 'empty_676' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:308]   --->   Operation 59 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:320]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ fifo_B_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore      ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
idx_read           (read             ) [ 00000]
local_B_V_addr_3   (getelementptr    ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
trunc_ln304        (trunc            ) [ 01110]
empty              (icmp             ) [ 00000]
umax2_cast         (select           ) [ 00000]
sub_ln304          (sub              ) [ 00000]
tmp_s              (bitconcatenate   ) [ 00110]
br_ln304           (br               ) [ 01110]
indvar_flatten14   (phi              ) [ 00100]
c3_V_1             (phi              ) [ 00100]
indvar_flatten     (phi              ) [ 00100]
p_053_0            (phi              ) [ 00100]
p_067_0            (phi              ) [ 00100]
icmp_ln899         (icmp             ) [ 00110]
empty_675          (speclooptripcount) [ 00000]
add_ln899          (add              ) [ 01110]
br_ln304           (br               ) [ 00000]
c3_V               (add              ) [ 00000]
icmp_ln306         (icmp             ) [ 00000]
select_ln879       (select           ) [ 00000]
icmp_ln879         (icmp             ) [ 00000]
icmp_ln879_6       (icmp             ) [ 00000]
select_ln879_74    (select           ) [ 00110]
xor_ln879          (xor              ) [ 00000]
icmp_ln308         (icmp             ) [ 00000]
and_ln879          (and              ) [ 00000]
select_ln899       (select           ) [ 01110]
c4_V               (add              ) [ 00000]
or_ln544           (or               ) [ 00000]
select_ln544       (select           ) [ 00110]
select_ln544_85    (select           ) [ 01110]
br_ln312           (br               ) [ 00000]
c5_V               (add              ) [ 01110]
add_ln306          (add              ) [ 00000]
select_ln306       (select           ) [ 01110]
tmp_83             (bitconcatenate   ) [ 00000]
zext_ln306         (zext             ) [ 00000]
tmp                (specregionbegin  ) [ 00000]
specpipeline_ln309 (specpipeline     ) [ 00000]
tmp_V              (read             ) [ 00000]
write_ln315        (write            ) [ 00000]
br_ln0             (br               ) [ 00000]
zext_ln321         (zext             ) [ 00000]
add_ln321          (add              ) [ 00000]
add_ln321_3        (add              ) [ 00000]
zext_ln321_159     (zext             ) [ 00000]
local_B_V_addr     (getelementptr    ) [ 00000]
store_ln313        (store            ) [ 00000]
br_ln314           (br               ) [ 00000]
empty_676          (specregionend    ) [ 00000]
br_ln308           (br               ) [ 01110]
ret_ln320          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_B_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_B_out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i3.i11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="idx_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_V_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="256" slack="0"/>
<pin id="96" dir="0" index="1" bw="256" slack="0"/>
<pin id="97" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln315_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="0" index="2" bw="256" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln315/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="local_B_V_addr_3_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="256" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="13" slack="0"/>
<pin id="112" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="local_B_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="256" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="14" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln313_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="128" dir="0" index="4" bw="12" slack="0"/>
<pin id="129" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="256" slack="2147483647"/>
<pin id="131" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvar_flatten14_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="1"/>
<pin id="136" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten14 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten14_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="14" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten14/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="c3_V_1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="147" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="c3_V_1 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="c3_V_1_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V_1/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvar_flatten_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="1"/>
<pin id="156" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="13" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="p_053_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="1"/>
<pin id="167" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_053_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_053_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_053_0/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="p_067_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="1"/>
<pin id="178" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_067_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_067_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_0/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln304_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln304/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="empty_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="umax2_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="2" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax2_cast/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sub_ln304_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln304/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="14" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln899_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="0" index="1" bw="14" slack="1"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln899_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="c3_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln306_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="0"/>
<pin id="238" dir="0" index="1" bw="13" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln879_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln879_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="1"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln879_6_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="1"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_6/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln879_74_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_74/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="xor_ln879_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln308_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln308/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="and_ln879_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln899_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln899/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="c4_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4_V/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="or_ln544_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln544/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln544_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln544_85_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544_85/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="c5_V_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5_V/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln306_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="13" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln306_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="13" slack="0"/>
<pin id="338" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln306/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_83_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="0" index="1" bw="7" slack="1"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_83/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln306_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln321_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="1"/>
<pin id="355" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln321_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="0"/>
<pin id="359" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln321_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="13" slack="0"/>
<pin id="364" dir="0" index="1" bw="13" slack="0"/>
<pin id="365" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_3/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln321_159_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="14" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_159/3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="trunc_ln304_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="1"/>
<pin id="375" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln304 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_s_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="1"/>
<pin id="382" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln899_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="389" class="1005" name="add_ln899_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="0"/>
<pin id="391" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln899 "/>
</bind>
</comp>

<comp id="394" class="1005" name="select_ln879_74_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln879_74 "/>
</bind>
</comp>

<comp id="398" class="1005" name="select_ln899_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln899 "/>
</bind>
</comp>

<comp id="403" class="1005" name="select_ln544_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="1"/>
<pin id="405" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="408" class="1005" name="select_ln544_85_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544_85 "/>
</bind>
</comp>

<comp id="414" class="1005" name="c5_V_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c5_V "/>
</bind>
</comp>

<comp id="419" class="1005" name="select_ln306_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="13" slack="0"/>
<pin id="421" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="select_ln306 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="80" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="82" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="94" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="94" pin="2"/><net_sink comp="123" pin=4"/></net>

<net id="133"><net_src comp="116" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="88" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="187" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="138" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="138" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="148" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="158" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="169" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="230" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="148" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="236" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="255" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="236" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="180" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="268" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="236" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="230" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="148" pin="4"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="242" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="62" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="280" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="236" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="180" pin="4"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="280" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="294" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="242" pin="3"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="306" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="158" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="236" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="328" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="342" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="349" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="84" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="376"><net_src comp="187" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="383"><net_src comp="211" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="388"><net_src comp="219" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="224" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="397"><net_src comp="260" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="286" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="406"><net_src comp="306" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="411"><net_src comp="314" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="417"><net_src comp="322" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="422"><net_src comp="334" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_B_V | {3 }
	Port: fifo_B_out_V_V | {3 }
 - Input state : 
	Port: B_IO_L2_in_inter_trans : idx | {1 }
	Port: B_IO_L2_in_inter_trans : fifo_B_in_V_V | {3 }
  - Chain level:
	State 1
		specmemcore_ln0 : 1
		empty : 1
		umax2_cast : 2
		sub_ln304 : 3
		tmp_s : 4
	State 2
		icmp_ln899 : 1
		add_ln899 : 1
		br_ln304 : 2
		c3_V : 1
		icmp_ln306 : 1
		select_ln879 : 2
		icmp_ln879 : 2
		icmp_ln879_6 : 1
		select_ln879_74 : 3
		xor_ln879 : 2
		icmp_ln308 : 1
		and_ln879 : 2
		select_ln899 : 2
		c4_V : 3
		or_ln544 : 2
		select_ln544 : 2
		select_ln544_85 : 2
		br_ln312 : 4
		c5_V : 3
		add_ln306 : 1
		select_ln306 : 2
	State 3
		zext_ln306 : 1
		add_ln321 : 2
		add_ln321_3 : 3
		zext_ln321_159 : 4
		local_B_V_addr : 5
		store_ln313 : 6
		empty_676 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln899_fu_224     |    0    |    14   |
|          |        c3_V_fu_230       |    0    |    4    |
|          |        c4_V_fu_294       |    0    |    7    |
|    add   |        c5_V_fu_322       |    0    |    6    |
|          |     add_ln306_fu_328     |    0    |    13   |
|          |     add_ln321_fu_356     |    0    |    19   |
|          |    add_ln321_3_fu_362    |    0    |    19   |
|----------|--------------------------|---------|---------|
|          |       empty_fu_191       |    0    |    9    |
|          |     icmp_ln899_fu_219    |    0    |    13   |
|   icmp   |     icmp_ln306_fu_236    |    0    |    13   |
|          |     icmp_ln879_fu_250    |    0    |    9    |
|          |    icmp_ln879_6_fu_255   |    0    |    9    |
|          |     icmp_ln308_fu_274    |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |     umax2_cast_fu_197    |    0    |    2    |
|          |    select_ln879_fu_242   |    0    |    7    |
|          |  select_ln879_74_fu_260  |    0    |    2    |
|  select  |    select_ln899_fu_286   |    0    |    3    |
|          |    select_ln544_fu_306   |    0    |    6    |
|          |  select_ln544_85_fu_314  |    0    |    7    |
|          |    select_ln306_fu_334   |    0    |    13   |
|----------|--------------------------|---------|---------|
|    sub   |     sub_ln304_fu_205     |    0    |    4    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln879_fu_268     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln879_fu_280     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln544_fu_300     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |    idx_read_read_fu_88   |    0    |    0    |
|          |     tmp_V_read_fu_94     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln315_write_fu_100 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln304_fu_187    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_211       |    0    |    0    |
|          |       tmp_83_fu_342      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln306_fu_349    |    0    |    0    |
|   zext   |     zext_ln321_fu_353    |    0    |    0    |
|          |   zext_ln321_159_fu_368  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   196   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln899_reg_389   |   14   |
|     c3_V_1_reg_145     |    3   |
|      c5_V_reg_414      |    6   |
|   icmp_ln899_reg_385   |    1   |
|indvar_flatten14_reg_134|   14   |
| indvar_flatten_reg_154 |   13   |
|     p_053_0_reg_165    |    7   |
|     p_067_0_reg_176    |    6   |
|  select_ln306_reg_419  |   13   |
| select_ln544_85_reg_408|    7   |
|  select_ln544_reg_403  |    6   |
| select_ln879_74_reg_394|    1   |
|  select_ln899_reg_398  |    3   |
|      tmp_s_reg_380     |   14   |
|   trunc_ln304_reg_373  |    3   |
+------------------------+--------+
|          Total         |   111  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   196  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   111  |    -   |
+-----------+--------+--------+
|   Total   |   111  |   196  |
+-----------+--------+--------+
