{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692103924159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692103924170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 18:22:04 2023 " "Processing started: Tue Aug 15 18:22:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692103924170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103924170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_add -c full_add " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_add -c full_add" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103924170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692103924493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692103924493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/college notes/2nd year/ee214/required_codes/required_codes/testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/college notes/2nd year/ee214/required_codes/required_codes/testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "../../Required_Codes/Required_Codes/Testbench.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931486 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "../../Required_Codes/Required_Codes/Testbench.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103931486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/college notes/2nd year/ee214/required_codes/required_codes/gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file /documents/college notes/2nd year/ee214/required_codes/required_codes/gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103931494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/college notes/2nd year/ee214/required_codes/required_codes/dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/college notes/2nd year/ee214/required_codes/required_codes/dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "../../Required_Codes/Required_Codes/DUT.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "../../Required_Codes/Required_Codes/DUT.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103931494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-struct " "Found design unit 1: full_sub-struct" {  } { { "full_add.vhd" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Lab2/full_add/full_add.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "full_add.vhd" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Lab2/full_add/full_add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103931494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103931494 ""}
{ "Error" "EVRFX_VHDL_UNCOMPILED_ENTITY" "full_sub full_add.vhd(11) " "VHDL error at full_add.vhd(11): entity \"full_sub\" is used but not declared" {  } { { "full_add.vhd" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Lab2/full_add/full_add.vhd" 11 0 0 } }  } 0 10334 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1692103931494 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692103931571 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 15 18:22:11 2023 " "Processing ended: Tue Aug 15 18:22:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692103931571 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692103931571 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692103931571 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103931571 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103932164 ""}
