
AVRASM ver. 2.2.7  main.asm Thu Jun 29 14:17:58 2023

[builtin](2): Including file '/home/sergeyyarkov/.mchp_packs/Microchip/ATtiny_DFP/3.0.151/avrasm/inc\tn2313Adef.inc'
main.asm(15): Including file 'definitions.asm'
main.asm(16): Including file 'macros.asm'
main.asm(295): Including file 'div16u.asm'
div16u.asm(22): warning: Register r16 already defined by the .DEF directive
main.asm(295): 'div16u.asm' included form here
div16u.asm(23): warning: Register r17 already defined by the .DEF directive
main.asm(295): 'div16u.asm' included form here
div16u.asm(24): warning: Register r16 already defined by the .DEF directive
main.asm(295): 'div16u.asm' included form here
div16u.asm(25): warning: Register r17 already defined by the .DEF directive
main.asm(295): 'div16u.asm' included form here
div16u.asm(27): warning: Register r19 already defined by the .DEF directive
main.asm(295): 'div16u.asm' included form here
div16u.asm(28): warning: Register r20 already defined by the .DEF directive
main.asm(295): 'div16u.asm' included form here
main.asm(296): Including file 'div8u.asm'
div8u.asm(18): warning: Register r15 already defined by the .DEF directive
main.asm(296): 'div8u.asm' included form here
div8u.asm(19): warning: Register r16 already defined by the .DEF directive
main.asm(296): 'div8u.asm' included form here
div8u.asm(20): warning: Register r16 already defined by the .DEF directive
main.asm(296): 'div8u.asm' included form here
div8u.asm(21): warning: Register r17 already defined by the .DEF directive
main.asm(296): 'div8u.asm' included form here
div8u.asm(22): warning: Register r18 already defined by the .DEF directive
main.asm(296): 'div8u.asm' included form here
main.asm(297): Including file 'mpy16u.asm'
mpy16u.asm(19): warning: Register r16 already defined by the .DEF directive
main.asm(297): 'mpy16u.asm' included form here
mpy16u.asm(20): warning: Register r17 already defined by the .DEF directive
main.asm(297): 'mpy16u.asm' included form here
mpy16u.asm(21): warning: Register r18 already defined by the .DEF directive
main.asm(297): 'mpy16u.asm' included form here
mpy16u.asm(22): warning: Register r19 already defined by the .DEF directive
main.asm(297): 'mpy16u.asm' included form here
mpy16u.asm(23): warning: Register r18 already defined by the .DEF directive
main.asm(297): 'mpy16u.asm' included form here
mpy16u.asm(24): warning: Register r19 already defined by the .DEF directive
main.asm(297): 'mpy16u.asm' included form here
mpy16u.asm(25): warning: Register r20 already defined by the .DEF directive
main.asm(297): 'mpy16u.asm' included form here
mpy16u.asm(26): warning: Register r21 already defined by the .DEF directive
main.asm(297): 'mpy16u.asm' included form here
main.asm(354): warning: Register r16 already defined by the .DEF directive
main.asm(355): warning: Register r17 already defined by the .DEF directive
[builtin](2): Including file '/home/sergeyyarkov/.mchp_packs/Microchip/ATtiny_DFP/3.0.151/avrasm/inc\tn2313Adef.inc'
main.asm(15): Including file 'definitions.asm'
main.asm(16): Including file 'macros.asm'
main.asm(295): Including file 'div16u.asm'
main.asm(296): Including file 'div8u.asm'
main.asm(297): Including file 'mpy16u.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #define _TN2313ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny2313A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny2313A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x91
                                 .equ	SIGNATURE_002	= 0x0a
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	OCR0B	= 0x3c
                                 .equ	GIMSK	= 0x3b
                                 .equ	EIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	TCCR0A	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	CLKPR	= 0x26
                                 .equ	ICR1L	= 0x24
                                 .equ	ICR1H	= 0x25
                                 .equ	GTCCR	= 0x23
                                 .equ	TCCR1C	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	PCMSK0	= 0x20
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	GPIOR2	= 0x15
                                 .equ	GPIOR1	= 0x14
                                 .equ	GPIOR0	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	USIDR	= 0x0f
                                 .equ	USISR	= 0x0e
                                 .equ	USICR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	BODCR	= 0x07
                                 .equ	PRR	= 0x06
                                 .equ	PCMSK2	= 0x05
                                 .equ	PCMSK1	= 0x04
                                 .equ	UCSRC	= 0x03
                                 .equ	UBRRH	= 0x02
                                 .equ	DIDR	= 0x01
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	OCIE0A	= 0	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	OCF0A	= 0	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	TCCR0	= TCCR0B	; For compatibility
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare B
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	ICIE1	= 3	; Timer/Counter1 Input Capture Interrupt Enable
                                 .equ	TICIE	= ICIE1	; For compatibility
                                 .equ	OCIE1B	= 5	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 6	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TOIE1	= 7	; Timer/Counter1 Overflow Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	ICF1	= 3	; Input Capture Flag 1
                                 .equ	OCF1B	= 5	; Output Compare Flag 1B
                                 .equ	OCF1A	= 6	; Output Compare Flag 1A
                                 .equ	TOV1	= 7	; Timer/Counter1 Overflow Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART Transmission Speed
                                 .equ	UPE	= 2	; USART Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size Bit 0
                                 .equ	UCSZ1	= 2	; Character Size Bit 1
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0 	= 6	; USART Mode Select 0
                                 .equ 	UMSEL1 	= 7 ; USART Mode Select 1
                                 .equ 	UCPHA  	= 1 ; USART MSPIM Clock Phase
                                 .equ 	UDORD  	= 2 ; USART MSPIM Data Order 
                                 
                                 .equ	UBRR	= UBRRL	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; 
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Data Register, Port D
                                 .equ	PORTD0	= 0	; 
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; 
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; 
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; 
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; 
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; 
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; 
                                 .equ	PD6	= 6	; For compatibility
                                 
                                 ; DDRD - Data Direction Register, Port D
                                 .equ	DDD0	= 0	; 
                                 .equ	DDD1	= 1	; 
                                 .equ	DDD2	= 2	; 
                                 .equ	DDD3	= 3	; 
                                 .equ	DDD4	= 4	; 
                                 .equ	DDD5	= 5	; 
                                 .equ	DDD6	= 6	; 
                                 
                                 ; PIND - Input Pins, Port D
                                 .equ	PIND0	= 0	; 
                                 .equ	PIND1	= 1	; 
                                 .equ	PIND2	= 2	; 
                                 .equ	PIND3	= 3	; 
                                 .equ	PIND4	= 4	; 
                                 .equ	PIND5	= 5	; 
                                 .equ	PIND6	= 6	; 
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access bit 6
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEWE	= EEPE	; For compatibility
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMWE	= EEMPE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 
                                 
                                 ; ***** USI **************************
                                 ; USIDR - USI Data Register
                                 .equ	USIDR0	= 0	; USI Data Register bit 0
                                 .equ	USIDR1	= 1	; USI Data Register bit 1
                                 .equ	USIDR2	= 2	; USI Data Register bit 2
                                 .equ	USIDR3	= 3	; USI Data Register bit 3
                                 .equ	USIDR4	= 4	; USI Data Register bit 4
                                 .equ	USIDR5	= 5	; USI Data Register bit 5
                                 .equ	USIDR6	= 6	; USI Data Register bit 6
                                 .equ	USIDR7	= 7	; USI Data Register bit 7
                                 
                                 ; USISR - USI Status Register
                                 .equ	USICNT0	= 0	; USI Counter Value Bit 0
                                 .equ	USICNT1	= 1	; USI Counter Value Bit 1
                                 .equ	USICNT2	= 2	; USI Counter Value Bit 2
                                 .equ	USICNT3	= 3	; USI Counter Value Bit 3
                                 .equ	USIDC	= 4	; Data Output Collision
                                 .equ	USIPF	= 5	; Stop Condition Flag
                                 .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
                                 .equ	USISIF	= 7	; Start Condition Interrupt Flag
                                 
                                 ; USICR - USI Control Register
                                 .equ	USITC	= 0	; Toggle Clock Port Pin
                                 .equ	USICLK	= 1	; Clock Strobe
                                 .equ	USICS0	= 2	; USI Clock Source Select Bit 0
                                 .equ	USICS1	= 3	; USI Clock Source Select Bit 1
                                 .equ	USIWM0	= 4	; USI Wire Mode Bit 0
                                 .equ	USIWM1	= 5	; USI Wire Mode Bit 1
                                 .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
                                 .equ	USISIE	= 7	; Start Condition Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ  PCIE1 = 3 ;
                                 .equ  PCIE2 = 4 ;
                                 .equ	PCIE0	= 5	; 
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - Extended Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	PCIF0	= 5	; 
                                 .equ  PCIF2	= 4   ;
                                 .equ  PCIF1   = 3   ;
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; PCMSK2 - Pin Change Interrupt Mask Register 2
                                 .equ	PCINT11	= 0	; Pin Change Interrupt Mask 11
                                 .equ	PCINT12	= 1	; Pin Change Interrupt Mask 12
                                 .equ	PCINT13	= 2	; Pin Change Interrupt Mask 13
                                 .equ	PCINT14	= 3	; Pin Change Interrupt Mask 14
                                 .equ	PCINT15	= 4	; Pin Change Interrupt Mask 15
                                 .equ	PCINT16	= 5	; Pin Change Interrupt Mask 16
                                 .equ	PCINT17	= 6	; Pin Change Interrupt Mask 17
                                 
                                 ; PCMSK1 - Pin Change Interrupt Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Interrupt Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Interrupt Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Interrupt Mask 10
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select Bit 0
                                 .equ	SM	= SM0	; For compatibility
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SM1	= 6	; Sleep Mode Select Bit 1
                                 .equ	PUD	= 7	; Pull-up Disable
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; GTCCR - General Timer Counter Control Register
                                 .equ	SFIOR	= GTCCR	; For compatibility
                                 .equ	PSR10	= 0	; 
                                 
                                 ; PCMSK - Pin-Change Mask register
                                 .equ	PCINT0	= 0	; Pin-Change Interrupt 0
                                 .equ	PCINT1	= 1	; Pin-Change Interrupt 1
                                 .equ	PCINT2	= 2	; Pin-Change Interrupt 2
                                 .equ	PCINT3	= 3	; Pin-Change Interrupt 3
                                 .equ	PCINT4	= 4	; Pin-Change Interrupt 4
                                 .equ	PCINT5	= 5	; Pin-Change Interrupt 5
                                 .equ	PCINT6	= 6	; Pin-Change Interrupt 6
                                 .equ	PCINT7	= 7	; Pin-Change Interrupt 7
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; General Purpose I/O Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose I/O Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose I/O Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose I/O Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose I/O Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose I/O Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose I/O Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose I/O Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; General Purpose I/O Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose I/O Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose I/O Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose I/O Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose I/O Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose I/O Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose I/O Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose I/O Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; General Purpose I/O Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose I/O Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose I/O Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose I/O Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose I/O Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose I/O Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose I/O Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose I/O Register 0 bit 7
                                 
                                 ; PRR - Power reduction register
                                 .equ	PRUSART	= 0	; 
                                 .equ	PRUSI	= 1	; 
                                 .equ	PRTIM0	= 2	; 
                                 .equ	PRTIM1	= 3	; 
                                 
                                 ; BODCR - BOD control register
                                 .equ	BPDSE	= 0	; 
                                 .equ	BPDS	= 1	; 
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x03ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 128
                                 .equ	RAMEND	= 0x00df
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x007f
                                 .equ	EEPROMEND	= 0x007f
                                 .equ	EEADRBITS	= 7
                                 #pragma AVRPART MEMORY PROG_FLASH 2048
                                 #pragma AVRPART MEMORY EEPROM 128
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 128
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x0
                                 .equ	NRWW_STOP_ADDR	= 0x3ff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x0
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                                 .equ	ICP1addr	= 0x0003	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0004	; Timer/Counter1 Compare Match A
                                 .equ	OC1addr	= 0x0004	; For compatibility
                                 .equ	OVF1addr	= 0x0005	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0006	; Timer/Counter0 Overflow
                                 .equ	URXCaddr	= 0x0007	; USART, Rx Complete
                                 .equ	URXC0addr	= 0x0007	; For compatibility
                                 .equ	UDREaddr	= 0x0008	; USART Data Register Empty
                                 .equ	UDRE0addr	= 0x0008	; For compatibility
                                 .equ	UTXCaddr	= 0x0009	; USART, Tx Complete
                                 .equ	UTXC0addr	= 0x0009	; For compatibility
                                 .equ	ACIaddr	= 0x000a	; Analog Comparator
                                 .equ	PCIBaddr	= 0x000b	; Pin Change Interrupt Request B
                                 .equ	PCIaddr	= 0x000b	; For compatibility
                                 .equ	OC1Baddr	= 0x000c	; 
                                 .equ	OC0Aaddr	= 0x000d	; 
                                 .equ	OC0Baddr	= 0x000e	; 
                                 .equ	USI_STARTaddr	= 0x000f	; USI Start Condition
                                 .equ	USI_OVFaddr	= 0x0010	; USI Overflow
                                 .equ	ERDYaddr	= 0x0011	; 
                                 .equ	WDTaddr	= 0x0012	; Watchdog Timer Overflow
                                 .equ	PCIAaddr	= 0x0013	; Pin Change Interrupt Request A
                                 .equ	PCIDaddr	= 0x0014	; Pin Change Interrupt Request D
                                 
                                 .equ	INT_VECTORS_SIZE	= 21	; size in words
                                 
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Project name: thermostat
                                 ; Description: Electronic thermostat on AVR Microcontroller
                                 ; Source code: https://github.com/sergeyyarkov/attiny2313a_thermostat
                                 ; Device: ATtiny2313A
                                 ; Device Datasheet: http://ww1.microchip.com/downloads/en/DeviceDoc/doc8246.pdf
                                 ; Assembler: AVR macro assembler 2.2.7
                                 ; Clock frequency: 8 MHz External Crystal Oscillator
                                 ; Fuses: lfuse: 0xCF, hfuse: 0x9F, efuse: 0xFF, lock: 0xFF
                                 ;
                                 ; Written by Sergey Yarkov 22.01.2023
                                 
                                 .LIST
                                 
                                 .INCLUDE "definitions.asm"
                                 
                                  
                                 .DEF TEMP_REG_A                 = r16
                                 .DEF TEMP_REG_B                 = r17
                                 .DEF DELAY_16_r			= r19
                                 .DEF DELAY_8_r			= r20
                                 .DEF DELAY_24_r			= r21
                                 .DEF DISP_NUM_L                 = r24		; LSB     
                                 .DEF DISP_NUM_H                 = r25		; MSB     
                                 .DEF REPROGRAM_STEP_r		= r6
                                 
                                 .EQU DIGIT_1_PIN                = PD2		;    1
                                 .EQU DIGIT_2_PIN                = PD3		;    2
                                 .EQU DIGIT_3_PIN                = PD4		;    3
                                 .EQU DIGIT_4_PIN                = PD5		;    4
                                 
                                 .EQU LED_ERR_PIN		= PD6		;     ,      
                                 .EQU LED_ERR_PORT		= PORTD
                                     
                                 .EQU OW_LINE			= PB1		;   1-Wire
                                 .EQU OW_DDR			= DDRB
                                 .EQU OW_PIN			= PINB
                                 .DEF OW_CMD_r			= r8
                                 .DEF OWFR			= r23		;    1-Wire 
                                 .EQU OWPRF                      = 0		; 1-Wire  
                                 .EQU OWSB                       = 1		;    
                                 
                                 ; ****   *****************************************
                                 .EQU DS18B20_CMD_CONVERTTEMP    = 0x44
                                 .EQU DS18B20_CMD_RSCRATCHPAD    = 0xbe
                                 .EQU DS18B20_CMD_WSCRATCHPAD    = 0x4e
                                 .EQU DS18B20_CMD_CPYSCRATCHPAD  = 0x48
                                 .EQU DS18B20_CMD_RECEEPROM      = 0xb8
                                 .EQU DS18B20_CMD_RPWRSUPPLY     = 0xb4
                                 .EQU DS18B20_CMD_SEARCHROM      = 0xf0
                                 .EQU DS18B20_CMD_READROM        = 0x33
                                 .EQU DS18B20_CMD_MATCHROM       = 0x55
                                 .EQU DS18B20_CMD_SKIPROM        = 0xcc
                                 .EQU DS18B20_CMD_ALARMSEARCH    = 0xec
                                 
                                 .EQU USI_LATCH_PIN              = PB0		; ST_CP  74HC595
                                 .EQU USI_DO_PIN                 = PB6		; DS  74HC595
                                 .EQU USI_CLK_PIN                = PB7		; SH_CP  74HC595
                                 
                                 .EQU SW_PORT                    = PORTB
                                 .EQU SW_PIN                     = PINB
                                 .EQU SW_PLUS_PIN                = PB2		;  ""
                                 .EQU SW_MINUS_PIN               = PB3		;  ""
                                 .EQU SW_SET_PIN                 = PB4		;  ""
                                     
                                 .EQU BUZZER_PIN			= PB5		; 
                                 .EQU BUZZER_PORT		= PORTB
                                  
                                 .EQU RELAY_PIN			= PD0		; 
                                 .EQU RELAY_PORT			= PORTD
                                     
                                 .EQU UART_TX_PIN		= PD1
                                     
                                 
                                 .EQU MCU_STATE_DEFAULT          = 0x00		;        
                                 .EQU MCU_STATE_PROGRAM          = 0x01		;     EEPROM
                                 .EQU MCU_STATE_ERROR            = 0x02		;  ,     
                                     
                                 ; ****   ***********************************
                                 
                                 ;          
                                 .EQU DEFAULT_TEMP		= 315			    ; 30 
                                 .EQU DEFAULT_HYST		= 5			    ; 0.5  
                                     
                                 .EQU HEAT_MODE			= 1
                                 .EQU COOLING_MODE		= 0
                                 .EQU DEFAULT_MODE		= HEAT_MODE
                                 
                                     
                                 .EQU DEFAULT_SETTING_TEMP_L	= LOW(DEFAULT_TEMP)	
                                 .EQU DEFAULT_SETTING_TEMP_H	= HIGH(DEFAULT_TEMP)
                                 .EQU DEFAULT_SETTING_HYST	= DEFAULT_HYST
                                 .INCLUDE "macros.asm"
                                 
                                     ldi     @0, @2
                                     out     @1, @0
                                 .ENDMACRO
                                 
                                 .MACRO display_load
                                 
                                     ldi	    DISP_NUM_L,    LOW(@0)
                                     ldi	    DISP_NUM_H,    HIGH(@0)
                                 .ENDMACRO
                                 
                                 .MACRO ow_pull
                                     sbi     OW_DDR, OW_LINE
                                 .ENDMACRO
                                 
                                 .MACRO ow_release
                                     cbi     OW_DDR, OW_LINE
                                 .ENDMACRO
                                     
                                 .MACRO relay_on
                                     sbi	    RELAY_PORT, RELAY_PIN
                                 .ENDMACRO
                                     
                                 .MACRO relay_off
                                     cbi	    RELAY_PORT, RELAY_PIN
                                 .ENDMACRO
                                         
                                 .MACRO DELAY16
                                     ldi    DELAY_16_r, HIGH(@0*F_CPU/4-2)
                                     ldi    DELAY_8_r, LOW(@0*F_CPU/4-2)
                                     rcall  DELAY_LOOP_16
                                 .ENDMACRO
                                     
                                 .MACRO DELAY24
                                     ldi    DELAY_24_r, BYTE3(@0*F_CPU/5-3)
                                     ldi    DELAY_16_r, HIGH(@0*F_CPU/5-3)
                                     ldi    DELAY_8_r, LOW(@0*F_CPU/5-3)
                                     rcall  DELAY_LOOP_24
                                 
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   ********************************************
                                 .DSEG
                                 .ORG SRAM_START
                                 
000060                           MCU_STATE:      .BYTE 1                     ;   
000061                           SRAM_TEMP_1:    .BYTE 2                     ;   16-   
000063                           DIGITS:         .BYTE 4                     ; ,   ,    
000067                           CURRENT_DIGIT:  .BYTE 1                     ;   ,   
000068                           TEMP_L:		.BYTE 1			    ;   
000069                           TEMP_H:		.BYTE 1			    ;   
00006a                           TEMP_F:		.BYTE 1			    ;  
00006b                           SETTING_TEMP_H:	.BYTE 1			    ;   ( )
00006c                           SETTING_TEMP_L:	.BYTE 1			    ;   ( )
00006d                           SETTING_HYST:	.BYTE 1			    ; :   
00006e                           SETTING_MODE:	.BYTE 1			    ;  : '1' - ; '0' - ''
00006f                           DEVICE_FAMILY_CODE: .BYTE 1		    ;   0x10  DS18B20
000070                           PROGRAM_STEPS:	.BYTE 1			    ;  ""   (0 - ; 1 -  T; 2 - )
000071                           SW_DATA:	.BYTE 1
                                 ;//</editor-fold>
                                 
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   **********************************************
                                 .CSEG
                                 
                                 //<editor-fold defaultstate="collapsed" desc="">
                                 .ORG 0x00     
000000 c06f                          rjmp 	RESET_vect
                                  
                                 .ORG 0x04
000004 9518                          reti
                                     
                                 .ORG 0x000B
00000b c002                          rjmp	PCINT0_vect
                                 
                                 .ORG 0x000D   
00000d c00d                          rjmp	TIMER0_COMPA_vect
                                   
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":   ">
                                 PCINT0_vect:
00000e 930f                          push    r16
00000f 931f                          push    r17
000010 b70f                          in	    r16, SREG
000011 b316                          in	    r17, SW_PIN
                                     
                                     ;         
000012 701c                          andi    r17, (1<<SW_PLUS_PIN) | (1<<SW_MINUS_PIN)
000013 f419                          brne    _PCINT0_vect_end
                                     
                                 _INTO_PROGRAM_STATE:
000014 e011                          ldi	    r17, MCU_STATE_PROGRAM
000015 9310 0060                     sts	    MCU_STATE, r17
                                     
                                 _PCINT0_vect_end:
000017 bf0f                          out	    SREG, r16
000018 911f                          pop	    r17
000019 910f                          pop	    r16
00001a 9518                          reti
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 ; ****   ************************************
                                 TIMER0_COMPA_vect:
00001b 930f                          push    r16
00001c 931f                          push    r17
00001d 932f                          push    r18
00001e 933f                          push    r19
00001f 934f                          push    r20
000020 935f                          push    r21
000021 b75f                          in r21, SREG
                                 
000022 9140 0067                     lds       r20,  CURRENT_DIGIT
000024 3045                          cpi       r20,  5
000025 f40c                          brge      _CLR_CURRENT_DIGIT          ;     >= 5
000026 c003                          rjmp      _indicate_1
                                 
                                 _CLR_CURRENT_DIGIT:                   ;      
000027 2744                          clr     r20
000028 9340 0067                     sts     CURRENT_DIGIT, r20
                                 
                                 _indicate_1:
00002a 3040                          cpi       r20, 0
00002b f481                          brne      _indicate_2
                                 
00002c 9893                          cbi       PORTD, DIGIT_2_PIN
00002d 9894                          cbi       PORTD, DIGIT_3_PIN
00002e 9895                          cbi       PORTD, DIGIT_4_PIN
00002f f00e                          brts      PC+2
000030 c002                          rjmp      PC+3
000031 e00b                          ldi	      TEMP_REG_A, 11 ; // -
000032 c002                          rjmp      PC+3
000033 9100 0065                     lds	      TEMP_REG_A, DIGITS+2
000035 2300                          tst	      TEMP_REG_A
000036 f011                          breq      PC+3
000037 9a92                          sbi       PORTD, DIGIT_1_PIN
000038 c001                          rjmp      PC+2
000039 9892                          cbi       PORTD, DIGIT_1_PIN
00003a d2a3                          rcall     DISPLAY_DECODER
00003b d19b                          rcall     USI_TRANSMIT
                                 
                                 _indicate_2:
00003c 3041                          cpi       r20, 1
00003d f481                          brne      _indicate_3
                                 
00003e 9892                          cbi       PORTD, DIGIT_1_PIN
00003f 9894                          cbi       PORTD, DIGIT_3_PIN
000040 9895                          cbi       PORTD, DIGIT_4_PIN
000041 9100 0064                     lds       TEMP_REG_A, DIGITS+1
000043 9130 0065                     lds	      r19, DIGITS+2
000045 2b03                          or	      TEMP_REG_A, r19
000046 f011                          breq      PC+3
000047 9a93                          sbi	      PORTD, DIGIT_2_PIN
000048 c001                          rjmp      PC+2
000049 9893                          cbi       PORTD, DIGIT_2_PIN
00004a 9100 0064                     lds       TEMP_REG_A, DIGITS+1
00004c d291                          rcall     DISPLAY_DECODER
00004d d189                          rcall     USI_TRANSMIT
                                 
                                 _indicate_3:
00004e 3042                          cpi       r20, 2
00004f f459                          brne      _indicate_4
                                 
000050 9892                          cbi       PORTD, DIGIT_1_PIN
000051 9893                          cbi       PORTD, DIGIT_2_PIN
000052 9895                          cbi       PORTD, DIGIT_4_PIN
000053 9a94                          sbi       PORTD, DIGIT_3_PIN
000054 9100 0063                     lds       TEMP_REG_A, DIGITS
000056 d287                          rcall     DISPLAY_DECODER
                                     ;  
000057 2d00                          mov	      r16, r0
000058 770f                          cbr	      r16, (1<<7)
000059 2e00                          mov	      r0, r16
00005a d17c                          rcall     USI_TRANSMIT
                                 
                                 _indicate_4:
00005b 3043                          cpi       r20, 3
00005c f441                          brne      _indicate_exit
                                 
00005d 9892                          cbi       PORTD, DIGIT_1_PIN
00005e 9893                          cbi       PORTD, DIGIT_2_PIN
00005f 9894                          cbi       PORTD, DIGIT_3_PIN
000060 9a95                          sbi       PORTD, DIGIT_4_PIN
000061 9100 0066                     lds       TEMP_REG_A, DIGITS+3
000063 d27a                          rcall     DISPLAY_DECODER
000064 d172                          rcall     USI_TRANSMIT
                                 
                                 _indicate_exit:
000065 9543                          inc       r20
000066 9340 0067                     sts       CURRENT_DIGIT, r20
                                     
000068 bf5f                          out SREG, r21
                                     
000069 915f                          pop	r21
00006a 914f                          pop r20
00006b 913f                          pop r19
00006c 912f                          pop r18
00006d 911f                          pop r17
00006e 910f                          pop r16
00006f 9518                          reti
                                 ;//</editor-fold>
                                 
                                 ; ****   *******************************************
                                 RESET_vect:
000070 ed0f                          ldi       TEMP_REG_A, LOW(RAMEND)
000071 bf0d                          out       SPL, TEMP_REG_A
                                 
                                 //<editor-fold defaultstate="collapsed" desc="  (   )">
                                 ; ****    **********************************
                                 MCU_INIT:
                                     ; ****   *************************************
000072 e70f
000073 bb01                          outi      r16, DDRD, (1<<LED_ERR_PIN) | (1<<DIGIT_1_PIN) | (1<<DIGIT_2_PIN) | (1<<DIGIT_3_PIN) | (1<<DIGIT_4_PIN) | (1<<UART_TX_PIN) | (1<<RELAY_PIN)
000074 ee01
000075 bb07                          outi      r16, DDRB, (1<<USI_CLK_PIN) | (1<<USI_DO_PIN) | (1<<USI_LATCH_PIN) | (0<<SW_PLUS_PIN) | (0<<SW_MINUS_PIN) | (0<<SW_SET_PIN) | (1<<BUZZER_PIN)
000076 e10c
000077 bb08                          outi      r16, PORTB, (1<<SW_PLUS_PIN) | (1<<SW_MINUS_PIN) | (1<<SW_SET_PIN)
                                 
                                     ; ****   0 (8 ) *************************
000078 e002
000079 bf00                          outi      r16, TCCR0A, (1<<WGM01)             ;  CTC Compare A
00007a e005
00007b bf03                          outi      r16, TCCR0B, (1<<CS02) | (1<<CS00)  ; 1024 
00007c e109
00007d bf06                          outi      r16, OCR0A, 25                      ;   . (60Hz)
                                     
                                     ; ****   1 (16 ) *************************
                                 ;    outi      r16, TCCR1A
                                 
                                     ; ****      ******************
00007e e200
00007f bf0b                          outi      r16, GIMSK, (1<<PCIE0)
000080 e10c
000081 bd00                          outi      r16, PCMSK0, (1<<PCINT2) | (1<<PCINT3) | (1<<PCINT4)          ;  
                                   
                                     ; ****  USART **************************************
000082 e303
000083 b909                          outi      r16, UBRRL, LOW(51)		    ; 9600 
000084 e000
000085 b902                          outi      r16, UBRRH, HIGH(51)		    ; 9600 
000086 e008
000087 b90a                          outi      r16, UCSRB, (1<<TXEN)		    ;  
000088 e006
000089 b903                          outi      r16, UCSRC, (1<<UCSZ1) | (1<<UCSZ0)   ;  , 8  , 1  
                                     
                                     ; ****     ******************************
00008a 2411                          clr     r1
00008b 9210 0067                     sts     CURRENT_DIGIT,  r1
                                 
00008d e000                          ldi     r16, 0x00
00008e 9300 0060                     sts     MCU_STATE,      r16	    ;       
                                     
                                     ;  
000090 e30b                          ldi	    r16, DEFAULT_SETTING_TEMP_L
000091 9300 006c                     sts	    SETTING_TEMP_L, r16			;  LOW
                                     
000093 e001                          ldi	    r16, DEFAULT_SETTING_TEMP_H
000094 9300 006b                     sts	    SETTING_TEMP_H, r16			;  HIGH
                                     
000096 e005                          ldi	    r16, DEFAULT_SETTING_HYST
000097 9300 006d                     sts	    SETTING_HYST, r16			; 
                                     
000099 e001                          ldi	    r16, DEFAULT_SETTING_MODE
00009a 9300 006e                     sts	    SETTING_MODE, r16			;  
                                     
00009c 2700                          clr	    r16
00009d 9300 0068                     sts	    TEMP_L, r16
00009f 9300 0069                     sts	    TEMP_H, r16
0000a1 ef00                          ldi	    r16, 0xf0
0000a2 9300 006a                     sts	    TEMP_F, r16
                                     
0000a4 ef0f                          ser	    r16
0000a5 9300 0071                     sts	    SW_DATA, r16
                                         
0000a7 2466                          clr	    REPROGRAM_STEP_r
                                     
                                     ; ****  ************************************************
                                     
0000a8 d0ce                          rcall   RD_F_CODE		;      
                                     
0000a9 9100 006f                     lds	    r16, DEVICE_FAMILY_CODE
0000ab 3208                          cpi	    r16, 0x28		;    DS18B20 = 0x28
0000ac f409                          brne    ERR_FAMILY_CODE
0000ad c005                          rjmp    START_PROGRAM
                                     
                                 ERR_FAMILY_CODE:
0000ae e012                          ldi	    r17, MCU_STATE_ERROR
0000af 9310 0060                     sts	    MCU_STATE, r17
0000b1 d23e                          rcall   BEEP_LONG
0000b2 c001                          rjmp    PC+2
                                 START_PROGRAM:
0000b3 d235                          rcall   BEEP_SHORT
0000b4 e080
0000b5 e090                          display_load 0
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   **********************************************
                                 LOOP:
0000b6 9100 0060                     lds         r16, MCU_STATE		    ;    
0000b8 d20b                          rcall       DISPLAY_UPD_DIGITS
                                 _STATE_DEFAULT:
0000b9 3000                          cpi		r16, MCU_STATE_DEFAULT
0000ba f451                          brne	_STATE_PROGRAM
0000bb 9896                          cbi		LED_ERR_PORT, LED_ERR_PIN
                                   
0000bc 9120 006a                     lds		r18, TEMP_F
0000be 9320 0066                     sts		DIGITS+3, r18
                                     
0000c0 d0a7                          rcall	TEMP_UPD		    ;    
0000c1 d059                          rcall	TEMP_COMPARSION		    ;  
0000c2 e011
0000c3 bf19                          outi	r17, TIMSK, (1<<OCIE0A)	    ; . 
0000c4 d038                          rcall	TEMP_SEND_UART		    ;    UART
                                 _STATE_PROGRAM:
0000c5 3001                          cpi		r16, MCU_STATE_PROGRAM
0000c6 f411                          brne	_STATE_ERROR
0000c7 9896                          cbi		LED_ERR_PORT, LED_ERR_PIN
0000c8 d142                          rcall	REPROGRAM_SETTINGS
                                 _STATE_ERROR:
0000c9 3002                          cpi		r16, MCU_STATE_ERROR
0000ca f759                          brne	LOOP
0000cb 9a96                          sbi		LED_ERR_PORT, LED_ERR_PIN
0000cc cfe9                          rjmp      LOOP
                                 //</editor-fold>
                                 
                                 
                                 ; ****  **********************************************
                                 .INCLUDE "div16u.asm"
                                 
                                 ;*
                                 ;* "div16u" - 16/16 Bit Unsigned Division
                                 ;*
                                 ;* This subroutine divides the two 16-bit numbers 
                                 ;* "dd8uH:dd8uL" (dividend) and "dv16uH:dv16uL" (divisor). 
                                 ;* The result is placed in "dres16uH:dres16uL" and the remainder in
                                 ;* "drem16uH:drem16uL".
                                 ;*  
                                 ;* Number of words	:19
                                 ;* Number of cycles	:235/251 (Min/Max)
                                 ;* Low registers used	:2 (drem16uL,drem16uH)
                                 ;* High registers used  :5 (dres16uL/dd16uL,dres16uH/dd16uH,dv16uL,dv16uH,
                                 ;*			    dcnt16u)
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	drem16uL=r14
                                 .def	drem16uH=r15
                                 .def	dres16uL=r16
                                 .def	dres16uH=r17
                                 .def	dd16uL	=r16
                                 .def	dd16uH	=r17
                                 .def	dv16uL	=r18
                                 .def	dv16uH	=r19
                                 .def	dcnt16u	=r20
                                 
                                 ;***** Code
                                 
                                 div16u:
0000cd 24ee                          clr			drem16uL								; clear remainder Low byte
0000ce 18ff                          sub			drem16uH,drem16uH				; clear remainder High byte and carry
0000cf e141                          ldi			dcnt16u,17							; init loop counter
                                 d16u_1:	
0000d0 1f00                          rol			dd16uL									; shift left dividend
0000d1 1f11                          rol			dd16uH
0000d2 954a                          dec			dcnt16u									; decrement counter
0000d3 f409                          brne		d16u_2									; if done
0000d4 9508                          ret															; return
                                 d16u_2:	
0000d5 1cee                          rol			drem16uL								; shift dividend into remainder
0000d6 1cff                          rol			drem16uH
0000d7 1ae2                          sub			drem16uL,dv16uL					; remainder = remainder - divisor
0000d8 0af3                          sbc			drem16uH,dv16uH
0000d9 f420                          brcc		d16u_3									; if result negative
0000da 0ee2                          add			drem16uL,dv16uL					; restore remainder
0000db 1ef3                          adc			drem16uH,dv16uH
0000dc 9488                          clc															; clear carry to be shifted into result
0000dd cff2                          rjmp		d16u_1									; else
                                 d16u_3:	
0000de 9408                          sec															; set carry to be shifted into result
                                 .INCLUDE "div8u.asm"
0000df cff0                      
                                 ;*
                                 ;* "div8u" - 8/8 Bit Unsigned Division
                                 ;*
                                 ;* This subroutine divides the two register variables "dd8u" (dividend) and 
                                 ;* "dv8u" (divisor). The result is placed in "dres8u" and the remainder in
                                 ;* "drem8u".
                                 ;*  
                                 ;* Number of words	:14
                                 ;* Number of cycles	:97
                                 ;* Low registers used	:1 (drem8u)
                                 ;* High registers used  :3 (dres8u/dd8u,dv8u,dcnt8u)
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	drem8u	=r15		;remainder
                                 .def	dres8u	=r16		;result
                                 .def	dd8u	=r16		;dividend
                                 .def	dv8u	=r17		;divisor
                                 .def	dcnt8u	=r18		;loop counter
                                 
                                 ;***** Code
                                 
0000e0 18ff                      div8u:	sub	drem8u,drem8u	;clear remainder and carry
0000e1 e029                      	ldi	dcnt8u,9	;init loop counter
0000e2 1f00                      d8u_1:	rol	dd8u		;shift left dividend
0000e3 952a                      	dec	dcnt8u		;decrement counter
0000e4 f409                      	brne	d8u_2		;if done
0000e5 9508                      	ret			;    return
0000e6 1cff                      d8u_2:	rol	drem8u		;shift dividend into remainder
0000e7 1af1                      	sub	drem8u,dv8u	;remainder = remainder - divisor
0000e8 f418                      	brcc	d8u_3		;if result negative
0000e9 0ef1                      	add	drem8u,dv8u	;    restore remainder
0000ea 9488                      	clc			;    clear carry to be shifted into result
0000eb cff6                      	rjmp	d8u_1		;else
0000ec 9408                      d8u_3:	sec			;    set carry to be shifted into result
                                 .INCLUDE "mpy16u.asm"
0000ed cff4                      
                                 ;*
                                 ;* "mpy16u" - 16x16 Bit Unsigned Multiplication
                                 ;*
                                 ;* This subroutine multiplies the two 16-bit register variables 
                                 ;* mp16uH:mp16uL and mc16uH:mc16uL.
                                 ;* The result is placed in m16u3:m16u2:m16u1:m16u0.
                                 ;*  
                                 ;* Number of words	:14 + return
                                 ;* Number of cycles	:153 + return
                                 ;* Low registers used	:None
                                 ;* High registers used  :7 (mp16uL,mp16uH,mc16uL/m16u0,mc16uH/m16u1,m16u2,
                                 ;*                          m16u3,mcnt16u)	
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	mc16uL	=r16		;multiplicand low byte
                                 .def	mc16uH	=r17		;multiplicand high byte
                                 .def	mp16uL	=r18		;multiplier low byte
                                 .def	mp16uH	=r19		;multiplier high byte
                                 .def	m16u0	=r18		;result byte 0 (LSB)
                                 .def	m16u1	=r19		;result byte 1
                                 .def	m16u2	=r20		;result byte 2
                                 .def	m16u3	=r21		;result byte 3 (MSB)
                                 .def	mcnt16u	=r22		;loop counter
                                 
                                 ;***** Code
                                 
0000ee 2755                      mpy16u:	clr	m16u3		;clear 2 highest bytes of result
0000ef 2744                      	clr	m16u2
0000f0 e160                      	ldi	mcnt16u,16	;init loop counter
0000f1 9536                      	lsr	mp16uH
0000f2 9527                      	ror	mp16uL
                                 
0000f3 f410                      m16u_1:	brcc	noad8		;if bit 0 of multiplier set
0000f4 0f40                      	add	m16u2,mc16uL	;add multiplicand Low to byte 2 of res
0000f5 1f51                      	adc	m16u3,mc16uH	;add multiplicand high to byte 3 of res
0000f6 9557                      noad8:	ror	m16u3		;shift right result byte 3
0000f7 9547                      	ror	m16u2		;rotate right result byte 2
0000f8 9537                      	ror	m16u1		;rotate result byte 1 and multiplier High
0000f9 9527                      	ror	m16u0		;rotate result byte 0 and multiplier Low
0000fa 956a                      	dec	mcnt16u		;decrement loop counter
0000fb f7b9                      	brne	m16u_1		;if not done, loop more
0000fc 9508                          
                                 //<editor-fold defaultstate="collapsed" desc=":    UART">
                                 TEMP_SEND_UART:
0000fd 930f                          push    r16
0000fe 931f                          push    r17
                                     
                                     ;  
0000ff 9100 0068                     lds	    r16, TEMP_L
000101 2e50                          mov	    r5, r16
000102 d014                          rcall   UART_WR_BYTE
                                     
                                     ;  
000103 9100 006a                     lds	    r16, TEMP_F
000105 2e50                          mov	    r5, r16
000106 d010                          rcall   UART_WR_BYTE
                                     
                                     ;  
000107 b300                          in	    r16, PIND
000108 7001                          andi    r16, (1<<RELAY_PIN)
000109 2e50                          mov	    r5, r16
00010a d00c                          rcall   UART_WR_BYTE
                                     
00010b e004                          ldi	    r16, 0x04 ; EOT (End Of Transmission)
00010c 2e50                          mov	    r5, r16
00010d d009                          rcall   UART_WR_BYTE
                                     
00010e 2700                          clr	    r16
00010f 2e50                          mov	    r5, r16
000110 e01c                          ldi	    r17, 12
                                 _TEMP_SEND_UART_L:
000111 d005                          rcall   UART_WR_BYTE
000112 951a                          dec	    r17
000113 f7e9                          brne    _TEMP_SEND_UART_L
                                     
000114 911f                          pop	    r17
000115 910f                          pop	    r16
000116 9508                          ret
                                 //</editor-fold>
                                  
                                 //<editor-fold defaultstate="collapsed" desc=":    UART   r5">
                                 UART_WR_BYTE:
000117 9b5d                          sbis    UCSRA, UDRE
000118 cffe                          rjmp    UART_WR_BYTE
000119 b85c                          out	    UDR, r5
00011a 9508                          ret//</editor-fold>
                                    
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_COMPARSION:
00011b 930f                          push    r16
00011c 931f                          push    r17
00011d 932f                          push    r18
00011e 933f                          push    r19
00011f 934f                          push    r20
000120 935f                          push    r21
000121 937f                          push    r23
                                  
                                     .DEF    temp_r_l = r16
                                     .DEF    temp_r_h = r17
                                     
                                     .DEF    min_r_trhd_l = r11
                                     .DEF    min_r_trhd_h = r10
                                     
                                     .DEF    max_r_trhd_l = r13
                                     .DEF    max_r_trhd_h = r12
                                     ;    10
000122 9100 0068                     lds	    mc16uL, TEMP_L		    // r16
000124 9110 0069                     lds	    mc16uH, TEMP_H		    // r17
000126 e02a                          ldi	    mp16uL, LOW(10)
000127 e030                          ldi	    mp16uH, HIGH(10)
000128 dfc5                          rcall   mpy16u
000129 2f02                          mov	    temp_r_l, m16u0			    ; L
00012a 2f13                          mov	    temp_r_h, m16u1			    ; H
                                     ;   
00012b 9120 006a                     lds	    r18, TEMP_F
00012d 2733                          clr	    r19
00012e 0f02                          add	    temp_r_l, r18
00012f 1f13                          adc	    temp_r_h, r19
                                     
                                     ;     
000130 9140 006c                     lds	    r20, SETTING_TEMP_L
000132 9150 006b                     lds	    r21, SETTING_TEMP_H
000134 9160 006d                     lds	    r22, SETTING_HYST
000136 934f                          push    r20
000137 935f                          push    r21
000138 2777                          clr	    r23
000139 1b46                          sub	    r20, r22
00013a 0b57                          sbc	    r21, r23
00013b 2eb4                          mov	    min_r_trhd_l, r20
00013c 2ea5                          mov	    min_r_trhd_h, r21
00013d 915f                          pop	    r21
00013e 914f                          pop	    r20
00013f 2777                          clr	    r23
000140 0f46                          add	    r20, r22
000141 1f57                          adc	    r21, r23
000142 2ed4                          mov	    max_r_trhd_l, r20
000143 2ec5                          mov	    max_r_trhd_h, r21
                                     
                                     ;   
000144 f00e                          brts    _NEGATE_TEMP
000145 c004                          rjmp    _COMPARE
                                 
                                 _NEGATE_TEMP:
000146 9500                          com	    temp_r_l
000147 9510                          com	    temp_r_h
000148 5f0f                          subi    temp_r_l, low(-1)
000149 4f1f                          sbci    temp_r_h, high(-1)
                                     
                                 _COMPARE:
                                     ;   
00014a 16b0                          cp	    min_r_trhd_l, temp_r_l
00014b 06a1                          cpc	    min_r_trhd_h, temp_r_h
00014c f424                          brge    _MIN_THRESHOLD		    ; TEMP <= MIN
                                     ;   
00014d 150d                          cp	    temp_r_l, max_r_trhd_l
00014e 051c                          cpc	    temp_r_h, max_r_trhd_h
00014f f44c                          brge    _MAX_THRESHOLD		    ; TEMP >= TOP
000150 c00f                          rjmp    _COMPARSION_EXIT
                                 _MIN_THRESHOLD:
                                     ;   
000151 9140 006e                     lds	    r20, SETTING_MODE
000153 2344                          tst	    r20
000154 f411                          brne    PC+3
000155 9890                          relay_off
000156 c001                          rjmp    PC+2
000157 9a90                          relay_on
000158 c007                          rjmp    _COMPARSION_EXIT
                                 _MAX_THRESHOLD:
000159 9140 006e                     lds	    r20, SETTING_MODE
00015b 2344                          tst	    r20
00015c f411                          brne    PC+3
00015d 9a90                          relay_on
00015e c001                          rjmp    PC+2
00015f 9890                          relay_off
                                 _COMPARSION_EXIT:
000160 917f                          pop	    r23
000161 915f                          pop	    r21
000162 914f                          pop	    r20
000163 913f                          pop	    r19
000164 912f                          pop	    r18
000165 911f                          pop	    r17
000166 910f                          pop	    r16
000167 9508                          ret//</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_UPD:
000168 931f                          push    r17
000169 d061                          rcall   TEMP_CONV
00016a e152
00016b e535
00016c eb4d
00016d d19d                          DELAY24 751000
00016e d012                          rcall   TEMP_RD
                                     
                                     ;    
00016f 9110 0068                     lds	    r17, TEMP_L
000171 2f81                          mov	    DISP_NUM_L, r17
000172 9110 0069                     lds	    r17, TEMP_H
000174 2f91                          mov	    DISP_NUM_H, r17
000175 911f                          pop	    r17
000176 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 RD_F_CODE:
000177 930f                          push	r16
                                     
000178 d0fd                          rcall	OW_PRESENCE
000179 e303                          ldi		r16, DS18B20_CMD_READROM
00017a 2e80                          mov		OW_CMD_r, r16
00017b d10f                          rcall	OW_SEND_BYTE
                                         
00017c e6af                          ldi		XL, LOW(DEVICE_FAMILY_CODE)
00017d e0b0                          ldi		XH, HIGH(DEVICE_FAMILY_CODE)
00017e d12b                          rcall	OW_RD_BYTE
                                     
00017f 910f                          pop		r16
000180 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_RD:
000181 930f                          push	r16
000182 931f                          push	r17
000183 932f                          push	r18
000184 933f                          push	r19
000185 934f                          push	r20
                                     
000186 d0ef                          rcall	OW_PRESENCE
000187 ff70                          sbrs	OWFR, OWPRF
000188 c03c                          rjmp	_TEMP_RD_EXIT
                                     
000189 ec0c                          ldi		r16, DS18B20_CMD_SKIPROM
00018a 2e80                          mov		OW_CMD_r, r16
00018b d0ff                          rcall	OW_SEND_BYTE
                                     
00018c eb0e                          ldi		r16, DS18B20_CMD_RSCRATCHPAD
00018d 2e80                          mov		OW_CMD_r, r16
00018e d0fc                          rcall	OW_SEND_BYTE
                                     
00018f e6a8                          ldi		XL, LOW(TEMP_L)
000190 e0b0                          ldi		XH, HIGH(TEMP_L)
000191 d118                          rcall	OW_RD_BYTE
                                     
000192 e6a9                          ldi		XL, LOW(TEMP_H)
000193 e0b0                          ldi		XH, HIGH(TEMP_H)
000194 d115                          rcall	OW_RD_BYTE
                                     
000195 9110 0068                     lds		r17, TEMP_L
000197 9120 0069                     lds		r18, TEMP_H
                                     
000199 932f                          push	r18
00019a 7f28                          cbr		r18, (1<<0) | (1<<1) | (1<<2)	;      (    TEMP_H)
00019b 3f28                          cpi		r18, 0xf8			;     
00019c f011                          breq	_TEMP_RD_TO_UNSIGNED		;       
00019d 94e8                          clt
00019e c007                          rjmp	_TEMP_RD_CONTINUE		;         (  16)
                                 
                                 _TEMP_RD_TO_UNSIGNED:
00019f 912f                          pop	    r18
0001a0 9468                          set
0001a1 9510                          com	    r17
0001a2 9520                          com	    r18
0001a3 5f1f                          subi    r17, low(-1)
0001a4 4f2f                          sbci    r18, high(-1)
                                 ;    ldi	    r19, 1
                                 ;    add	    r17, r19
                                 ;    ldi	    r19, 0
                                 ;    adc	    r18, r19
0001a5 c001                          rjmp    PC+2
                                     
                                 _TEMP_RD_CONTINUE:			    ;  =    / 16 (  4)
0001a6 912f                          pop		r18
0001a7 9526                          lsr r18
0001a8 9517                          ror r17
0001a9 9526                          lsr r18
0001aa 9517                          ror r17
0001ab 9526                          lsr r18
0001ac 9517                          ror r17
0001ad 9526                          lsr r18
0001ae 9517                          ror r17
                                 _TEMP_RD_END: 
0001af 9130 0068                     lds	    r19, TEMP_L
0001b1 f40e                          brtc    PC+2
0001b2 9531                          neg	    r19				    ;      
                                     
                                     ;       : 
                                     ; ((n<<3) + (n<<1))>>4  (n*10)/16
0001b3 2f43                          mov	    r20, r19
0001b4 703f                          andi    r19, 0x0f
0001b5 2f43                          mov	    r20, r19
0001b6 0f33                          lsl	    r19
0001b7 0f33                          lsl	    r19
0001b8 0f33                          lsl	    r19
                                     
0001b9 0f44                          lsl	    r20
                                     
0001ba 0f34                          add	    r19, r20
                                     
0001bb 9536                          lsr	    r19
0001bc 9536                          lsr	    r19
0001bd 9536                          lsr	    r19
0001be 9536                          lsr	    r19
                                     
                                     ;  
0001bf 9310 0068                     sts		TEMP_L, r17
0001c1 9320 0069                     sts		TEMP_H, r18
0001c3 9330 006a                     sts		TEMP_F, r19
                                     
                                 _TEMP_RD_EXIT:
0001c5 914f                          pop		r20
0001c6 913f                          pop		r19
0001c7 912f                          pop		r18
0001c8 911f                          pop		r17
0001c9 910f                          pop		r16
0001ca 9508                          ret
                                 ;    
                                 TEMP_CONV:
0001cb 930f                          push	r16
                                     
0001cc d0a9                          rcall	OW_PRESENCE
0001cd ff70                          sbrs	OWFR, OWPRF
0001ce c006                          rjmp	_TEMP_CONV_EXIT
                                     
0001cf ec0c                          ldi		r16, DS18B20_CMD_SKIPROM
0001d0 2e80                          mov		OW_CMD_r, r16
0001d1 d0b9                          rcall	OW_SEND_BYTE
                                     
0001d2 e404                          ldi		r16, DS18B20_CMD_CONVERTTEMP
0001d3 2e80                          mov		OW_CMD_r, r16
0001d4 d0b6                          rcall	OW_SEND_BYTE
                                     
                                 _TEMP_CONV_EXIT:
0001d5 910f                          pop		r16
0001d6 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":     ">
                                 ; ****      *************************
                                 USI_TRANSMIT:
0001d7 930f                          push      r16
0001d8 920f                          push      r0
0001d9 b80f                          out       USIDR, r0            ;        r0.     USIDR.
                                 
                                   ; Enable USI Overflow Interrupt Flag (will be 0 if transfer is not compeleted)
0001da e400                          ldi       TEMP_REG_A, (1<<USIOIF)      
0001db b90e                          out       USISR, TEMP_REG_A
                                   
                                   ; Load settings of USI into temp register
                                   ; This will setup USI to Three-wire mode, Software clock strobe (USITC) 
                                   ; with External, positive edge and toggle USCK
                                   ;
                                   ; USIWM0 <--------------> USI Wire Mode
                                   ; USICS1 <--------------> USI Clock Source Select
                                   ; USICLK <--------------> USI Clock Strobe
                                   ; USITC  <--------------> USI Toggle Clock (Enable clock generation)      
0001dc e10b                          ldi       TEMP_REG_A, (1<<USIWM0) | (1<<USICS1) | (1<<USICLK) | (1<<USITC)
                                   
                                 _USI_TRANSMIT_LOOP:             ; Execute loop when USIOIF is 0
0001dd b90d                          out       USICR, TEMP_REG_A   ; Load settings from temp register into USI Control Register
0001de 9b76                          sbis      USISR, USIOIF       ; If transfer is comleted then move out of loop
0001df cffd                          rjmp      _USI_TRANSMIT_LOOP
                                 
                                   ; Send pulse into LATCH pin. 
                                   ; This will copy byte from 74hc595 shift register into 74hc595 storage register
0001e0 9ac0                          sbi      PORTB, USI_LATCH_PIN
0001e1 98c0                          cbi      PORTB, USI_LATCH_PIN
0001e2 900f                          pop	     r0
0001e3 910f                          pop      r16
0001e4 9508                          ret
                                 //</editor-fold>
                                 
                                 BUTTON_PROCESS:
0001e5 930f                          push    r16
                                 _SW_CHECK_ON_0:
0001e6 9bb4                          sbis    SW_PIN, SW_SET_PIN
0001e7 c001                          rjmp    _SW_SET_0
0001e8 c014                          rjmp    _SW_CHECK_ON_1
                                 _SW_SET_0:
0001e9 9100 0071                     lds	    r16, SW_DATA
0001eb 2300                          tst	    r16
0001ec f409                          brne    _SW_SET_FROM_0_TO_1
0001ed c00f                          rjmp    _SW_CHECK_ON_1
                                 _SW_SET_FROM_0_TO_1:
0001ee 2700                          clr	    r16
0001ef 9300 0071                     sts	    SW_DATA, r16
0001f1 d105                          rcall   DEBOUNCE_SW
0001f2 9463                          inc	    REPROGRAM_STEP_r
0001f3 2d16                          mov	    r17, REPROGRAM_STEP_r
0001f4 3014                          cpi	    r17, 4
0001f5 f414                          brge    _SAVE_SETTINGS
0001f6 d0f2                          rcall   BEEP_SHORT
0001f7 c005                          rjmp    _SW_CHECK_ON_1
                                 _SAVE_SETTINGS:
0001f8 2466                          clr	    REPROGRAM_STEP_r
0001f9 d0f6                          rcall   BEEP_LONG
0001fa e010                          ldi	    r17, MCU_STATE_DEFAULT
0001fb 9310 0060                     sts	    MCU_STATE, r17
                                 _SW_CHECK_ON_1:
0001fd 99b4                          sbic    SW_PIN, SW_SET_PIN
0001fe c001                          rjmp    _SW_SET_1
0001ff c009                          rjmp    _BUTTON_PROCESS_END
                                 _SW_SET_1:
000200 9100 0071                     lds	    r16, SW_DATA
000202 2300                          tst	    r16
000203 f009                          breq    _SW_SET_FROM_1_TO_0
000204 c004                          rjmp    _BUTTON_PROCESS_END
                                 _SW_SET_FROM_1_TO_0:
000205 ef0f                          ser	    r16
000206 9300 0071                     sts	    SW_DATA, r16
000208 d0ee                          rcall   DEBOUNCE_SW
                                 _BUTTON_PROCESS_END: 
000209 910f                          pop	    r16
00020a 9508                          ret
                                     
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 REPROGRAM_SETTINGS:
00020b 930f                          push    r16
00020c 931f                          push    r17
00020d 932f                          push    r18
00020e 933f                          push    r19
00020f 934f                          push    r20
                                     
000210 2d06                          mov	    r16, REPROGRAM_STEP_r
000211 2300                          tst	    r16
000212 f009                          breq    _INTO
000213 c002                          rjmp    _REPROGRAM_SETTINGS_LOOP
                                 _INTO:
000214 9463                          inc	    REPROGRAM_STEP_r
000215 d0d3                          rcall   BEEP_SHORT
                                 _REPROGRAM_SETTINGS_LOOP:
000216 dfce                          rcall   BUTTON_PROCESS
                                 _CHECK_STEP:
000217 3001                          cpi	    r16, 1
000218 f019                          breq    _STEP_1
000219 3002                          cpi	    r16, 2
00021a f111                          breq    _STEP_2
00021b c054                          rjmp    _REPROGRAM_SETTINGS_END
                                    
                                 _STEP_1:				    ;     
00021c 0000                          nop
                                 _S1_CHECK_PLUS:
00021d 9bb2                          sbis    SW_PIN, SW_PLUS_PIN
00021e c004                          rjmp    _INCREASE_HYST
00021f c000                          rjmp    _S1_CHECK_MINUS
                                 _S1_CHECK_MINUS:
000220 9bb3                          sbis    SW_PIN, SW_MINUS_PIN
000221 c008                          rjmp    _DECREASE_HYST
000222 c00d                          rjmp    _SHOW_HYST
                                 _INCREASE_HYST:
000223 d0d3                          rcall   DEBOUNCE_SW
000224 9110 006d                     lds	    r17, SETTING_HYST
000226 9513                          inc	    r17
000227 9310 006d                     sts	    SETTING_HYST, r17
000229 c006                          rjmp    _SHOW_HYST
                                 _DECREASE_HYST:
00022a d0cc                          rcall   DEBOUNCE_SW
00022b 9110 006d                     lds	    r17, SETTING_HYST
00022d 951a                          dec	    r17
00022e 9310 006d                     sts	    SETTING_HYST, r17
                                 _SHOW_HYST:
000230 930f                          push    dd8u
000231 931f                          push    dv8u
000232 9100 006d                     lds	    dd8u, SETTING_HYST
000234 e01a                          ldi	    dv8u, 10
000235 deaa                          rcall   div8u
000236 2f80                          mov	    DISP_NUM_L, dres8u
000237 2799                          clr	    DISP_NUM_H			    ;  8        
000238 92f0 0066                     sts	    DIGITS+3,	drem8u
00023a 911f                          pop	    dv8u
00023b 910f                          pop	    dd8u
00023c c033                          rjmp    _REPROGRAM_SETTINGS_END
                                     
                                 _STEP_2:
00023d 0000                          nop
                                 _S2_CHECK_PLUS:
00023e 9bb2                          sbis    SW_PIN, SW_PLUS_PIN
00023f c004                          rjmp    _INCREASE_TEMP
000240 c000                          rjmp    _S2_CHECK_MINUS
                                 _S2_CHECK_MINUS:
000241 9bb3                          sbis    SW_PIN, SW_MINUS_PIN
000242 c00f                          rjmp    _DECREASE_TEMP
000243 c019                          rjmp    _SHOW_TEMP
                                 _INCREASE_TEMP:
000244 d0b2                          rcall   DEBOUNCE_SW
000245 9110 006c                     lds	    r17, SETTING_TEMP_L
000247 9120 006b                     lds	    r18, SETTING_TEMP_H
000249 e031                          ldi	    r19, 1
00024a 0f13                          add	    r17, r19
00024b 2733                          clr	    r19
00024c 1f23                          adc	    r18, r19
00024d 9310 006c                     sts	    SETTING_TEMP_L, r17
00024f 9320 006b                     sts	    SETTING_TEMP_H, r18
000251 c00b                          rjmp    _SHOW_TEMP
                                 _DECREASE_TEMP:
000252 d0a4                          rcall   DEBOUNCE_SW
000253 9110 006c                     lds	    r17, SETTING_TEMP_L
000255 9120 006b                     lds	    r18, SETTING_TEMP_H
000257 5011                          subi    r17, 1
000258 4020                          sbci    r18, 0
000259 9310 006c                     sts	    SETTING_TEMP_L, r17
00025b 9320 006b                     sts	    SETTING_TEMP_H, r18
                                 _SHOW_TEMP:
00025d 930f                          push    dd16uL
00025e 931f                          push    dd16uH
00025f 932f                          push    dv16uL
000260 933f                          push    dv16uH
                                     
000261 9100 006c                     lds	    dd16uL, SETTING_TEMP_L
000263 9110 006b                     lds	    dd16uH, SETTING_TEMP_H
000265 e02a                          ldi	    dv16uL, LOW(10)
000266 e030                          ldi	    dv16uH, HIGH(10)
000267 de65                          rcall   div16u
000268 2f80                          mov	    DISP_NUM_L, dres16uL
000269 2f91                          mov	    DISP_NUM_H, dres16uH
00026a 92e0 0066                     sts	    DIGITS+3, drem16uL
                                     
00026c 913f                          pop	    dv16uH
00026d 912f                          pop	    dv16uL
00026e 911f                          pop	    dd16uH
00026f 910f                          pop	    dd16uL
                                 _REPROGRAM_SETTINGS_END:
000270 914f                          pop	    r20
000271 913f                          pop	    r19
000272 912f                          pop	    r18
000273 911f                          pop	    r17
000274 910f                          pop	    r16
000275 9508                          ret
                                 //</editor-fold>
                                 
                                 ;DBG_LED_TOGGLE:
                                 ;    push    r18
                                 ;    push    r19
                                 ;    in	    r18, PIND
                                 ;    ldi	    r19, (1<<PD0)
                                 ;    eor	    r18, r19
                                 ;    out	    PORTD, r18
                                 ;    pop	    r19
                                 ;    pop	    r18
                                 ;    ret
                                     
                                 //<editor-fold defaultstate="collapsed" desc="  1-Wire">
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 ; ****    ******************************
                                 OW_PRESENCE:
000276 94f8                          cli
000277 9ab9                          ow_pull
000278 e033
000279 eb4e
00027a d08c                          DELAY16	480
00027b 98b9                          ow_release
00027c e030
00027d e84a
00027e d088                          DELAY16	70
00027f d005                          rcall	OW_CHECK_PRESENCE
000280 e033
000281 e342
000282 d084                          DELAY16	410
000283 9478                          sei
000284 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:   ">
                                 ; ****    *******************************
                                 ;     ,    OWPRF     
                                 ;
                                 OW_CHECK_PRESENCE:
000285 9bb1                          sbis    OW_PIN, OW_LINE
000286 6071                          sbr	    OWFR, (1<<OWPRF)
000287 c002                          rjmp    _EXIT
000288 99b1                          sbic    OW_PIN, OW_LINE
000289 7f7e                          cbr	    OWFR, (1<<OWPRF)
                                 _EXIT:
00028a 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 OW_SEND_BYTE:
00028b 94f8                          cli
00028c 930f                          push    r16
00028d 931f                          push    r17    
00028e 2d08                          mov	    r16, OW_CMD_r
00028f e018                          ldi	    r17, 8
                                 _OW_SEND_BYTE_LOOP:
000290 9506                          lsr	    r16
000291 f408                          brcc    _OW_SEND_0
000292 f048                          brcs    _OW_SEND_1
                                 _OW_SEND_0:
000293 9ab9                          ow_pull
000294 e030
000295 e746
000296 d070                          DELAY16 60
000297 98b9                          ow_release
000298 e030
000299 e142
00029a d06c                          DELAY16 10
00029b c008                          rjmp    _OW_SEND_BYTE_END
                                 _OW_SEND_1:
00029c 9ab9                          ow_pull
00029d e030
00029e e04a
00029f d067                          DELAY16 6
0002a0 98b9                          ow_release
0002a1 e030
0002a2 e74e
0002a3 d063                          DELAY16 64
                                 _OW_SEND_BYTE_END:
0002a4 951a                          dec	    r17
0002a5 f751                          brne    _OW_SEND_BYTE_LOOP
0002a6 911f                          pop	    r17
0002a7 910f                          pop	    r16
0002a8 9478                          sei
0002a9 9508                          ret
                                 //</editor-fold>
                                         
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 OW_RD_BYTE:
0002aa 94f8                          cli
0002ab 930f                          push    r16
0002ac 931f                          push    r17
0002ad 2700                          clr	    r16
0002ae e018                          ldi	    r17, 8
                                 _OW_RD_BYTE_LP:
0002af 9506                          lsr	    r16
0002b0 9ab9                          ow_pull
0002b1 e030
0002b2 e04a
0002b3 d053                          DELAY16	6
0002b4 98b9                          ow_release
0002b5 e030
0002b6 e140
0002b7 d04f                          DELAY16	9
0002b8 99b1                          sbic    OW_PIN, OW_LINE
0002b9 6800                          sbr	    r16, (1<<7)
0002ba e030
0002bb e64c
0002bc d04a                          DELAY16	55
0002bd 951a                          dec	    r17
0002be f781                          brne    _OW_RD_BYTE_LP
0002bf 930c                          st	    X, r16
0002c0 911f                          pop	    r17
0002c1 910f                          pop	    r16
0002c2 9478                          sei
0002c3 9508                          ret
                                 //</editor-fold>
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    SRAM  ">
                                 ; ****    16-   *********************
                                 ; :         SRAM
                                 ;                
                                 DISPLAY_UPD_DIGITS:
0002c4 930f                          push  r16
0002c5 935f                          push  r21
0002c6 e053                          ldi   r21,    3                     
                                     
                                   ;   (     )
0002c7 e6a3                          ldi   XL, LOW(DIGITS)
0002c8 e0b0                          ldi   XH, HIGH(DIGITS)
                                 
                                     .equ  dividend      = SRAM_TEMP_1   ;    
                                     .equ  divisor       = 10            ;   
                                 
                                   ;        SRAM 
0002c9 9380 0061                     sts   dividend,     DISP_NUM_L
0002cb 9390 0062                     sts   dividend+1,   DISP_NUM_H
                                 
                                   ;       
                                 DIV_LOOP:
                                     ;   
0002cd 9100 0061                     lds   dd16uL, dividend
0002cf 9110 0062                     lds   dd16uH, dividend+1
0002d1 e02a                          ldi   dv16uL, LOW(divisor)
0002d2 e030                          ldi   dv16uH, HIGH(divisor)
                                     
0002d3 ddf9                          rcall div16u                      ; 
                                 
0002d4 92ed                          st   X+,    drem16uL              ;         
                                 
                                     ;  
0002d5 9300 0061                     sts  dividend,   dres16uL
0002d7 9310 0062                     sts  dividend+1, dres16uH
                                 
0002d9 955a                          dec   r21                         ;   
0002da f791                          brne  DIV_LOOP                    ;      0
0002db 915f                          pop   r21
0002dc 910f                          pop	  r16
0002dd 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 ; ****      R0 ***********************
                                 DISPLAY_DECODER:
0002de 930f                          push     r16
0002df 931f                          push     r17
                                     
0002e0 e4e0                          ldi	     ZL, LOW(2*DISPLAY_SYMBOLS)
0002e1 e0f6                          ldi	     ZH, HIGH(2*DISPLAY_SYMBOLS)
                                 
0002e2 2711                          clr      TEMP_REG_B
0002e3 0fe0                          add      ZL, TEMP_REG_A
0002e4 1ff1                          adc      ZH, TEMP_REG_B
                                 
0002e5 9004                          lpm      r0, Z
0002e6 911f                          pop      r17
0002e7 910f                          pop      r16
0002e8 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 BEEP_SHORT:
0002e9 9ac5                          sbi	    BUZZER_PORT, BUZZER_PIN
0002ea e053
0002eb ea39
0002ec e74d
0002ed d01d                          DELAY24 150000
0002ee 98c5                          cbi	    BUZZER_PORT, BUZZER_PIN
0002ef 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 BEEP_LONG:
0002f0 9ac5                          sbi	    BUZZER_PORT, BUZZER_PIN
0002f1 e05c
0002f2 e334
0002f3 ef4d
0002f4 d016                          DELAY24 500000
0002f5 98c5                          cbi	    BUZZER_PORT, BUZZER_PIN
0002f6 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":   ">
                                 DEBOUNCE_SW:
0002f7 930f                          push    r16
0002f8 931f                          push    r17
0002f9 932f                          push    r18
                                 
0002fa e02a                          ldi	    r18, 10
                                 _loop_2:
0002fb ef1f                          ldi     r17, 255
                                 _loop_0:
0002fc ef0f                          ldi     r16, 255
                                 _dec_0:
0002fd 950a                          dec     r16
0002fe f7f1                          brne    _dec_0
                                 _loop_1:
0002ff 951a                          dec     r17
000300 f7d9                          brne    _loop_0
                                 _loop_3:
000301 952a                          dec	    r18
000302 f7c1                          brne    _loop_2
                                 
000303 912f                          pop	    r18
000304 911f                          pop	    r17
000305 910f                          pop	    r16
000306 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  (16  )">
                                 DELAY_LOOP_16:
000307 5041                          subi DELAY_8_r, 1
000308 4030                          sbci DELAY_16_r, 0
000309 f7e8                          brcc DELAY_LOOP_16
00030a 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":  (24  )">
                                 DELAY_LOOP_24:
00030b 5041                          subi DELAY_8_r, 1
00030c 4030                          sbci DELAY_16_r, 0
00030d 4050                          sbci DELAY_24_r, 0
00030e f7e0                          brcc DELAY_LOOP_24
00030f 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=": ">
                                 DELAY:
000310 930f                          push    r16
000311 931f                          push    r17
000312 932f                          push    r18
                                 
000313 e026                          ldi	    r18, 6
                                 _DELAY_0:
000314 ef0f                          ldi     r16, 255
                                 _DELAY_1:
000315 ef1f                          ldi     r17, 255   
                                 _DELAY_2:
000316 951a                          dec     r17         
000317 f7f1                          brne    _DELAY_2    
                                 
000318 950a                          dec     r16
000319 f7d9                          brne    _DELAY_1    
00031a 952a                          dec	    r18
00031b f7c1                          brne    _DELAY_0
                                 
00031c 912f                          pop	    r18
00031d 911f                          pop     r17
00031e 910f                          pop     r16
00031f 9508                          ret  //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="  ">
                                 DISPLAY_SYMBOLS:
                                       ; HGFEDCBA    HGFEDCBA
000320 f9c0                          .DB 0b11000000, 0b11111001          ; 0, 1
000321 b0a4                          .DB 0b10100100, 0b10110000          ; 2, 3
000322 9299                          .DB 0b10011001, 0b10010010          ; 4, 5
000323 f882                          .DB 0b10000010, 0b11111000          ; 6, 7
000324 9080                          .DB 0b10000000, 0b10010000          ; 8, 9
000325 bf9c                          .DB 0b10011100, 0b10111111          ; , -
000326 89c6                          .DB 0b11000110, 0b10001001		; C, H
                                 //</editor-fold>
                                 
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" EEPROM">
                                 ; ****  EEPROM ********************************************
                                 ; .ESEG
                                 ; INFO:       .DB "AVR Thermostat. Written by Sergey Yarkov 22.01.2023"
                                 ;</editor-fold>


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny2313A" register use summary:
x  :   2 y  :   0 z  :   1 r0 :   6 r1 :   2 r2 :   0 r3 :   0 r4 :   0 
r5 :   6 r6 :   6 r7 :   0 r8 :   6 r9 :   0 r10:   2 r11:   2 r12:   2 
r13:   2 r14:   6 r15:  11 r16: 162 r17:  92 r18:  51 r19:  55 r20:  53 
r21:  24 r22:   5 r23:  10 r24:   5 r25:   5 r26:   4 r27:   4 r28:   0 
r29:   0 r30:   2 r31:   2 
Registers used: 27 out of 35 (77.1%)

"ATtiny2313A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   6 add   :   8 adiw  :   0 and   :   0 
andi  :   3 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   6 brcs  :   1 break :   0 breq  :   7 brge  :   4 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  25 brpl  :   0 brsh  :   0 brtc  :   1 brts  :   2 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :  25 cbr   :   3 clc   :   2 
clh   :   0 cli   :   3 cln   :   0 clr   :  17 cls   :   0 clt   :   1 
clv   :   0 clz   :   0 com   :   4 cp    :   2 cpc   :   2 cpi   :  13 
cpse  :   0 dec   :  14 eor   :   0 icall :   0 ijmp  :   0 in    :   4 
inc   :   4 ld    :   0 ldd   :   0 ldi   :  94 lds   :  38 lpm   :   2 
lsl   :   4 lsr   :  11 mov   :  28 movw  :   0 neg   :   1 nop   :   2 
or    :   1 ori   :   0 out   :  20 pop   :  57 push  :  56 rcall :  62 
ret   :  25 reti  :   3 rjmp  :  48 rol   :   6 ror   :   9 sbc   :   2 
sbci  :   6 sbi   :  14 sbic  :   3 sbis  :   8 sbiw  :   0 sbr   :   2 
sbrc  :   0 sbrs  :   2 sec   :   2 seh   :   0 sei   :   3 sen   :   0 
ser   :   2 ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   2 std   :   0 sts   :  33 sub   :   5 subi  :   5 
swap  :   0 tst   :   6 wdr   :   0 
Instructions used: 57 out of 105 (54.3%)

"ATtiny2313A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00064e   1580     14   1594    2048  77.8%
[.dseg] 0x000060 0x000072      0     18     18     128  14.1%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 21 warnings
