{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743007358396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743007358409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:42:38 2025 " "Processing started: Wed Mar 26 17:42:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743007358409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743007358409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FS11_3 -c Transcodage " "Command: quartus_map --read_settings_files=on --write_settings_files=off FS11_3 -c Transcodage" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743007358409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743007358792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743007358792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transcodage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file transcodage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Transcodage " "Found entity 1: Transcodage" {  } { { "Transcodage.bdf" "" { Schematic "C:/quartus/FS_11_3/Transcodage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743007366763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743007366763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "affichagecode_de2_115.bdf 1 1 " "Found 1 design units, including 1 entities, in source file affichagecode_de2_115.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AffichageCode_DE2_115 " "Found entity 1: AffichageCode_DE2_115" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743007366763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743007366763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AffichageCode_DE2_115 " "Elaborating entity \"AffichageCode_DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743007366797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transcodage Transcodage:inst " "Elaborating entity \"Transcodage\" for hierarchy \"Transcodage:inst\"" {  } { { "AffichageCode_DE2_115.bdf" "inst" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 160 384 552 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743007366797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74246 Transcodage:inst\|74246:inst " "Elaborating entity \"74246\" for hierarchy \"Transcodage:inst\|74246:inst\"" {  } { { "Transcodage.bdf" "inst" { Schematic "C:/quartus/FS_11_3/Transcodage.bdf" { { 136 576 688 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743007366820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transcodage:inst\|74246:inst " "Elaborated megafunction instantiation \"Transcodage:inst\|74246:inst\"" {  } { { "Transcodage.bdf" "" { Schematic "C:/quartus/FS_11_3/Transcodage.bdf" { { 136 576 688 296 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743007366822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743007367242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743007367616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743007367616 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "AffichageCode_DE2_115.bdf" "" { Schematic "C:/quartus/FS_11_3/AffichageCode_DE2_115.bdf" { { 184 168 336 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743007367680 "|AffichageCode_DE2_115|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743007367680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743007367680 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743007367680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743007367680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743007367680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743007367711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:42:47 2025 " "Processing ended: Wed Mar 26 17:42:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743007367711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743007367711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743007367711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743007367711 ""}
