Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
