#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Mon Mar 11 17:46:04 2024
# Process ID: 42282
# Current directory: /home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1
# Command line: vivado -log uart_led_design.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_led_design.tcl
# Log file: /home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/uart_led_design.vds
# Journal file: /home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/vivado.jou
# Running On: Hephaestion, OS: Linux, CPU Frequency: 4294.838 MHz, CPU Physical cores: 6, Host memory: 16622 MB
#-----------------------------------------------------------
source uart_led_design.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.281 ; gain = 14.027 ; free physical = 7505 ; free virtual = 15330
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristian/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/utils_1/imports/synth_1/uart_led_design.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/utils_1/imports/synth_1/uart_led_design.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_led_design -part xc7s50csga324-1 -gated_clock_conversion auto
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42358
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.781 ; gain = 371.766 ; free physical = 6514 ; free virtual = 14339
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_led_design' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'uart_led_design_axi_uartlite_0_0' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_led_design_axi_uartlite_0_0' (0#1) [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'uart_led_design_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_rx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:54]
WARNING: [Synth 8-7071] port 's_axi_awready' of module 'uart_led_design_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_rx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:54]
WARNING: [Synth 8-7071] port 's_axi_wready' of module 'uart_led_design_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_rx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:54]
WARNING: [Synth 8-7071] port 's_axi_bresp' of module 'uart_led_design_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_rx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:54]
WARNING: [Synth 8-7071] port 's_axi_bvalid' of module 'uart_led_design_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_rx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:54]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'uart_led_design_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_rx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:54]
WARNING: [Synth 8-7023] instance 'axi_uartlite_rx' of module 'uart_led_design_axi_uartlite_0_0' has 22 connections declared, but only 16 given [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:54]
INFO: [Synth 8-6157] synthesizing module 'uart_led_design_axi_uartlite_1_0' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_axi_uartlite_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_led_design_axi_uartlite_1_0' (0#1) [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_axi_uartlite_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'uart_led_design_axi_uartlite_1_0' is unconnected for instance 'axi_uartlite_tx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:71]
WARNING: [Synth 8-7071] port 's_axi_bresp' of module 'uart_led_design_axi_uartlite_1_0' is unconnected for instance 'axi_uartlite_tx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:71]
WARNING: [Synth 8-7071] port 's_axi_bvalid' of module 'uart_led_design_axi_uartlite_1_0' is unconnected for instance 'axi_uartlite_tx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:71]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'uart_led_design_axi_uartlite_1_0' is unconnected for instance 'axi_uartlite_tx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:71]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'uart_led_design_axi_uartlite_1_0' is unconnected for instance 'axi_uartlite_tx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:71]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'uart_led_design_axi_uartlite_1_0' is unconnected for instance 'axi_uartlite_tx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:71]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'uart_led_design_axi_uartlite_1_0' is unconnected for instance 'axi_uartlite_tx' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:71]
WARNING: [Synth 8-7023] instance 'axi_uartlite_tx' of module 'uart_led_design_axi_uartlite_1_0' has 22 connections declared, but only 15 given [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:71]
INFO: [Synth 8-6157] synthesizing module 'uart_led_design_clk_wiz_0_0' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_led_design_clk_wiz_0_0' (0#1) [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_led_design_rst_inv_0_0' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_rst_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_led_design_rst_inv_0_0' (0#1) [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_rst_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_led_design_rx_ctrl_0_0' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_rx_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_led_design_rx_ctrl_0_0' (0#1) [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_rx_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_led_design_tx_ctrl_0_0' [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_tx_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_led_design_tx_ctrl_0_0' (0#1) [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/.Xil/Vivado-42282-Hephaestion/realtime/uart_led_design_tx_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_led_design' (0#1) [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/synth/uart_led_design.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2116.750 ; gain = 435.734 ; free physical = 6426 ; free virtual = 14252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2134.562 ; gain = 453.547 ; free physical = 6424 ; free virtual = 14250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2134.562 ; gain = 453.547 ; free physical = 6424 ; free virtual = 14250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.562 ; gain = 0.000 ; free physical = 6424 ; free virtual = 14250
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_axi_uartlite_0_0/uart_led_design_axi_uartlite_0_0/uart_led_design_axi_uartlite_0_0_in_context.xdc] for cell 'axi_uartlite_rx'
Finished Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_axi_uartlite_0_0/uart_led_design_axi_uartlite_0_0/uart_led_design_axi_uartlite_0_0_in_context.xdc] for cell 'axi_uartlite_rx'
Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_axi_uartlite_1_0/uart_led_design_axi_uartlite_1_0/uart_led_design_axi_uartlite_0_0_in_context.xdc] for cell 'axi_uartlite_tx'
Finished Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_axi_uartlite_1_0/uart_led_design_axi_uartlite_1_0/uart_led_design_axi_uartlite_0_0_in_context.xdc] for cell 'axi_uartlite_tx'
Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_tx_ctrl_0_0/uart_led_design_tx_ctrl_0_0/uart_led_design_tx_ctrl_0_0_in_context.xdc] for cell 'tx_controller'
Finished Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_tx_ctrl_0_0/uart_led_design_tx_ctrl_0_0/uart_led_design_tx_ctrl_0_0_in_context.xdc] for cell 'tx_controller'
Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_rx_ctrl_0_0/uart_led_design_rx_ctrl_0_0/uart_led_design_rx_ctrl_0_0_in_context.xdc] for cell 'rx_controller'
Finished Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_rx_ctrl_0_0/uart_led_design_rx_ctrl_0_0/uart_led_design_rx_ctrl_0_0_in_context.xdc] for cell 'rx_controller'
Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_rst_inv_0_0/uart_led_design_rst_inv_0_0/uart_led_design_rst_inv_0_0_in_context.xdc] for cell 'rst_inverter'
Finished Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_rst_inv_0_0/uart_led_design_rst_inv_0_0/uart_led_design_rst_inv_0_0_in_context.xdc] for cell 'rst_inverter'
Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_clk_wiz_0_0/uart_led_design_clk_wiz_0_0/uart_led_design_clk_wiz_0_0_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_clk_wiz_0_0/uart_led_design_clk_wiz_0_0/uart_led_design_clk_wiz_0_0_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/constrs_1/new/Boolean.xdc]
Finished Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/constrs_1/new/Boolean.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/constrs_1/new/Boolean.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_led_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_led_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.488 ; gain = 0.000 ; free physical = 6416 ; free virtual = 14242
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.488 ; gain = 0.000 ; free physical = 6416 ; free virtual = 14242
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6415 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6415 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  /home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_clk_wiz_0_0/uart_led_design_clk_wiz_0_0/uart_led_design_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  /home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_clk_wiz_0_0/uart_led_design_clk_wiz_0_0/uart_led_design_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for axi_uartlite_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_uartlite_tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tx_controller. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rx_controller. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rst_inverter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_gen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6415 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6414 ; free virtual = 14241
---------------------------------------------------------------------------------
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'axi_uartlite_rx' of module 'uart_led_design_axi_uartlite_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'axi_uartlite_tx' of module 'uart_led_design_axi_uartlite_1_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'clk_gen' of module 'uart_led_design_clk_wiz_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'rst_inverter' of module 'uart_led_design_rst_inv_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'rx_controller' of module 'uart_led_design_rx_ctrl_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'tx_controller' of module 'uart_led_design_tx_ctrl_0_0'. So gated clock conversion will not be possible for this module.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6411 ; free virtual = 14242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6411 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6411 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6411 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: auto
Starting Gated Clock analysis for module 'uart_led_design_axi_uartlite_0_0'
[INFO] Found 0 combinational gated clocks in this module ('uart_led_design_axi_uartlite_0_0')
End Gated Clock analysis for module 'uart_led_design_axi_uartlite_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'uart_led_design_axi_uartlite_1_0'
[INFO] Found 0 combinational gated clocks in this module ('uart_led_design_axi_uartlite_1_0')
End Gated Clock analysis for module 'uart_led_design_axi_uartlite_1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'uart_led_design_clk_wiz_0_0'
[INFO] Found 0 combinational gated clocks in this module ('uart_led_design_clk_wiz_0_0')
End Gated Clock analysis for module 'uart_led_design_clk_wiz_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'uart_led_design_rst_inv_0_0'
[INFO] Found 0 combinational gated clocks in this module ('uart_led_design_rst_inv_0_0')
End Gated Clock analysis for module 'uart_led_design_rst_inv_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'uart_led_design_rx_ctrl_0_0'
[INFO] Found 0 combinational gated clocks in this module ('uart_led_design_rx_ctrl_0_0')
End Gated Clock analysis for module 'uart_led_design_rx_ctrl_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'uart_led_design_tx_ctrl_0_0'
[INFO] Found 0 combinational gated clocks in this module ('uart_led_design_tx_ctrl_0_0')
End Gated Clock analysis for module 'uart_led_design_tx_ctrl_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'uart_led_design'
[INFO] Found 0 combinational gated clocks in this module ('uart_led_design')
End Gated Clock analysis for module 'uart_led_design'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6410 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6410 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6410 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6410 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6410 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6410 ; free virtual = 14241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |uart_led_design_axi_uartlite_0_0 |         1|
|2     |uart_led_design_axi_uartlite_1_0 |         1|
|3     |uart_led_design_clk_wiz_0_0      |         1|
|4     |uart_led_design_rst_inv_0_0      |         1|
|5     |uart_led_design_rx_ctrl_0_0      |         1|
|6     |uart_led_design_tx_ctrl_0_0      |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |uart_led_design_axi_uartlite_0 |     1|
|2     |uart_led_design_axi_uartlite_1 |     1|
|3     |uart_led_design_clk_wiz_0      |     1|
|4     |uart_led_design_rst_inv_0      |     1|
|5     |uart_led_design_rx_ctrl_0      |     1|
|6     |uart_led_design_tx_ctrl_0      |     1|
|7     |IBUF                           |    10|
|8     |OBUF                           |     8|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6410 ; free virtual = 14241
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2183.488 ; gain = 453.547 ; free physical = 6409 ; free virtual = 14240
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.488 ; gain = 502.473 ; free physical = 6409 ; free virtual = 14240
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.488 ; gain = 0.000 ; free physical = 6508 ; free virtual = 14339
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.488 ; gain = 0.000 ; free physical = 6692 ; free virtual = 14523
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6554eb61
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2183.488 ; gain = 745.402 ; free physical = 6692 ; free virtual = 14523
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1763.329; main = 1437.486; forked = 373.851
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3145.523; main = 2151.477; forked = 994.047
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.runs/synth_1/uart_led_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_led_design_utilization_synth.rpt -pb uart_led_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 17:46:35 2024...
