// Seed: 801698466
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    output wire id_10
);
  type_14(
      1, id_9, 1
  );
  generate
    assign id_10[1] = 1;
  endgenerate
  assign {1, 1} = 1'b0;
endmodule
