{
  "DESIGN_NAME": "DigitalSine",
  "VERILOG_FILES": ["dir::/files_rtl/control.v","dir::/files_rtl/sineDecoder.v","dir::/files_rtl/register.v","dir::/files_rtl/DigitalSine.v","dir::/files_rtl/adder.v", "dir::/files_rtl/datapath.v","dir::/files_rtl/flipflop.v","dir::/files_rtl/fulladder.v", "dir::/files_rtl/halfadder.v"],
  "CLOCK_PERIOD": 5,
  "CLOCK_PORT": "clk",

  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "FP_IO_HLAYER": "Metal3",
  "FP_IO_VLAYER": "Metal2",

  "FP_CORE_UTIL":55,

  "FP_PDN_CORE_RING": "True",
  "FP_PDN_CORE_RING_VWIDTH": 2,
  "FP_PDN_CORE_RING_HWIDTH": 2,

  "FP_PDN_HORIZONTAL_LAYER": "Metal5",
  "FP_PDN_VERTICAL_LAYER": "Metal4",

  "PNR_SDC_FILE": "dir::cons.sdc",
  "SIGNOFF_SDC_FILE": "dir::cons.sdc"

}
