#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b37afa9f9b0 .scope module, "sl1" "sl1" 2 250;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5b37afb13ac0_0 .net *"_ivl_1", 14 0, L_0x5b37afb34d00;  1 drivers
L_0x748c1a7b7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b37afb074e0_0 .net/2u *"_ivl_2", 0 0, L_0x748c1a7b7018;  1 drivers
o0x748c1aaa4078 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5b37afb26690_0 .net "a", 15 0, o0x748c1aaa4078;  0 drivers
v0x5b37afb26750_0 .net "y", 15 0, L_0x5b37afb34da0;  1 drivers
L_0x5b37afb34d00 .part o0x748c1aaa4078, 0, 15;
L_0x5b37afb34da0 .concat [ 1 15 0 0], L_0x748c1a7b7018, L_0x5b37afb34d00;
S_0x5b37afa9fb70 .scope module, "tb_add" "tb_add" 3 61;
 .timescale 0 0;
v0x5b37afb34ba0_0 .var "clk", 0 0;
v0x5b37afb34c40_0 .var "reset", 0 0;
S_0x5b37afaa1af0 .scope module, "main" "multi_cycle" 3 67, 2 4 0, S_0x5b37afa9fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x5b37afb331a0_0 .net "adc", 0 0, v0x5b37afb286e0_0;  1 drivers
v0x5b37afb33260_0 .net "alucontrol", 1 0, v0x5b37afb27f30_0;  1 drivers
v0x5b37afb33320_0 .net "aluout", 15 0, v0x5b37afb275c0_0;  1 drivers
v0x5b37afb333c0_0 .net "alusrc", 0 0, L_0x5b37afb35140;  1 drivers
v0x5b37afb33460_0 .net "branch", 0 0, L_0x5b37afb35270;  1 drivers
v0x5b37afb335a0_0 .net "carry", 0 0, v0x5b37afb274f0_0;  1 drivers
v0x5b37afb33690_0 .net "clk", 0 0, v0x5b37afb34ba0_0;  1 drivers
v0x5b37afb33730_0 .net "instr", 15 0, v0x5b37afb2b6a0_0;  1 drivers
v0x5b37afb337f0_0 .net "jal", 0 0, L_0x5b37afb356e0;  1 drivers
v0x5b37afb33890_0 .net "memtoreg", 0 0, L_0x5b37afb355b0;  1 drivers
v0x5b37afb33930_0 .net "memwrite", 0 0, L_0x5b37afb353a0;  1 drivers
v0x5b37afb339d0_0 .net "ndz", 0 0, v0x5b37afb28e30_0;  1 drivers
v0x5b37afb33a70_0 .net "pc", 15 0, v0x5b37afb30230_0;  1 drivers
v0x5b37afb33b30_0 .net "pcnext", 15 0, L_0x5b37afb46970;  1 drivers
v0x5b37afb33bf0_0 .net "pcplus1", 15 0, L_0x5b37afb35d20;  1 drivers
v0x5b37afb33d40_0 .net "pcsrc", 0 0, L_0x5b37afb35a50;  1 drivers
v0x5b37afb33de0_0 .net "read_data", 15 0, L_0x5b37afb35dc0;  1 drivers
v0x5b37afb33fb0_0 .net "regdst", 0 0, L_0x5b37afb35010;  1 drivers
v0x5b37afb34050_0 .net "regwrite", 0 0, L_0x5b37afb34ee0;  1 drivers
v0x5b37afb340f0_0 .net "regwriteFinal", 0 0, L_0x5b37afb47190;  1 drivers
v0x5b37afb34190_0 .net "reset", 0 0, v0x5b37afb34c40_0;  1 drivers
v0x5b37afb34230_0 .net "result", 15 0, L_0x5b37afb46eb0;  1 drivers
v0x5b37afb342f0_0 .net "result_temp", 15 0, L_0x5b37afb46e10;  1 drivers
v0x5b37afb34400_0 .net "signimm", 15 0, L_0x5b37afb46140;  1 drivers
v0x5b37afb34550_0 .net "srca", 15 0, v0x5b37afb30c30_0;  1 drivers
v0x5b37afb34610_0 .net "srcb", 15 0, L_0x5b37afb47510;  1 drivers
v0x5b37afb34720_0 .net "state", 1 0, v0x5b37afb32900_0;  1 drivers
v0x5b37afb347e0_0 .net "temp", 0 0, L_0x5b37afb47020;  1 drivers
v0x5b37afb348d0_0 .net "write_data", 15 0, v0x5b37afb30cf0_0;  1 drivers
v0x5b37afb34990_0 .net "writereg", 2 0, L_0x5b37afb46ae0;  1 drivers
v0x5b37afb34aa0_0 .net "zero", 0 0, v0x5b37afb276d0_0;  1 drivers
E_0x5b37afae0cc0 .event negedge, v0x5b37afb2a7c0_0;
L_0x5b37afb35b50 .part v0x5b37afb2b6a0_0, 12, 4;
L_0x5b37afb35c80 .part v0x5b37afb2b6a0_0, 0, 2;
L_0x5b37afb46bc0 .part v0x5b37afb2b6a0_0, 9, 3;
L_0x5b37afb46d70 .part v0x5b37afb2b6a0_0, 3, 3;
L_0x5b37afb47390 .part v0x5b37afb2b6a0_0, 6, 3;
L_0x5b37afb47430 .part v0x5b37afb2b6a0_0, 9, 3;
S_0x5b37afb268f0 .scope module, "adccheckmux" "mux2" 2 69, 2 268 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
P_0x5b37afb26af0 .param/l "WIDTH" 0 2 268, +C4<00000000000000000000000000000001>;
v0x5b37afb26b90_0 .net "d0", 0 0, L_0x5b37afb34ee0;  alias, 1 drivers
v0x5b37afb26c90_0 .net "d1", 0 0, v0x5b37afb274f0_0;  alias, 1 drivers
v0x5b37afb26d70_0 .net "s", 0 0, v0x5b37afb286e0_0;  alias, 1 drivers
v0x5b37afb26e10_0 .net "y", 0 0, L_0x5b37afb47020;  alias, 1 drivers
L_0x5b37afb47020 .functor MUXZ 1, L_0x5b37afb34ee0, v0x5b37afb274f0_0, v0x5b37afb286e0_0, C4<>;
S_0x5b37afb26f70 .scope module, "alu1" "alu" 2 75, 2 272 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 16 "i_data_A";
    .port_info 2 /INPUT 16 "i_data_B";
    .port_info 3 /INPUT 2 "i_alu_control";
    .port_info 4 /OUTPUT 16 "o_result";
    .port_info 5 /OUTPUT 1 "o_zero_flag";
    .port_info 6 /OUTPUT 1 "o_carry_flag";
v0x5b37afb27250_0 .net "i_alu_control", 1 0, v0x5b37afb27f30_0;  alias, 1 drivers
v0x5b37afb27350_0 .net "i_data_A", 15 0, v0x5b37afb30c30_0;  alias, 1 drivers
v0x5b37afb27430_0 .net "i_data_B", 15 0, L_0x5b37afb47510;  alias, 1 drivers
v0x5b37afb274f0_0 .var "o_carry_flag", 0 0;
v0x5b37afb275c0_0 .var "o_result", 15 0;
v0x5b37afb276d0_0 .var "o_zero_flag", 0 0;
v0x5b37afb27790_0 .net "state", 1 0, v0x5b37afb32900_0;  alias, 1 drivers
E_0x5b37afb13a30/0 .event anyedge, v0x5b37afb27790_0, v0x5b37afb27250_0, v0x5b37afb27350_0, v0x5b37afb27430_0;
E_0x5b37afb13a30/1 .event anyedge, v0x5b37afb275c0_0;
E_0x5b37afb13a30 .event/or E_0x5b37afb13a30/0, E_0x5b37afb13a30/1;
S_0x5b37afb27950 .scope module, "cntrl" "controller" 2 50, 2 182 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "op";
    .port_info 2 /INPUT 2 "cz";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 1 "memtoreg";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "pcsrc";
    .port_info 8 /OUTPUT 1 "alusrc";
    .port_info 9 /OUTPUT 1 "regdst";
    .port_info 10 /OUTPUT 1 "regwrite";
    .port_info 11 /OUTPUT 1 "jal";
    .port_info 12 /OUTPUT 2 "alucontrol";
    .port_info 13 /OUTPUT 1 "adc";
    .port_info 14 /OUTPUT 1 "ndz";
L_0x5b37afb35950 .functor AND 1, L_0x5b37afb35270, v0x5b37afb276d0_0, C4<1>, C4<1>;
L_0x5b37afb35a50 .functor OR 1, L_0x5b37afb356e0, L_0x5b37afb35950, C4<0>, C4<0>;
v0x5b37afb29360_0 .net *"_ivl_0", 0 0, L_0x5b37afb35950;  1 drivers
v0x5b37afb29460_0 .net "adc", 0 0, v0x5b37afb286e0_0;  alias, 1 drivers
v0x5b37afb29570_0 .net "alucontrol", 1 0, v0x5b37afb27f30_0;  alias, 1 drivers
v0x5b37afb29660_0 .net "alusrc", 0 0, L_0x5b37afb35140;  alias, 1 drivers
v0x5b37afb29700_0 .net "branch", 0 0, L_0x5b37afb35270;  alias, 1 drivers
v0x5b37afb297f0_0 .net "cz", 1 0, L_0x5b37afb35c80;  1 drivers
v0x5b37afb29890_0 .net "jal", 0 0, L_0x5b37afb356e0;  alias, 1 drivers
v0x5b37afb29960_0 .net "memread", 0 0, L_0x5b37afb354d0;  1 drivers
v0x5b37afb29a30_0 .net "memtoreg", 0 0, L_0x5b37afb355b0;  alias, 1 drivers
v0x5b37afb29b00_0 .net "memwrite", 0 0, L_0x5b37afb353a0;  alias, 1 drivers
v0x5b37afb29bd0_0 .net "ndz", 0 0, v0x5b37afb28e30_0;  alias, 1 drivers
v0x5b37afb29ca0_0 .net "op", 3 0, L_0x5b37afb35b50;  1 drivers
v0x5b37afb29d40_0 .net "pcsrc", 0 0, L_0x5b37afb35a50;  alias, 1 drivers
v0x5b37afb29de0_0 .net "regdst", 0 0, L_0x5b37afb35010;  alias, 1 drivers
v0x5b37afb29e80_0 .net "regwrite", 0 0, L_0x5b37afb34ee0;  alias, 1 drivers
v0x5b37afb29f70_0 .net "state", 1 0, v0x5b37afb32900_0;  alias, 1 drivers
v0x5b37afb2a010_0 .net "zero", 0 0, v0x5b37afb276d0_0;  alias, 1 drivers
S_0x5b37afb27ca0 .scope module, "ad" "aludecoder" 2 191, 2 231 0, S_0x5b37afb27950;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 2 "alucontrol";
v0x5b37afb27f30_0 .var "alucontrol", 1 0;
v0x5b37afb28040_0 .net "opcode", 3 0, L_0x5b37afb35b50;  alias, 1 drivers
v0x5b37afb28100_0 .net "state", 1 0, v0x5b37afb32900_0;  alias, 1 drivers
E_0x5b37afa96470 .event anyedge, v0x5b37afb27790_0, v0x5b37afb28040_0;
S_0x5b37afb28260 .scope module, "md" "decoder" 2 190, 2 195 0, S_0x5b37afb27950;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "op";
    .port_info 2 /INPUT 2 "cz";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "memread";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "alusrc";
    .port_info 8 /OUTPUT 1 "regdst";
    .port_info 9 /OUTPUT 1 "regwrite";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "adc";
    .port_info 12 /OUTPUT 1 "ndz";
v0x5b37afb285e0_0 .net *"_ivl_10", 7 0, v0x5b37afb28940_0;  1 drivers
v0x5b37afb286e0_0 .var "adc", 0 0;
v0x5b37afb287d0_0 .net "alusrc", 0 0, L_0x5b37afb35140;  alias, 1 drivers
v0x5b37afb288a0_0 .net "branch", 0 0, L_0x5b37afb35270;  alias, 1 drivers
v0x5b37afb28940_0 .var "controls", 7 0;
v0x5b37afb28a50_0 .net "cz", 1 0, L_0x5b37afb35c80;  alias, 1 drivers
v0x5b37afb28b30_0 .net "jal", 0 0, L_0x5b37afb356e0;  alias, 1 drivers
v0x5b37afb28bf0_0 .net "memread", 0 0, L_0x5b37afb354d0;  alias, 1 drivers
v0x5b37afb28cb0_0 .net "memtoreg", 0 0, L_0x5b37afb355b0;  alias, 1 drivers
v0x5b37afb28d70_0 .net "memwrite", 0 0, L_0x5b37afb353a0;  alias, 1 drivers
v0x5b37afb28e30_0 .var "ndz", 0 0;
v0x5b37afb28ef0_0 .net "op", 3 0, L_0x5b37afb35b50;  alias, 1 drivers
v0x5b37afb28fb0_0 .net "regdst", 0 0, L_0x5b37afb35010;  alias, 1 drivers
v0x5b37afb29050_0 .net "regwrite", 0 0, L_0x5b37afb34ee0;  alias, 1 drivers
v0x5b37afb29120_0 .net "state", 1 0, v0x5b37afb32900_0;  alias, 1 drivers
E_0x5b37afb28580 .event anyedge, v0x5b37afb27790_0, v0x5b37afb28040_0, v0x5b37afb28a50_0;
L_0x5b37afb34ee0 .part v0x5b37afb28940_0, 7, 1;
L_0x5b37afb35010 .part v0x5b37afb28940_0, 6, 1;
L_0x5b37afb35140 .part v0x5b37afb28940_0, 5, 1;
L_0x5b37afb35270 .part v0x5b37afb28940_0, 4, 1;
L_0x5b37afb353a0 .part v0x5b37afb28940_0, 3, 1;
L_0x5b37afb354d0 .part v0x5b37afb28940_0, 2, 1;
L_0x5b37afb355b0 .part v0x5b37afb28940_0, 1, 1;
L_0x5b37afb356e0 .part v0x5b37afb28940_0, 0, 1;
S_0x5b37afb2a1b0 .scope module, "dmem" "data_memory" 2 78, 2 116 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 16 "addr";
    .port_info 4 /INPUT 16 "wd";
    .port_info 5 /OUTPUT 16 "rd";
L_0x5b37afb35dc0 .functor BUFZ 16, L_0x5b37afb47640, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5b37afb2a500 .array "RAM", 0 255, 15 0;
v0x5b37afb2a5e0_0 .net *"_ivl_0", 15 0, L_0x5b37afb47640;  1 drivers
v0x5b37afb2a6c0_0 .net "addr", 15 0, v0x5b37afb275c0_0;  alias, 1 drivers
v0x5b37afb2a7c0_0 .net "clk", 0 0, v0x5b37afb34ba0_0;  alias, 1 drivers
v0x5b37afb2a860_0 .net "rd", 15 0, L_0x5b37afb35dc0;  alias, 1 drivers
v0x5b37afb2a990_0 .net "state", 1 0, v0x5b37afb32900_0;  alias, 1 drivers
v0x5b37afb2aa50_0 .net "wd", 15 0, v0x5b37afb30cf0_0;  alias, 1 drivers
v0x5b37afb2ab30_0 .net "we", 0 0, L_0x5b37afb353a0;  alias, 1 drivers
E_0x5b37afb2a470 .event anyedge, v0x5b37afb27790_0, v0x5b37afb28d70_0, v0x5b37afb2aa50_0, v0x5b37afb275c0_0;
L_0x5b37afb47640 .array/port v0x5b37afb2a500, v0x5b37afb275c0_0;
S_0x5b37afb2acd0 .scope module, "imem" "instr_memory" 2 47, 2 130 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /OUTPUT 16 "rd";
v0x5b37afb2b040 .array "RAM", 0 31, 15 0;
v0x5b37afb2b520_0 .net "addr", 15 0, v0x5b37afb30230_0;  alias, 1 drivers
v0x5b37afb2b600_0 .net "clk", 0 0, v0x5b37afb34ba0_0;  alias, 1 drivers
v0x5b37afb2b6a0_0 .var "rd", 15 0;
v0x5b37afb2b740_0 .net "state", 1 0, v0x5b37afb32900_0;  alias, 1 drivers
v0x5b37afb2b040_0 .array/port v0x5b37afb2b040, 0;
v0x5b37afb2b040_1 .array/port v0x5b37afb2b040, 1;
E_0x5b37afb2a390/0 .event anyedge, v0x5b37afb27790_0, v0x5b37afb2b520_0, v0x5b37afb2b040_0, v0x5b37afb2b040_1;
v0x5b37afb2b040_2 .array/port v0x5b37afb2b040, 2;
v0x5b37afb2b040_3 .array/port v0x5b37afb2b040, 3;
v0x5b37afb2b040_4 .array/port v0x5b37afb2b040, 4;
v0x5b37afb2b040_5 .array/port v0x5b37afb2b040, 5;
E_0x5b37afb2a390/1 .event anyedge, v0x5b37afb2b040_2, v0x5b37afb2b040_3, v0x5b37afb2b040_4, v0x5b37afb2b040_5;
v0x5b37afb2b040_6 .array/port v0x5b37afb2b040, 6;
v0x5b37afb2b040_7 .array/port v0x5b37afb2b040, 7;
v0x5b37afb2b040_8 .array/port v0x5b37afb2b040, 8;
v0x5b37afb2b040_9 .array/port v0x5b37afb2b040, 9;
E_0x5b37afb2a390/2 .event anyedge, v0x5b37afb2b040_6, v0x5b37afb2b040_7, v0x5b37afb2b040_8, v0x5b37afb2b040_9;
v0x5b37afb2b040_10 .array/port v0x5b37afb2b040, 10;
v0x5b37afb2b040_11 .array/port v0x5b37afb2b040, 11;
v0x5b37afb2b040_12 .array/port v0x5b37afb2b040, 12;
v0x5b37afb2b040_13 .array/port v0x5b37afb2b040, 13;
E_0x5b37afb2a390/3 .event anyedge, v0x5b37afb2b040_10, v0x5b37afb2b040_11, v0x5b37afb2b040_12, v0x5b37afb2b040_13;
v0x5b37afb2b040_14 .array/port v0x5b37afb2b040, 14;
v0x5b37afb2b040_15 .array/port v0x5b37afb2b040, 15;
v0x5b37afb2b040_16 .array/port v0x5b37afb2b040, 16;
v0x5b37afb2b040_17 .array/port v0x5b37afb2b040, 17;
E_0x5b37afb2a390/4 .event anyedge, v0x5b37afb2b040_14, v0x5b37afb2b040_15, v0x5b37afb2b040_16, v0x5b37afb2b040_17;
v0x5b37afb2b040_18 .array/port v0x5b37afb2b040, 18;
v0x5b37afb2b040_19 .array/port v0x5b37afb2b040, 19;
v0x5b37afb2b040_20 .array/port v0x5b37afb2b040, 20;
v0x5b37afb2b040_21 .array/port v0x5b37afb2b040, 21;
E_0x5b37afb2a390/5 .event anyedge, v0x5b37afb2b040_18, v0x5b37afb2b040_19, v0x5b37afb2b040_20, v0x5b37afb2b040_21;
v0x5b37afb2b040_22 .array/port v0x5b37afb2b040, 22;
v0x5b37afb2b040_23 .array/port v0x5b37afb2b040, 23;
v0x5b37afb2b040_24 .array/port v0x5b37afb2b040, 24;
v0x5b37afb2b040_25 .array/port v0x5b37afb2b040, 25;
E_0x5b37afb2a390/6 .event anyedge, v0x5b37afb2b040_22, v0x5b37afb2b040_23, v0x5b37afb2b040_24, v0x5b37afb2b040_25;
v0x5b37afb2b040_26 .array/port v0x5b37afb2b040, 26;
v0x5b37afb2b040_27 .array/port v0x5b37afb2b040, 27;
v0x5b37afb2b040_28 .array/port v0x5b37afb2b040, 28;
v0x5b37afb2b040_29 .array/port v0x5b37afb2b040, 29;
E_0x5b37afb2a390/7 .event anyedge, v0x5b37afb2b040_26, v0x5b37afb2b040_27, v0x5b37afb2b040_28, v0x5b37afb2b040_29;
v0x5b37afb2b040_30 .array/port v0x5b37afb2b040, 30;
v0x5b37afb2b040_31 .array/port v0x5b37afb2b040, 31;
E_0x5b37afb2a390/8 .event anyedge, v0x5b37afb2b040_30, v0x5b37afb2b040_31;
E_0x5b37afb2a390 .event/or E_0x5b37afb2a390/0, E_0x5b37afb2a390/1, E_0x5b37afb2a390/2, E_0x5b37afb2a390/3, E_0x5b37afb2a390/4, E_0x5b37afb2a390/5, E_0x5b37afb2a390/6, E_0x5b37afb2a390/7, E_0x5b37afb2a390/8;
S_0x5b37afb2b8d0 .scope module, "jalwritemux" "mux2" 2 65, 2 268 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5b37afb2bab0 .param/l "WIDTH" 0 2 268, +C4<00000000000000000000000000010000>;
v0x5b37afb2bbf0_0 .net "d0", 15 0, L_0x5b37afb46e10;  alias, 1 drivers
v0x5b37afb2bcf0_0 .net "d1", 15 0, L_0x5b37afb35d20;  alias, 1 drivers
v0x5b37afb2bdd0_0 .net "s", 0 0, L_0x5b37afb356e0;  alias, 1 drivers
v0x5b37afb2bef0_0 .net "y", 15 0, L_0x5b37afb46eb0;  alias, 1 drivers
L_0x5b37afb46eb0 .functor MUXZ 16, L_0x5b37afb46e10, L_0x5b37afb35d20, L_0x5b37afb356e0, C4<>;
S_0x5b37afb2c030 .scope module, "ndzcheckmux" "mux2" 2 70, 2 268 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
P_0x5b37afb2c210 .param/l "WIDTH" 0 2 268, +C4<00000000000000000000000000000001>;
v0x5b37afb2c350_0 .net "d0", 0 0, L_0x5b37afb47020;  alias, 1 drivers
v0x5b37afb2c460_0 .net "d1", 0 0, v0x5b37afb276d0_0;  alias, 1 drivers
v0x5b37afb2c550_0 .net "s", 0 0, v0x5b37afb28e30_0;  alias, 1 drivers
v0x5b37afb2c640_0 .net "y", 0 0, L_0x5b37afb47190;  alias, 1 drivers
L_0x5b37afb47190 .functor MUXZ 1, L_0x5b37afb47020, v0x5b37afb276d0_0, v0x5b37afb28e30_0, C4<>;
S_0x5b37afb2c780 .scope module, "pc_logic" "next_pc" 2 58, 2 106 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 2 "state";
    .port_info 5 /INPUT 16 "pc";
    .port_info 6 /INPUT 16 "instr";
    .port_info 7 /OUTPUT 16 "pcplus1";
    .port_info 8 /OUTPUT 16 "signimm";
    .port_info 9 /OUTPUT 16 "pcnext";
v0x5b37afb2f030_0 .net "clk", 0 0, v0x5b37afb34ba0_0;  alias, 1 drivers
v0x5b37afb2f120_0 .net "immediate", 15 0, L_0x5b37afb46610;  1 drivers
v0x5b37afb2f230_0 .net "instr", 15 0, v0x5b37afb2b6a0_0;  alias, 1 drivers
v0x5b37afb2f2d0_0 .net "jal", 0 0, L_0x5b37afb356e0;  alias, 1 drivers
v0x5b37afb2f370_0 .net "pc", 15 0, v0x5b37afb30230_0;  alias, 1 drivers
v0x5b37afb2f410_0 .net "pcbranch", 15 0, L_0x5b37afb467c0;  1 drivers
v0x5b37afb2f520_0 .net "pcnext", 15 0, L_0x5b37afb46970;  alias, 1 drivers
v0x5b37afb2f5e0_0 .net "pcplus1", 15 0, L_0x5b37afb35d20;  alias, 1 drivers
v0x5b37afb2f680_0 .net "pcsrc", 0 0, L_0x5b37afb35a50;  alias, 1 drivers
v0x5b37afb2f7b0_0 .net "reset", 0 0, v0x5b37afb34c40_0;  alias, 1 drivers
v0x5b37afb2f870_0 .net "signimm", 15 0, L_0x5b37afb46140;  alias, 1 drivers
v0x5b37afb2f980_0 .net "signimm_jal", 15 0, L_0x5b37afb464d0;  1 drivers
v0x5b37afb2fa90_0 .net "state", 1 0, v0x5b37afb32900_0;  alias, 1 drivers
L_0x5b37afb461e0 .part v0x5b37afb2b6a0_0, 0, 6;
L_0x5b37afb46570 .part v0x5b37afb2b6a0_0, 0, 9;
S_0x5b37afb2ca60 .scope module, "jal_branch_mux" "mux2" 2 111, 2 268 0, S_0x5b37afb2c780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5b37afb2cc60 .param/l "WIDTH" 0 2 268, +C4<00000000000000000000000000010000>;
v0x5b37afb2cda0_0 .net "d0", 15 0, L_0x5b37afb46140;  alias, 1 drivers
v0x5b37afb2cea0_0 .net "d1", 15 0, L_0x5b37afb464d0;  alias, 1 drivers
v0x5b37afb2cf80_0 .net "s", 0 0, L_0x5b37afb356e0;  alias, 1 drivers
v0x5b37afb2d050_0 .net "y", 15 0, L_0x5b37afb46610;  alias, 1 drivers
L_0x5b37afb46610 .functor MUXZ 16, L_0x5b37afb46140, L_0x5b37afb464d0, L_0x5b37afb356e0, C4<>;
S_0x5b37afb2d1c0 .scope module, "pcadd" "adder" 2 112, 2 246 0, S_0x5b37afb2c780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
v0x5b37afb2d410_0 .net "a", 15 0, v0x5b37afb30230_0;  alias, 1 drivers
v0x5b37afb2d4f0_0 .net "b", 15 0, L_0x5b37afb46610;  alias, 1 drivers
v0x5b37afb2d5c0_0 .net "y", 15 0, L_0x5b37afb467c0;  alias, 1 drivers
L_0x5b37afb467c0 .arith/sum 16, v0x5b37afb30230_0, L_0x5b37afb46610;
S_0x5b37afb2d710 .scope module, "pcadd1" "adder" 2 108, 2 246 0, S_0x5b37afb2c780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
v0x5b37afb2d970_0 .net "a", 15 0, v0x5b37afb30230_0;  alias, 1 drivers
L_0x748c1a7b7060 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b37afb2da80_0 .net "b", 15 0, L_0x748c1a7b7060;  1 drivers
v0x5b37afb2db60_0 .net "y", 15 0, L_0x5b37afb35d20;  alias, 1 drivers
L_0x5b37afb35d20 .arith/sum 16, v0x5b37afb30230_0, L_0x748c1a7b7060;
S_0x5b37afb2dc90 .scope module, "pcbrmux" "mux2" 2 113, 2 268 0, S_0x5b37afb2c780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5b37afb2de70 .param/l "WIDTH" 0 2 268, +C4<00000000000000000000000000010000>;
v0x5b37afb2dfe0_0 .net "d0", 15 0, L_0x5b37afb35d20;  alias, 1 drivers
v0x5b37afb2e0f0_0 .net "d1", 15 0, L_0x5b37afb467c0;  alias, 1 drivers
v0x5b37afb2e1b0_0 .net "s", 0 0, L_0x5b37afb35a50;  alias, 1 drivers
v0x5b37afb2e2b0_0 .net "y", 15 0, L_0x5b37afb46970;  alias, 1 drivers
L_0x5b37afb46970 .functor MUXZ 16, L_0x5b37afb35d20, L_0x5b37afb467c0, L_0x5b37afb35a50, C4<>;
S_0x5b37afb2e3e0 .scope module, "se" "sign_ext" 2 109, 2 254 0, S_0x5b37afb2c780;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5b37afb2e670_0 .net *"_ivl_1", 0 0, L_0x5b37afb45e60;  1 drivers
v0x5b37afb2e770_0 .net *"_ivl_2", 9 0, L_0x5b37afb45f00;  1 drivers
v0x5b37afb2e850_0 .net "a", 5 0, L_0x5b37afb461e0;  1 drivers
v0x5b37afb2e910_0 .net "y", 15 0, L_0x5b37afb46140;  alias, 1 drivers
L_0x5b37afb45e60 .part L_0x5b37afb461e0, 5, 1;
LS_0x5b37afb45f00_0_0 .concat [ 1 1 1 1], L_0x5b37afb45e60, L_0x5b37afb45e60, L_0x5b37afb45e60, L_0x5b37afb45e60;
LS_0x5b37afb45f00_0_4 .concat [ 1 1 1 1], L_0x5b37afb45e60, L_0x5b37afb45e60, L_0x5b37afb45e60, L_0x5b37afb45e60;
LS_0x5b37afb45f00_0_8 .concat [ 1 1 0 0], L_0x5b37afb45e60, L_0x5b37afb45e60;
L_0x5b37afb45f00 .concat [ 4 4 2 0], LS_0x5b37afb45f00_0_0, LS_0x5b37afb45f00_0_4, LS_0x5b37afb45f00_0_8;
L_0x5b37afb46140 .concat [ 6 10 0 0], L_0x5b37afb461e0, L_0x5b37afb45f00;
S_0x5b37afb2ea10 .scope module, "se_jal" "sign_ext_jal" 2 110, 2 258 0, S_0x5b37afb2c780;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5b37afb2ec30_0 .net *"_ivl_1", 0 0, L_0x5b37afb46280;  1 drivers
v0x5b37afb2ed30_0 .net *"_ivl_2", 6 0, L_0x5b37afb46320;  1 drivers
v0x5b37afb2ee10_0 .net "a", 8 0, L_0x5b37afb46570;  1 drivers
v0x5b37afb2ef00_0 .net "y", 15 0, L_0x5b37afb464d0;  alias, 1 drivers
L_0x5b37afb46280 .part L_0x5b37afb46570, 8, 1;
LS_0x5b37afb46320_0_0 .concat [ 1 1 1 1], L_0x5b37afb46280, L_0x5b37afb46280, L_0x5b37afb46280, L_0x5b37afb46280;
LS_0x5b37afb46320_0_4 .concat [ 1 1 1 0], L_0x5b37afb46280, L_0x5b37afb46280, L_0x5b37afb46280;
L_0x5b37afb46320 .concat [ 4 3 0 0], LS_0x5b37afb46320_0_0, LS_0x5b37afb46320_0_4;
L_0x5b37afb464d0 .concat [ 9 7 0 0], L_0x5b37afb46570, L_0x5b37afb46320;
S_0x5b37afb2fc90 .scope module, "pc_reg" "flipflop" 2 57, 2 262 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
P_0x5b37afb2aeb0 .param/l "WIDTH" 0 2 262, +C4<00000000000000000000000000010000>;
v0x5b37afb30060_0 .net "clk", 0 0, v0x5b37afb34ba0_0;  alias, 1 drivers
v0x5b37afb30120_0 .net "d", 15 0, L_0x5b37afb46970;  alias, 1 drivers
v0x5b37afb30230_0 .var "q", 15 0;
v0x5b37afb302d0_0 .net "reset", 0 0, v0x5b37afb34c40_0;  alias, 1 drivers
v0x5b37afb30370_0 .net "state", 1 0, v0x5b37afb32900_0;  alias, 1 drivers
E_0x5b37afb2ffe0/0 .event negedge, v0x5b37afb2a7c0_0;
E_0x5b37afb2ffe0/1 .event posedge, v0x5b37afb2f7b0_0;
E_0x5b37afb2ffe0 .event/or E_0x5b37afb2ffe0/0, E_0x5b37afb2ffe0/1;
S_0x5b37afb304b0 .scope module, "register" "regfile" 2 71, 2 141 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 3 "ra1";
    .port_info 5 /INPUT 3 "ra2";
    .port_info 6 /INPUT 3 "wa";
    .port_info 7 /INPUT 16 "wd";
    .port_info 8 /INPUT 16 "pc";
    .port_info 9 /OUTPUT 16 "rd1";
    .port_info 10 /OUTPUT 16 "rd2";
v0x5b37afb30880_0 .net "clk", 0 0, v0x5b37afb34ba0_0;  alias, 1 drivers
v0x5b37afb309d0_0 .net "pc", 15 0, v0x5b37afb30230_0;  alias, 1 drivers
v0x5b37afb30a90_0 .net "ra1", 2 0, L_0x5b37afb47390;  1 drivers
v0x5b37afb30b50_0 .net "ra2", 2 0, L_0x5b37afb47430;  1 drivers
v0x5b37afb30c30_0 .var "rd1", 15 0;
v0x5b37afb30cf0_0 .var "rd2", 15 0;
v0x5b37afb30d90 .array "register_file", 0 7, 15 0;
v0x5b37afb30e30_0 .net "reset", 0 0, v0x5b37afb34c40_0;  alias, 1 drivers
v0x5b37afb30f20_0 .net "state", 1 0, v0x5b37afb32900_0;  alias, 1 drivers
v0x5b37afb31180_0 .net "wa", 2 0, L_0x5b37afb46ae0;  alias, 1 drivers
v0x5b37afb31260_0 .net "wd", 15 0, L_0x5b37afb46eb0;  alias, 1 drivers
v0x5b37afb31320_0 .net "we", 0 0, L_0x5b37afb47190;  alias, 1 drivers
E_0x5b37afb307a0 .event posedge, v0x5b37afb2a7c0_0;
E_0x5b37afb30820 .event posedge, v0x5b37afb2f7b0_0;
S_0x5b37afb31570 .scope module, "resultmux" "mux2" 2 63, 2 268 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5b37afb31700 .param/l "WIDTH" 0 2 268, +C4<00000000000000000000000000010000>;
v0x5b37afb31870_0 .net "d0", 15 0, v0x5b37afb275c0_0;  alias, 1 drivers
v0x5b37afb319a0_0 .net "d1", 15 0, L_0x5b37afb35dc0;  alias, 1 drivers
v0x5b37afb31a60_0 .net "s", 0 0, L_0x5b37afb355b0;  alias, 1 drivers
v0x5b37afb31b80_0 .net "y", 15 0, L_0x5b37afb46e10;  alias, 1 drivers
L_0x5b37afb46e10 .functor MUXZ 16, v0x5b37afb275c0_0, L_0x5b37afb35dc0, L_0x5b37afb355b0, C4<>;
S_0x5b37afb31c90 .scope module, "srcbmux" "mux2" 2 74, 2 268 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5b37afb31e70 .param/l "WIDTH" 0 2 268, +C4<00000000000000000000000000010000>;
v0x5b37afb31fb0_0 .net "d0", 15 0, v0x5b37afb30cf0_0;  alias, 1 drivers
v0x5b37afb320e0_0 .net "d1", 15 0, L_0x5b37afb46140;  alias, 1 drivers
v0x5b37afb321a0_0 .net "s", 0 0, L_0x5b37afb35140;  alias, 1 drivers
v0x5b37afb32290_0 .net "y", 15 0, L_0x5b37afb47510;  alias, 1 drivers
L_0x5b37afb47510 .functor MUXZ 16, v0x5b37afb30cf0_0, L_0x5b37afb46140, L_0x5b37afb35140, C4<>;
S_0x5b37afb323c0 .scope module, "statecontrol" "state_logic" 2 44, 2 82 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instr";
    .port_info 3 /OUTPUT 2 "state";
v0x5b37afb32690_0 .net "clk", 0 0, v0x5b37afb34ba0_0;  alias, 1 drivers
v0x5b37afb32750_0 .net "instr", 15 0, v0x5b37afb2b6a0_0;  alias, 1 drivers
v0x5b37afb32860_0 .net "reset", 0 0, v0x5b37afb34c40_0;  alias, 1 drivers
v0x5b37afb32900_0 .var "state", 1 0;
E_0x5b37afb32610 .event posedge, v0x5b37afb2f7b0_0, v0x5b37afb2a7c0_0;
S_0x5b37afb32a50 .scope module, "writemux" "mux2" 2 62, 2 268 0, S_0x5b37afaa1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d0";
    .port_info 1 /INPUT 3 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 3 "y";
P_0x5b37afb32c30 .param/l "WIDTH" 0 2 268, +C4<00000000000000000000000000000011>;
v0x5b37afb32d70_0 .net "d0", 2 0, L_0x5b37afb46bc0;  1 drivers
v0x5b37afb32e70_0 .net "d1", 2 0, L_0x5b37afb46d70;  1 drivers
v0x5b37afb32f50_0 .net "s", 0 0, L_0x5b37afb35010;  alias, 1 drivers
v0x5b37afb33070_0 .net "y", 2 0, L_0x5b37afb46ae0;  alias, 1 drivers
L_0x5b37afb46ae0 .functor MUXZ 3, L_0x5b37afb46bc0, L_0x5b37afb46d70, L_0x5b37afb35010, C4<>;
    .scope S_0x5b37afb323c0;
T_0 ;
    %wait E_0x5b37afb32610;
    %load/vec4 v0x5b37afb32860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b37afb32900_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5b37afb32900_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5b37afb32750_0;
    %parti/s 4, 12, 5;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5b37afb32900_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5b37afb32900_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5b37afb32900_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x5b37afb32750_0;
    %parti/s 4, 12, 5;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_0.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5b37afb32750_0;
    %parti/s 4, 12, 5;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
T_0.10;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5b37afb32900_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5b37afb32900_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5b37afb32900_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5b37afb32900_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x5b37afb32900_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b37afb32900_0, 0;
T_0.13 ;
T_0.12 ;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5b37afb2acd0;
T_1 ;
    %vpi_call 2 134 "$readmemh", "memfile.dat", v0x5b37afb2b040 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5b37afb2acd0;
T_2 ;
    %wait E_0x5b37afb2a390;
    %load/vec4 v0x5b37afb2b740_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %ix/getv 4, v0x5b37afb2b520_0;
    %load/vec4a v0x5b37afb2b040, 4;
    %store/vec4 v0x5b37afb2b6a0_0, 0, 16;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5b37afb28260;
T_3 ;
    %wait E_0x5b37afb28580;
    %load/vec4 v0x5b37afb29120_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b37afb286e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b37afb28e30_0, 0;
    %load/vec4 v0x5b37afb28ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x5b37afb28940_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x5b37afb28940_0, 0;
    %load/vec4 v0x5b37afb28a50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b37afb286e0_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x5b37afb28940_0, 0;
    %load/vec4 v0x5b37afb28a50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b37afb28e30_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 166, 0, 8;
    %assign/vec4 v0x5b37afb28940_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 40, 0, 8;
    %assign/vec4 v0x5b37afb28940_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x5b37afb28940_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 177, 0, 8;
    %assign/vec4 v0x5b37afb28940_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5b37afb27ca0;
T_4 ;
    %wait E_0x5b37afa96470;
    %load/vec4 v0x5b37afb28100_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5b37afb28040_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5b37afb27f30_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b37afb27f30_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b37afb27f30_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5b37afb27f30_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b37afb27f30_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b37afb27f30_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5b37afb27f30_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5b37afb2fc90;
T_5 ;
    %wait E_0x5b37afb2ffe0;
    %load/vec4 v0x5b37afb302d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5b37afb30230_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5b37afb30370_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5b37afb30120_0;
    %assign/vec4 v0x5b37afb30230_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b37afb304b0;
T_6 ;
    %wait E_0x5b37afb30820;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b37afb30d90, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b37afb30d90, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b37afb30d90, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b37afb30d90, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b37afb30d90, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b37afb30d90, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b37afb30d90, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b37afb30d90, 4, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b37afb304b0;
T_7 ;
    %wait E_0x5b37afb307a0;
    %load/vec4 v0x5b37afb30f20_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5b37afb30a90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5b37afb30d90, 4;
    %assign/vec4 v0x5b37afb30c30_0, 0;
    %load/vec4 v0x5b37afb30b50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5b37afb30d90, 4;
    %assign/vec4 v0x5b37afb30cf0_0, 0;
T_7.0 ;
    %load/vec4 v0x5b37afb30f20_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5b37afb309d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b37afb30d90, 0, 4;
T_7.2 ;
    %load/vec4 v0x5b37afb31320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5b37afb31260_0;
    %load/vec4 v0x5b37afb31180_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b37afb30d90, 0, 4;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b37afb304b0;
T_8 ;
    %wait E_0x5b37afb307a0;
    %load/vec4 v0x5b37afb30f20_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 176 "$display", "Time: %0d Register values: R0 = %h, R1 = %h, R2 = %h, R3 = %h, R4 = %h, R5 = %h, R6 = %h, R7 = %h\012", $time, &A<v0x5b37afb30d90, 0>, &A<v0x5b37afb30d90, 1>, &A<v0x5b37afb30d90, 2>, &A<v0x5b37afb30d90, 3>, &A<v0x5b37afb30d90, 4>, &A<v0x5b37afb30d90, 5>, &A<v0x5b37afb30d90, 6>, &A<v0x5b37afb30d90, 7> {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b37afb26f70;
T_9 ;
    %wait E_0x5b37afb13a30;
    %load/vec4 v0x5b37afb27790_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5b37afb27250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5b37afb275c0_0, 0, 16;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x5b37afb27350_0;
    %pad/u 17;
    %load/vec4 v0x5b37afb27430_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x5b37afb275c0_0, 0, 16;
    %store/vec4 v0x5b37afb274f0_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x5b37afb27350_0;
    %load/vec4 v0x5b37afb27430_0;
    %sub;
    %store/vec4 v0x5b37afb275c0_0, 0, 16;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x5b37afb27350_0;
    %load/vec4 v0x5b37afb27430_0;
    %and;
    %inv;
    %store/vec4 v0x5b37afb275c0_0, 0, 16;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.0 ;
    %load/vec4 v0x5b37afb275c0_0;
    %nor/r;
    %store/vec4 v0x5b37afb276d0_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5b37afb2a1b0;
T_10 ;
    %wait E_0x5b37afb2a470;
    %load/vec4 v0x5b37afb2a990_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5b37afb2ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5b37afb2aa50_0;
    %ix/getv 3, v0x5b37afb2a6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b37afb2a500, 0, 4;
T_10.2 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5b37afaa1af0;
T_11 ;
    %wait E_0x5b37afae0cc0;
    %load/vec4 v0x5b37afb34720_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5b37afb33730_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0x5b37afb33730_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/x;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 36, 3, 6;
    %cmp/x;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 44, 3, 6;
    %cmp/x;
    %jmp/1 T_11.8, 4;
    %dup/vec4;
    %pushi/vec4 52, 3, 6;
    %cmp/x;
    %jmp/1 T_11.9, 4;
    %jmp T_11.10;
T_11.2 ;
    %vpi_call 2 16 "$display", "Time: %0d ADD R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, &PV<v0x5b37afb33730_0, 9, 3>, &PV<v0x5b37afb33730_0, 6, 3>, &PV<v0x5b37afb33730_0, 3, 3>, v0x5b37afb34aa0_0, v0x5b37afb335a0_0 {0 0 0};
    %jmp T_11.10;
T_11.3 ;
    %vpi_call 2 19 "$display", "Time: %0d ADC R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, &PV<v0x5b37afb33730_0, 9, 3>, &PV<v0x5b37afb33730_0, 6, 3>, &PV<v0x5b37afb33730_0, 3, 3>, v0x5b37afb34aa0_0, v0x5b37afb335a0_0 {0 0 0};
    %jmp T_11.10;
T_11.4 ;
    %vpi_call 2 22 "$display", "Time: %0d NDU R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, &PV<v0x5b37afb33730_0, 9, 3>, &PV<v0x5b37afb33730_0, 6, 3>, &PV<v0x5b37afb33730_0, 3, 3>, v0x5b37afb34aa0_0, v0x5b37afb335a0_0 {0 0 0};
    %jmp T_11.10;
T_11.5 ;
    %vpi_call 2 25 "$display", "Time: %0d NDZ R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, &PV<v0x5b37afb33730_0, 9, 3>, &PV<v0x5b37afb33730_0, 6, 3>, &PV<v0x5b37afb33730_0, 3, 3>, v0x5b37afb34aa0_0, v0x5b37afb335a0_0 {0 0 0};
    %jmp T_11.10;
T_11.6 ;
    %vpi_call 2 28 "$display", "Time: %0d LW R%d, R%d, Imm: %b  ZERO: %b, CARRY: %b", $time, &PV<v0x5b37afb33730_0, 9, 3>, &PV<v0x5b37afb33730_0, 6, 3>, &PV<v0x5b37afb33730_0, 0, 6>, v0x5b37afb34aa0_0, v0x5b37afb335a0_0 {0 0 0};
    %jmp T_11.10;
T_11.7 ;
    %vpi_call 2 31 "$display", "Time: %0d SW R%d, R%d, Imm: %b  ZERO: %b, CARRY: %b", $time, &PV<v0x5b37afb33730_0, 9, 3>, &PV<v0x5b37afb33730_0, 6, 3>, &PV<v0x5b37afb33730_0, 0, 6>, v0x5b37afb34aa0_0, v0x5b37afb335a0_0 {0 0 0};
    %jmp T_11.10;
T_11.8 ;
    %vpi_call 2 34 "$display", "Time: %0d BEQ R%d, R%d, Imm: %b  ZERO: %b, CARRY: %b", $time, &PV<v0x5b37afb33730_0, 9, 3>, &PV<v0x5b37afb33730_0, 6, 3>, &PV<v0x5b37afb33730_0, 0, 6>, v0x5b37afb34aa0_0, v0x5b37afb335a0_0 {0 0 0};
    %jmp T_11.10;
T_11.9 ;
    %vpi_call 2 37 "$display", "Time: %0d JAL R%d, Imm: %b ZERO: %b, CARRY: %b", $time, &PV<v0x5b37afb33730_0, 9, 3>, &PV<v0x5b37afb33730_0, 0, 9>, v0x5b37afb34aa0_0, v0x5b37afb335a0_0 {0 0 0};
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5b37afa9fb70;
T_12 ;
    %delay 1200, 0;
    %vpi_call 3 71 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5b37afa9fb70;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b37afb34c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b37afb34ba0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b37afb34c40_0, 0, 1;
T_13.0 ;
    %delay 10, 0;
    %load/vec4 v0x5b37afb34ba0_0;
    %inv;
    %store/vec4 v0x5b37afb34ba0_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x5b37afa9fb70;
T_14 ;
    %wait E_0x5b37afb307a0;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "multi_cycle.v";
    "tb_add.v";
