"subslice mask %04x\n"	,	L_9
SKL_DFSM_PIPE_B_DISABLE	,	V_81
DIV_ROUND_UP	,	F_14
eu_per_ss	,	V_41
dev_priv	,	V_2
FUSE_STRAP	,	V_66
pch_type	,	V_71
"has slice power gating: %s\n"	,	L_13
gen9_sseu_info_init	,	F_11
"n"	,	L_15
subslice_mask	,	V_17
s_max	,	V_28
GEN8_FUSE2	,	V_36
num_sprites	,	V_58
DRM_DEBUG_DRIVER	,	F_2
CHV_FUSE_GT	,	V_14
i915	,	V_62
fuse2	,	V_33
sseu	,	V_11
mkwrite_device_info	,	F_6
IS_SS_DISABLED	,	F_18
HAS_PCH_SPLIT	,	F_29
SFUSE_STRAP_FUSE_LOCK	,	V_73
IS_BXT_REVID	,	F_34
has_llc	,	V_84
PRINT_FLAG	,	F_3
IS_KABYLAKE	,	F_16
eu_total	,	V_20
eu_disable	,	V_34
n_disabled	,	V_56
invalid	,	V_78
IS_BROXTON	,	F_17
device	,	V_8
sseu_subslice_total	,	F_10
DRM_INFO	,	F_26
has_snoop	,	V_83
IS_CHERRYVIEW	,	F_23
GEN8_EU_DIS2_S2_MASK	,	V_55
CHV_FGT_EU_DIS_SS0_R0_MASK	,	V_18
I915_READ	,	F_7
"has EU power gating: %s\n"	,	L_17
GEN8_F2_S_ENA_MASK	,	V_37
intel_device_info_dump	,	F_1
GEN8_EU_DIS0_S1_SHIFT	,	V_50
gen	,	V_5
fuse	,	V_12
GEN9_F2_SS_DIS_SHIFT	,	V_40
BXT_REVID_C0	,	V_44
DEV_INFO_FOR_EACH_FLAG	,	F_4
has_subslice_pg	,	V_26
cherryview_sseu_info_init	,	F_5
GEN9_EU_DISABLE	,	F_12
IS_GEN8	,	F_28
IS_GEN7	,	F_27
"Display disabled (module parameter)\n"	,	L_2
IS_GEN9	,	F_30
PIPE_B	,	V_60
num_pipes	,	V_64
PIPE_A	,	V_59
SKL_DFSM_PIPE_A_DISABLE	,	V_80
INTEL_INFO	,	F_33
PIPE_C	,	V_61
ss	,	V_32
u8	,	T_3
"slice total: %u\n"	,	L_7
IS_VALLEYVIEW	,	F_22
"EU per subslice: %u\n"	,	L_12
hweight32	,	F_9
drm_i915_private	,	V_1
"y"	,	L_14
has_eu_pg	,	V_27
slice_mask	,	V_15
intel_device_info	,	V_3
s	,	V_31
dfsm	,	V_75
intel_device_info_runtime_init	,	F_21
disabled_mask	,	V_77
"i915 device info: gen=%i, pciid=0x%04x rev=0x%02x"	,	L_1
num_bits	,	V_79
has_slice_pg	,	V_25
GEN8_F2_SS_DIS_MASK	,	V_46
eu_dis	,	V_13
hweight8	,	F_13
sseu_dev_info	,	V_10
BXT_REVID_A1	,	V_85
pdev	,	V_7
GEN8_EU_DIS0_S0_MASK	,	V_49
u32	,	T_2
broadwell_sseu_info_init	,	F_20
PCH_CPT	,	V_72
GEN8_EU_DISABLE1	,	V_51
GEN8_EU_DISABLE0	,	V_48
pipe	,	V_57
"slice mask: %04x\n"	,	L_6
GEN8_EU_DISABLE2	,	V_54
ILK_INTERNAL_DISPLAY_DISABLE	,	V_69
drm	,	V_6
"has subslice power gating: %s\n"	,	L_16
info	,	V_4
GEN8_EU_DIS1_S2_SHIFT	,	V_53
sfuse_strap	,	V_67
IS_SKYLAKE	,	F_15
eu_max	,	V_30
for_each_pipe	,	F_24
CHV_FGT_EU_DIS_SS0_R1_MASK	,	V_19
"invalid pipe fuse configuration: 0x%x\n"	,	L_5
"EU total: %u\n"	,	L_11
"subslice total: %u\n"	,	L_8
revision	,	V_9
DRM_ERROR	,	F_31
min_eu_in_pool	,	V_45
name	,	T_1
GEN8_F2_S_ENA_SHIFT	,	V_38
has_pooled_eu	,	V_43
SKL_DFSM	,	V_76
CHV_FGT_EU_DIS_SS1_R0_MASK	,	V_22
"PipeC fused off\n"	,	L_4
ss_max	,	V_29
INTEL_REVID	,	F_19
SKL_DFSM_PIPE_C_DISABLE	,	V_82
GEN9_F2_SS_DIS_MASK	,	V_39
SFUSE_STRAP_DISPLAY_DISABLED	,	V_70
CHV_FGT_DISABLE_SS0	,	V_16
"Display fused off, disabling\n"	,	L_3
"subslice per slice: %u\n"	,	L_10
eu_per_subslice	,	V_24
INTEL_GEN	,	F_25
IS_BROADWELL	,	F_32
BIT	,	F_8
SFUSE_STRAP	,	V_68
IVB_PIPE_C_DISABLE	,	V_74
CHV_FGT_DISABLE_SS1	,	V_21
CHV_FGT_EU_DIS_SS1_R1_MASK	,	V_23
fuse_strap	,	V_65
eu_mask	,	V_35
GEN8_EU_DIS1_S1_MASK	,	V_52
subslice_7eu	,	V_42
GEN8_F2_SS_DIS_SHIFT	,	V_47
disable_display	,	V_63
