INFO: [VRFC 10-163] Analyzing VHDL file "C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sources_1/new/jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jk_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
