

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_VITIS_LOOP_63_6'
================================================================
* Date:           Thu Feb  1 06:40:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_6  |       11|       11|        10|          2|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    203|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     63|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    100|    -|
|Register         |        -|    -|     193|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     193|    366|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_7ns_10ns_16_1_1_U18  |mul_7ns_10ns_16_1_1  |        0|   0|  0|  63|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0|  63|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln63_fu_184_p2         |         +|   0|  0|  10|           2|           1|
    |empty_24_fu_197_p2         |         +|   0|  0|  64|          64|          64|
    |empty_fu_168_p2            |         +|   0|  0|  14|           7|           7|
    |tmp2_fu_192_p2             |         +|   0|  0|  64|          64|          64|
    |ap_block_pp0_stage1_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln63_fu_158_p2        |      icmp|   0|  0|  11|           2|           3|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln66_1_fu_235_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln66_fu_230_p3      |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 203|         145|         176|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |i_fu_76                  |   9|          2|    2|          4|
    |m_axi_mem_WDATA          |  14|          3|   16|         48|
    |mem_blk_n_AW             |   9|          2|    1|          2|
    |mem_blk_n_B              |   9|          2|    1|          2|
    |mem_blk_n_W              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 100|         22|   27|         71|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_23_reg_287                  |  16|   0|   16|          0|
    |i_1_reg_277                       |   2|   0|    2|          0|
    |i_fu_76                           |   2|   0|    2|          0|
    |icmp_ln63_reg_283                 |   1|   0|    1|          0|
    |mem_addr_reg_292                  |  64|   0|   64|          0|
    |select_ln66_1_reg_310             |  16|   0|   16|          0|
    |select_ln66_reg_305               |  16|   0|   16|          0|
    |sext_ln63_cast_reg_272            |  64|   0|   64|          0|
    |trunc_ln66_reg_299                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 193|   0|  193|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_63_6|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_63_6|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_63_6|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_63_6|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_63_6|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_63_6|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_WDATA     |  out|   16|       m_axi|                                   mem|       pointer|
|m_axi_mem_WSTRB     |  out|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RDATA     |   in|   16|       m_axi|                                   mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|   10|       m_axi|                                   mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                                   mem|       pointer|
|shl_ln              |   in|    7|     ap_none|                                shl_ln|        scalar|
|MatC_DRAM           |   in|   64|     ap_none|                             MatC_DRAM|        scalar|
|sext_ln63           |   in|   16|     ap_none|                             sext_ln63|        scalar|
|MatC_BRAM_1_0_2     |   in|   16|     ap_none|                       MatC_BRAM_1_0_2|        scalar|
|MatC_BRAM_0_0_2     |   in|   16|     ap_none|                       MatC_BRAM_0_0_2|        scalar|
|MatC_BRAM_1_1_2     |   in|   16|     ap_none|                       MatC_BRAM_1_1_2|        scalar|
|MatC_BRAM_0_1_2     |   in|   16|     ap_none|                       MatC_BRAM_0_1_2|        scalar|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

