// Seed: 4280287234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_17;
  wire id_18;
  always begin : LABEL_0
  end
  wire id_19;
  wor  id_20 = -1 - id_6;
endmodule
macromodule module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input tri id_8,
    output supply0 id_9,
    output tri0 id_10,
    input wor id_11,
    input wor id_12,
    output supply0 id_13,
    output wand id_14,
    input wand id_15,
    output tri0 id_16,
    input supply0 id_17,
    input tri id_18,
    input wor id_19,
    input uwire id_20,
    output wor id_21,
    output uwire id_22,
    output uwire id_23,
    input tri id_24,
    input supply1 id_25,
    input tri id_26,
    input tri1 id_27,
    output tri id_28,
    input wire id_29,
    input tri1 id_30,
    output uwire id_31,
    output tri0 id_32,
    output tri1 id_33,
    input tri0 id_34
);
  wire id_36;
  module_0 modCall_1 (
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36
  );
  always id_22 = -1'b0;
endmodule
