Time resolution is 1 ps
$stop called at time : 97 ns : File "C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sim_1/new/FIFO_full_test.v" Line 88
