I 000044 55 2177          1242900313510 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242900313511 2009.05.21 12:05:13)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 1d4f1b1a484a4a0b1b1f0c474f)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 1 22 (_assignment (_simple)(_target(7))(_sensitivity(6(9))))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
			(line__26(_architecture 2 1 26 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
			(generate_output(_architecture 3 1 28 (_process (_simple)(_target(6)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 33686018 514 )
	)
	(_model . rtl 4 -1
	)
)
I 000056 55 1931          1242900313589 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242900313590 2009.05.21 12:05:13)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 6b396d6b383c3c7e3f3d7f3138)
	(_entity
		(_time 1242900313587)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000036 55 407 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 45 (dac_tb))
	(_version v147)
	(_time 1242900313593 2009.05.21 12:05:13)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 6b386d6b3c3d3c7c6f6a79313f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2177          1242900322832 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242900322833 2009.05.21 12:05:22)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 8ede8c80dad9d998888c9fd4dc)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 1 22 (_assignment (_simple)(_target(7))(_sensitivity(6(9))))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
			(line__26(_architecture 2 1 26 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
			(generate_output(_architecture 3 1 28 (_process (_simple)(_target(6)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 33686018 514 )
	)
	(_model . rtl 4 -1
	)
)
I 000056 55 1931          1242900322862 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242900322863 2009.05.21 12:05:22)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9dcd9f92c8caca88c9cb89c7ce)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000036 55 407 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 45 (dac_tb))
	(_version v147)
	(_time 1242900322866 2009.05.21 12:05:22)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9dcc9f92cccbca8a999c8fc7c9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2177          1242900360473 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242900360474 2009.05.21 12:06:00)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 9997949691cece8f9f9b88c3cb)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 1 22 (_assignment (_simple)(_target(7))(_sensitivity(6(9))))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
			(line__26(_architecture 2 1 26 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
			(generate_output(_architecture 3 1 28 (_process (_simple)(_target(6)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 33686018 514 )
	)
	(_model . rtl 4 -1
	)
)
I 000044 55 2146          1242900360505 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242900360506 2009.05.21 12:06:00)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code b8b7b2ecb1eeebafbeb7fee2bf)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000056 55 1931          1242900360526 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242900360527 2009.05.21 12:06:00)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c8c6c59dc19f9fdd9c9edc929b)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000036 55 407 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 45 (dac_tb))
	(_version v147)
	(_time 1242900360530 2009.05.21 12:06:00)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c8c7c59dc59e9fdfccc9da929c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2146          1242900366342 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242900366343 2009.05.21 12:06:06)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 83d5808d81d5d094858cc5d984)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 2177          1242900370918 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242900370919 2009.05.21 12:06:10)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 5d095b5e080a0a4b5b5f4c070f)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 1 22 (_assignment (_simple)(_target(7))(_sensitivity(6(9))))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
			(line__26(_architecture 2 1 26 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
			(generate_output(_architecture 3 1 28 (_process (_simple)(_target(6)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 33686018 514 )
	)
	(_model . rtl 4 -1
	)
)
I 000056 55 2993          1242900585755 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242900585756 2009.05.21 12:09:45)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9aca9795cacdcd8fcfcc8ec0c9)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2993          1242900598411 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242900598412 2009.05.21 12:09:58)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 15114312114242004043014f46)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 61 (dac_tb))
	(_version v147)
	(_time 1242900598415 2009.05.21 12:09:58)
	(_source (\./src/TestBench/dac_TB.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 15104312154342021114074f41)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
I 000056 55 3322          1242900751937 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242900751938 2009.05.21 12:12:31)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d5dbd387d18282c087d1c18f86)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 2 0 62 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 70 (dac_tb))
	(_version v147)
	(_time 1242900751941 2009.05.21 12:12:31)
	(_source (\./src/TestBench/dac_TB.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d5dad387d58382c2d1d4c78f81)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2177          1242900842633 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242900842634 2009.05.21 12:14:02)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 20732124217777362622317a72)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 1 22 (_assignment (_simple)(_target(7))(_sensitivity(6(9))))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
			(line__26(_architecture 2 1 26 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
			(generate_output(_architecture 3 1 28 (_process (_simple)(_target(6)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 33686018 514 )
	)
	(_model . rtl 4 -1
	)
)
I 000044 55 2146          1242900842835 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242900842836 2009.05.21 12:14:02)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code ebb9edb8b8bdb8fcede4adb1ec)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000056 55 3322          1242900843071 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242900843072 2009.05.21 12:14:03)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d586d787d18282c087d1c18f86)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 2 0 62 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 70 (dac_tb))
	(_version v147)
	(_time 1242900843075 2009.05.21 12:14:03)
	(_source (\./src/TestBench/dac_TB.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d587d787d58382c2d1d4c78f81)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2187          1242901644505 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242901644506 2009.05.21 12:27:24)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code a4a0a1f3a1f3f3b2a2a6b5fef6)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 1 22 (_assignment (_simple)(_target(7))(_sensitivity(6(9))))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
			(line__26(_architecture 2 1 26 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
			(generate_output(_architecture 3 1 28 (_process (_simple)(_target(6)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686275 33686018 514 )
	)
	(_model . rtl 4 -1
	)
)
I 000044 55 2146          1242901644539 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242901644540 2009.05.21 12:27:24)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code c3c6c196c19590d4c5cc8599c4)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000056 55 3322          1242901644561 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242901644562 2009.05.21 12:27:24)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d2d6d780d18585c780d6c68881)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 2 0 62 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 70 (dac_tb))
	(_version v147)
	(_time 1242901644565 2009.05.21 12:27:24)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d2d7d780d58485c5d6d3c08886)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2280          1242901787680 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242901787681 2009.05.21 12:29:47)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code edeee9beb8babafbebecfcb7bf)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 1 22 (_assignment (_simple)(_target(7))(_sensitivity(6(9))))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
			(line__26(_architecture 2 1 26 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
			(generate_output(_architecture 3 1 28 (_process (_simple)(_target(4)(5)(6)(7)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686275 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . rtl 4 -1
	)
)
I 000044 55 2146          1242901787737 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242901787738 2009.05.21 12:29:47)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 1c1e1e1b4e4a4f0b1a135a461b)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000056 55 3322          1242901787759 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242901787760 2009.05.21 12:29:47)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3b383e3e686c6c2e693f2f6168)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 2 0 62 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 70 (dac_tb))
	(_version v147)
	(_time 1242901787763 2009.05.21 12:29:47)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3b393e3e6c6d6c2c3f3a29616f)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2280          1242901817734 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242901817735 2009.05.21 12:30:17)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 5b0e5958080c0c4d5d5a4a0109)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 1 22 (_assignment (_simple)(_target(7))(_sensitivity(6(9))))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
			(line__26(_architecture 2 1 26 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
			(generate_output(_architecture 3 1 28 (_process (_simple)(_target(4)(5)(6)(7)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686275 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . rtl 4 -1
	)
)
I 000044 55 2146          1242901817758 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242901817759 2009.05.21 12:30:17)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 6a3e6f6a3a3c397d6c652c306d)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000056 55 3322          1242901817778 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242901817779 2009.05.21 12:30:17)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7a2f787b2a2d2d6f287e6e2029)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 2 0 62 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 70 (dac_tb))
	(_version v147)
	(_time 1242901817782 2009.05.21 12:30:17)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7a2e787b2e2c2d6d7e7b68202e)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2113          1242901957450 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242901957451 2009.05.21 12:32:37)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 1d4e111a484a4a0b1b4f0c474f)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(process_signals(_architecture 0 1 23 (_process (_simple)(_target(4)(5)(7))(_sensitivity(4)(6)(7)(0)(2)))))
			(generate_output(_architecture 1 1 34 (_process (_simple)(_target(4)(5)(6)(7)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686275 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . rtl 2 -1
	)
)
I 000044 55 2146          1242901957478 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242901957479 2009.05.21 12:32:37)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 3c6e37396e6a6f2b3a337a663b)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000056 55 3322          1242901957500 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242901957501 2009.05.21 12:32:37)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4c1f404e1e1b1b591e4858161f)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 2 0 62 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 70 (dac_tb))
	(_version v147)
	(_time 1242901957504 2009.05.21 12:32:37)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4c1e404e1a1a1b5b484d5e1618)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2146          1242902130271 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242902130272 2009.05.21 12:35:30)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 3f306e3a68696c283930796538)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000056 55 3322          1242902130293 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242902130294 2009.05.21 12:35:30)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4e40184c1a19195b1c4a5a141d)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 2 0 62 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 70 (dac_tb))
	(_version v147)
	(_time 1242902130300 2009.05.21 12:35:30)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5e51085d0e0809495a5f4c040a)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2057          1242902155177 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242902155178 2009.05.21 12:35:55)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 90c3c79f91c7c78696c281cac2)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(process_signals(_architecture 0 1 23 (_process (_simple)(_target(4)(5)(7))(_sensitivity(4)(6)(7)(0)(2)))))
			(generate_output(_architecture 1 1 34 (_process (_simple)(_target(4)(5)(6)(7)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686275 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . rtl 2 -1
	)
)
I 000044 55 2146          1242902155213 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242902155214 2009.05.21 12:35:55)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code affdfff8f8f9fcb8a9a0e9f5a8)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000056 55 3322          1242902155242 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242902155243 2009.05.21 12:35:55)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code ce9d999b9a9999db9ccada949d)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 2 0 62 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 70 (dac_tb))
	(_version v147)
	(_time 1242902155246 2009.05.21 12:35:55)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code ce9c999b9e9899d9cacfdc949a)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 2187          1242902346512 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242902346513 2009.05.21 12:39:06)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code f7a5f4a7f1a0a0e1f1f4e6ada5)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(7))(_sensitivity(6(9))))))
			(line__26(_architecture 1 1 26 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
			(line__27(_architecture 2 1 27 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
			(generate_output(_architecture 3 1 29 (_process (_simple)(_target(6)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686018 33686018 514 )
	)
	(_model . rtl 4 -1
	)
)
I 000044 55 2146          1242902346547 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242902346548 2009.05.21 12:39:06)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 16451d11114045011019504c11)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000056 55 3322          1242902346569 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242902346570 2009.05.21 12:39:06)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 36643a33316161236432226c65)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 2 0 62 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 70 (dac_tb))
	(_version v147)
	(_time 1242902346573 2009.05.21 12:39:06)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 36653a33356061213237246c62)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
V 000044 55 2096          1242902497969 rtl
(_unit VHDL (dac 0 7 (rtl 1 16 ))
	(_version v147)
	(_time 1242902497970 2009.05.21 12:41:37)
	(_source (\./src/dac.vhd\(\./../vhdl/dac.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 9d999e92c8caca8b9bce8cc7cf)
	(_entity
		(_time 1242898303055)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal delta_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal sigma_adder ~STD_LOGIC_VECTOR{9~downto~0}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal sigma_latch ~STD_LOGIC_VECTOR{9~downto~0}~13 1 19 (_architecture (_uni ))))
		(_signal (_internal delta_b ~STD_LOGIC_VECTOR{9~downto~0}~13 1 20 (_architecture (_uni ))))
		(_process
			(signals(_architecture 0 1 23 (_process (_simple)(_target(4)(5)(7))(_sensitivity(4)(6)(7)(0)(2)))))
			(generate_output(_architecture 1 1 38 (_process (_simple)(_target(6)(3))(_sensitivity(0)(1))(_read(5)(6(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(514 )
		(33686018 33686018 514 )
	)
	(_model . rtl 2 -1
	)
)
V 000044 55 2170          1242902497995 rtl
(_unit VHDL (sawtooth 0 6 (rtl 0 15 ))
	(_version v147)
	(_time 1242902497996 2009.05.21 12:41:37)
	(_source (\./../vhdl/sawtooth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code bcb9b8e8eeeaefabbaebfae6bb)
	(_entity
		(_time 1242900322851)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output_divider ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
V 000056 55 3322          1242902498018 TB_ARCHITECTURE
(_unit VHDL (dac_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242902498019 2009.05.21 12:41:38)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dbdfd889888c8cce89dfcf8188)
	(_entity
		(_time 1242900313586)
	)
	(_component
		(dac
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(sawtooth
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal div ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_dac 0 42 (_component dac )
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
		(_use (_entity . dac)
		)
	)
	(_instantiation my_sawtooth 0 49 (_component sawtooth )
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
		(_use (_entity . sawtooth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 2 0 62 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000036 55 410 0 testbench_for_dac
(_configuration VHDL (testbench_for_dac 0 70 (dac_tb))
	(_version v147)
	(_time 1242902498022 2009.05.21 12:41:38)
	(_source (\./src/testbench/dac_tb.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dbded8898c8d8cccdfdac9818f)
	(_architecture TB_ARCHITECTURE
		(_instantiation my_dac
			(_entity . dac rtl
			)
		)
	)
)
I 000044 55 1876          1242903671990 RTL
(_unit VHDL (beep 0 6 (rtl 0 13 ))
	(_version v147)
	(_time 1242903671991 2009.05.21 13:01:11)
	(_source (\./../vhdl/beep.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code ebece8b8bcbcbafce9eef9b1bf)
	(_entity
		(_time 1242903671988)
	)
	(_instantiation my_dac 0 20 (_entity . dac)
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
	)
	(_instantiation my_sawtooth 0 27 (_entity . sawtooth)
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . RTL 1 -1
	)
)
V 000044 55 1876          1242903728968 RTL
(_unit VHDL (beep 0 6 (rtl 0 13 ))
	(_version v147)
	(_time 1242903728969 2009.05.21 13:02:08)
	(_source (\./../vhdl/beep.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 86d6848885d1d791848394dcd2)
	(_entity
		(_time 1242903671987)
	)
	(_instantiation my_dac 0 20 (_entity . dac)
		(_port
			((reset)(reset))
			((clk)(clk))
			((data)(data))
			((analog_out)(analog_out))
		)
	)
	(_instantiation my_sawtooth 0 27 (_entity . sawtooth)
		(_port
			((reset)(reset))
			((clk)(clk))
			((div)(divisor))
			((output)(data))
		)
	)
	(_object
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divisor ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 33686018 33686018 )
	)
	(_model . RTL 1 -1
	)
)
V 000056 55 1580          1242903729164 TB_ARCHITECTURE
(_unit VHDL (beep_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1242903729165 2009.05.21 13:02:09)
	(_source (\./src/TestBench/beep_TB.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 42124140451513554011041917)
	(_entity
		(_time 1242903729162)
	)
	(_component
		(beep
			(_object
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component beep )
		(_port
			((reset)(reset))
			((clk)(clk))
			((analog_out)(analog_out))
		)
		(_use (_entity . beep)
		)
	)
	(_object
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal analog_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(gen_clk(_architecture 1 0 42 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000037 55 411 0 testbench_for_beep
(_configuration VHDL (testbench_for_beep 0 50 (beep_tb))
	(_version v147)
	(_time 1242903729168 2009.05.21 13:02:09)
	(_source (\./src/TestBench/beep_TB.vhd\))
	(_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 42134740451415554643501816)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . beep rtl
			)
		)
	)
)
