ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_rcc_ex.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_RCCEx_PeriphCLKConfig
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_RCCEx_PeriphCLKConfig:
  26              	.LFB333:
  27              		.file 1 "Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c"
   1:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @file    stm32h7xx_hal_rcc_ex.c
   4:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  10:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  11:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @attention
  12:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  13:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * Copyright (c) 2017 STMicroelectronics.
  14:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * All rights reserved.
  15:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  16:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  17:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * the root directory of this software component.
  18:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  19:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  20:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  21:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  22:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  23:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #include "stm32h7xx_hal.h"
  24:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  25:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @addtogroup STM32H7xx_HAL_Driver
  26:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  27:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  28:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  29:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx  RCCEx
  30:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief RCC HAL module driver
  31:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 2


  32:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  33:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  34:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  35:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  36:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  37:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  38:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_defines RCCEx Private Defines
  39:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  40:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  41:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL2_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  42:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL3_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  43:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  44:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  45:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  46:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  47:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  48:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  49:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  50:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  51:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  53:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  54:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  55:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  56:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  57:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  58:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  59:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  61:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider);
  62:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider);
  63:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  64:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  65:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  66:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  67:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  68:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  69:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  70:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  71:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
  72:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
  73:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  74:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  75:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  76:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  77:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  78:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     frequencies.
  79:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  80:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  81:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  82:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  83:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  84:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  85:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
  86:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  87:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  88:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 3


  89:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  90:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  91:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
  92:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals
  93:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clocks (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWP
  94:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16 (USART16910*), RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, 
  95:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A*, SAI4B*, SPI6, RTC).
  96:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  97:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the RTC clock source; in this case the Backup domain will be reset in
  98:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
  99:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the backup registers) are set to their reset values.
 100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * (*) : Available on some STM32H7 lines only.
 102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
 104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
 105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
  28              		.loc 1 106 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 86B0     		sub	sp, sp, #24
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
 107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tmpreg;
 108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
 109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  44              		.loc 1 109 21
  45 0008 0023     		movs	r3, #0
  46 000a FB75     		strb	r3, [r7, #23]
 110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  47              		.loc 1 110 21
  48 000c 0023     		movs	r3, #0
  49 000e BB75     		strb	r3, [r7, #22]
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPDIFRX configuration -------------------------------*/
 113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  50              		.loc 1 114 21
  51 0010 7B68     		ldr	r3, [r7, #4]
  52 0012 1B68     		ldr	r3, [r3]
  53              		.loc 1 114 45
  54 0014 03F00063 		and	r3, r3, #134217728
  55              		.loc 1 114 5
  56 0018 002B     		cmp	r3, #0
  57 001a 3FD0     		beq	.L2
 115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 4


 116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->SpdifrxClockSelection)
  58              		.loc 1 117 25
  59 001c 7B68     		ldr	r3, [r7, #4]
  60 001e 5B6E     		ldr	r3, [r3, #100]
  61              		.loc 1 117 5
  62 0020 B3F5401F 		cmp	r3, #3145728
  63 0024 2AD0     		beq	.L214
  64 0026 B3F5401F 		cmp	r3, #3145728
  65 002a 24D8     		bhi	.L4
  66 002c B3F5001F 		cmp	r3, #2097152
  67 0030 18D0     		beq	.L5
  68 0032 B3F5001F 		cmp	r3, #2097152
  69 0036 1ED8     		bhi	.L4
  70 0038 002B     		cmp	r3, #0
  71 003a 03D0     		beq	.L6
  72 003c B3F5801F 		cmp	r3, #1048576
  73 0040 07D0     		beq	.L7
  74 0042 18E0     		b	.L4
  75              	.L6:
 118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
 120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable PLL1Q Clock output generated form System PLL . */
 121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
  76              		.loc 1 121 7
  77 0044 A34B     		ldr	r3, .L256
  78 0046 DB6A     		ldr	r3, [r3, #44]
  79 0048 A24A     		ldr	r2, .L256
  80 004a 43F40033 		orr	r3, r3, #131072
  81 004e D362     		str	r3, [r2, #44]
 122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
  82              		.loc 1 124 7
  83 0050 15E0     		b	.L8
  84              	.L7:
 125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/
 127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
  85              		.loc 1 128 13
  86 0052 7B68     		ldr	r3, [r7, #4]
  87 0054 0433     		adds	r3, r3, #4
  88 0056 0221     		movs	r1, #2
  89 0058 1846     		mov	r0, r3
  90 005a FFF7FEFF 		bl	RCCEx_PLL2_Config
  91 005e 0346     		mov	r3, r0
  92 0060 FB75     		strb	r3, [r7, #23]
 129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
  93              		.loc 1 131 7
  94 0062 0CE0     		b	.L8
  95              	.L5:
 132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
 134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 5


  96              		.loc 1 134 13
  97 0064 7B68     		ldr	r3, [r7, #4]
  98 0066 2433     		adds	r3, r3, #36
  99 0068 0221     		movs	r1, #2
 100 006a 1846     		mov	r0, r3
 101 006c FFF7FEFF 		bl	RCCEx_PLL3_Config
 102 0070 0346     		mov	r3, r0
 103 0072 FB75     		strb	r3, [r7, #23]
 135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 104              		.loc 1 137 7
 105 0074 03E0     		b	.L8
 106              	.L4:
 138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_HSI:
 140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal OSC clock is used as source of SPDIFRX clock*/
 141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 107              		.loc 1 145 11
 108 0076 0123     		movs	r3, #1
 109 0078 FB75     		strb	r3, [r7, #23]
 146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 110              		.loc 1 146 7
 111 007a 00E0     		b	.L8
 112              	.L214:
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 113              		.loc 1 142 7
 114 007c 00BF     		nop
 115              	.L8:
 147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 116              		.loc 1 149 7
 117 007e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 118 0080 002B     		cmp	r3, #0
 119 0082 09D1     		bne	.L9
 150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPDIFRX clock*/
 152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 120              		.loc 1 152 7
 121 0084 934B     		ldr	r3, .L256
 122 0086 1B6D     		ldr	r3, [r3, #80]
 123 0088 23F44012 		bic	r2, r3, #3145728
 124 008c 7B68     		ldr	r3, [r7, #4]
 125 008e 5B6E     		ldr	r3, [r3, #100]
 126 0090 9049     		ldr	r1, .L256
 127 0092 1343     		orrs	r3, r3, r2
 128 0094 0B65     		str	r3, [r1, #80]
 129 0096 01E0     		b	.L2
 130              	.L9:
 153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 6


 156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 131              		.loc 1 157 14
 132 0098 FB7D     		ldrb	r3, [r7, #23]
 133 009a BB75     		strb	r3, [r7, #22]
 134              	.L2:
 158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI1 configuration -------------------------------*/
 162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 135              		.loc 1 162 21
 136 009c 7B68     		ldr	r3, [r7, #4]
 137 009e 1B68     		ldr	r3, [r3]
 138              		.loc 1 162 45
 139 00a0 03F48073 		and	r3, r3, #256
 140              		.loc 1 162 5
 141 00a4 002B     		cmp	r3, #0
 142 00a6 3DD0     		beq	.L10
 163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
 143              		.loc 1 164 25
 144 00a8 7B68     		ldr	r3, [r7, #4]
 145 00aa 5B6D     		ldr	r3, [r3, #84]
 146              		.loc 1 164 5
 147 00ac 042B     		cmp	r3, #4
 148 00ae 26D8     		bhi	.L11
 149 00b0 01A2     		adr	r2, .L13
 150 00b2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 151 00b6 00BF     		.p2align 2
 152              	.L13:
 153 00b8 CD000000 		.word	.L17+1
 154 00bc DB000000 		.word	.L16+1
 155 00c0 ED000000 		.word	.L15+1
 156 00c4 05010000 		.word	.L215+1
 157 00c8 05010000 		.word	.L215+1
 158              		.p2align 1
 159              	.L17:
 165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 160              		.loc 1 168 7
 161 00cc 814B     		ldr	r3, .L256
 162 00ce DB6A     		ldr	r3, [r3, #44]
 163 00d0 804A     		ldr	r2, .L256
 164 00d2 43F40033 		orr	r3, r3, #131072
 165 00d6 D362     		str	r3, [r2, #44]
 169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 166              		.loc 1 171 7
 167 00d8 15E0     		b	.L18
 168              	.L16:
 172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/
 174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 7


 175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 169              		.loc 1 175 13
 170 00da 7B68     		ldr	r3, [r7, #4]
 171 00dc 0433     		adds	r3, r3, #4
 172 00de 0021     		movs	r1, #0
 173 00e0 1846     		mov	r0, r3
 174 00e2 FFF7FEFF 		bl	RCCEx_PLL2_Config
 175 00e6 0346     		mov	r3, r0
 176 00e8 FB75     		strb	r3, [r7, #23]
 176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 177              		.loc 1 178 7
 178 00ea 0CE0     		b	.L18
 179              	.L15:
 179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
 181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 180              		.loc 1 181 13
 181 00ec 7B68     		ldr	r3, [r7, #4]
 182 00ee 2433     		adds	r3, r3, #36
 183 00f0 0021     		movs	r1, #0
 184 00f2 1846     		mov	r0, r3
 185 00f4 FFF7FEFF 		bl	RCCEx_PLL3_Config
 186 00f8 0346     		mov	r3, r0
 187 00fa FB75     		strb	r3, [r7, #23]
 182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 188              		.loc 1 184 7
 189 00fc 03E0     		b	.L18
 190              	.L11:
 185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:
 187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI1 clock*/
 188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_CLKP:
 192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
 193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 191              		.loc 1 197 11
 192 00fe 0123     		movs	r3, #1
 193 0100 FB75     		strb	r3, [r7, #23]
 198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 194              		.loc 1 198 7
 195 0102 00E0     		b	.L18
 196              	.L215:
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 197              		.loc 1 189 7
 198 0104 00BF     		nop
 199              	.L18:
 199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 8


 200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 200              		.loc 1 201 7
 201 0106 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 202 0108 002B     		cmp	r3, #0
 203 010a 09D1     		bne	.L19
 202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 204              		.loc 1 204 7
 205 010c 714B     		ldr	r3, .L256
 206 010e 1B6D     		ldr	r3, [r3, #80]
 207 0110 23F00702 		bic	r2, r3, #7
 208 0114 7B68     		ldr	r3, [r7, #4]
 209 0116 5B6D     		ldr	r3, [r3, #84]
 210 0118 6E49     		ldr	r1, .L256
 211 011a 1343     		orrs	r3, r3, r2
 212 011c 0B65     		str	r3, [r1, #80]
 213 011e 01E0     		b	.L10
 214              	.L19:
 205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 215              		.loc 1 209 14
 216 0120 FB7D     		ldrb	r3, [r7, #23]
 217 0122 BB75     		strb	r3, [r7, #22]
 218              	.L10:
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
 214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2/3 configuration -------------------------------*/
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 219              		.loc 1 215 21
 220 0124 7B68     		ldr	r3, [r7, #4]
 221 0126 1B68     		ldr	r3, [r3]
 222              		.loc 1 215 45
 223 0128 03F40073 		and	r3, r3, #512
 224              		.loc 1 215 5
 225 012c 002B     		cmp	r3, #0
 226 012e 42D0     		beq	.L20
 216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai23ClockSelection)
 227              		.loc 1 217 25
 228 0130 7B68     		ldr	r3, [r7, #4]
 229 0132 9B6D     		ldr	r3, [r3, #88]
 230              		.loc 1 217 5
 231 0134 B3F5807F 		cmp	r3, #256
 232 0138 2BD0     		beq	.L216
 233 013a B3F5807F 		cmp	r3, #256
 234 013e 25D8     		bhi	.L22
 235 0140 C02B     		cmp	r3, #192
 236 0142 28D0     		beq	.L217
 237 0144 C02B     		cmp	r3, #192
 238 0146 21D8     		bhi	.L22
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 9


 239 0148 802B     		cmp	r3, #128
 240 014a 16D0     		beq	.L24
 241 014c 802B     		cmp	r3, #128
 242 014e 1DD8     		bhi	.L22
 243 0150 002B     		cmp	r3, #0
 244 0152 02D0     		beq	.L25
 245 0154 402B     		cmp	r3, #64
 246 0156 07D0     		beq	.L26
 247 0158 18E0     		b	.L22
 248              	.L25:
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
 220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 249              		.loc 1 221 7
 250 015a 5E4B     		ldr	r3, .L256
 251 015c DB6A     		ldr	r3, [r3, #44]
 252 015e 5D4A     		ldr	r2, .L256
 253 0160 43F40033 		orr	r3, r3, #131072
 254 0164 D362     		str	r3, [r2, #44]
 222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 255              		.loc 1 224 7
 256 0166 17E0     		b	.L27
 257              	.L26:
 225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 258              		.loc 1 228 13
 259 0168 7B68     		ldr	r3, [r7, #4]
 260 016a 0433     		adds	r3, r3, #4
 261 016c 0021     		movs	r1, #0
 262 016e 1846     		mov	r0, r3
 263 0170 FFF7FEFF 		bl	RCCEx_PLL2_Config
 264 0174 0346     		mov	r3, r0
 265 0176 FB75     		strb	r3, [r7, #23]
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 266              		.loc 1 231 7
 267 0178 0EE0     		b	.L27
 268              	.L24:
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
 234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 269              		.loc 1 234 13
 270 017a 7B68     		ldr	r3, [r7, #4]
 271 017c 2433     		adds	r3, r3, #36
 272 017e 0021     		movs	r1, #0
 273 0180 1846     		mov	r0, r3
 274 0182 FFF7FEFF 		bl	RCCEx_PLL3_Config
 275 0186 0346     		mov	r3, r0
 276 0188 FB75     		strb	r3, [r7, #23]
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 10


 237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 277              		.loc 1 237 7
 278 018a 05E0     		b	.L27
 279              	.L22:
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PIN:
 240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2/3 clock*/
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_CLKP:
 245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
 246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 280              		.loc 1 250 11
 281 018c 0123     		movs	r3, #1
 282 018e FB75     		strb	r3, [r7, #23]
 251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 283              		.loc 1 251 7
 284 0190 02E0     		b	.L27
 285              	.L216:
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 286              		.loc 1 247 7
 287 0192 00BF     		nop
 288 0194 00E0     		b	.L27
 289              	.L217:
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 290              		.loc 1 242 7
 291 0196 00BF     		nop
 292              	.L27:
 252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 293              		.loc 1 254 7
 294 0198 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 295 019a 002B     		cmp	r3, #0
 296 019c 09D1     		bne	.L28
 255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2/3 clock*/
 257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 297              		.loc 1 257 7
 298 019e 4D4B     		ldr	r3, .L256
 299 01a0 1B6D     		ldr	r3, [r3, #80]
 300 01a2 23F4E072 		bic	r2, r3, #448
 301 01a6 7B68     		ldr	r3, [r7, #4]
 302 01a8 9B6D     		ldr	r3, [r3, #88]
 303 01aa 4A49     		ldr	r1, .L256
 304 01ac 1343     		orrs	r3, r3, r2
 305 01ae 0B65     		str	r3, [r1, #80]
 306 01b0 01E0     		b	.L20
 307              	.L28:
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 11


 261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 308              		.loc 1 262 14
 309 01b2 FB7D     		ldrb	r3, [r7, #23]
 310 01b4 BB75     		strb	r3, [r7, #22]
 311              	.L20:
 263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
 267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL)
 269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2A configuration -------------------------------*/
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2AClockSelection)
 273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
 275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI2A Clock output generated form System PLL . */
 276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */
 282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PIN:
 295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2A clock*/
 296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_CLKP:
 300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2A clock */
 301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_SPDIF:
 305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI2A clock */
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 12


 314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2A clock*/
 317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2A*/
 326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL)
 328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2B configuration -------------------------------*/
 330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2BClockSelection)
 333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
 335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */
 342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
 349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PIN:
 355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2B clock*/
 356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_CLKP:
 360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2B clock */
 361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_SPDIF:
 365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI2B clock */
 366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 13


 371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2B clock*/
 377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2B*/
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
 388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4A configuration -------------------------------*/
 389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 312              		.loc 1 389 21
 313 01b6 7B68     		ldr	r3, [r7, #4]
 314 01b8 1B68     		ldr	r3, [r3]
 315              		.loc 1 389 45
 316 01ba 03F48063 		and	r3, r3, #1024
 317              		.loc 1 389 5
 318 01be 002B     		cmp	r3, #0
 319 01c0 49D0     		beq	.L29
 390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai4AClockSelection)
 320              		.loc 1 391 25
 321 01c2 7B68     		ldr	r3, [r7, #4]
 322 01c4 D3F8A430 		ldr	r3, [r3, #164]
 323              		.loc 1 391 5
 324 01c8 B3F5000F 		cmp	r3, #8388608
 325 01cc 30D0     		beq	.L218
 326 01ce B3F5000F 		cmp	r3, #8388608
 327 01d2 2AD8     		bhi	.L31
 328 01d4 B3F5C00F 		cmp	r3, #6291456
 329 01d8 2CD0     		beq	.L219
 330 01da B3F5C00F 		cmp	r3, #6291456
 331 01de 24D8     		bhi	.L31
 332 01e0 B3F5800F 		cmp	r3, #4194304
 333 01e4 18D0     		beq	.L33
 334 01e6 B3F5800F 		cmp	r3, #4194304
 335 01ea 1ED8     		bhi	.L31
 336 01ec 002B     		cmp	r3, #0
 337 01ee 03D0     		beq	.L34
 338 01f0 B3F5001F 		cmp	r3, #2097152
 339 01f4 07D0     		beq	.L35
 340 01f6 18E0     		b	.L31
 341              	.L34:
 392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 342              		.loc 1 395 7
 343 01f8 364B     		ldr	r3, .L256
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 14


 344 01fa DB6A     		ldr	r3, [r3, #44]
 345 01fc 354A     		ldr	r2, .L256
 346 01fe 43F40033 		orr	r3, r3, #131072
 347 0202 D362     		str	r3, [r2, #44]
 396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 348              		.loc 1 398 7
 349 0204 17E0     		b	.L36
 350              	.L35:
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 351              		.loc 1 402 13
 352 0206 7B68     		ldr	r3, [r7, #4]
 353 0208 0433     		adds	r3, r3, #4
 354 020a 0021     		movs	r1, #0
 355 020c 1846     		mov	r0, r3
 356 020e FFF7FEFF 		bl	RCCEx_PLL2_Config
 357 0212 0346     		mov	r3, r0
 358 0214 FB75     		strb	r3, [r7, #23]
 403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 359              		.loc 1 405 7
 360 0216 0EE0     		b	.L36
 361              	.L33:
 406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 362              		.loc 1 408 13
 363 0218 7B68     		ldr	r3, [r7, #4]
 364 021a 2433     		adds	r3, r3, #36
 365 021c 0021     		movs	r1, #0
 366 021e 1846     		mov	r0, r3
 367 0220 FFF7FEFF 		bl	RCCEx_PLL3_Config
 368 0224 0346     		mov	r3, r0
 369 0226 FB75     		strb	r3, [r7, #23]
 409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 370              		.loc 1 411 7
 371 0228 05E0     		b	.L36
 372              	.L31:
 412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PIN:
 414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2 clock*/
 415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_CLKP:
 419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  
 423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_VER_3_0)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 15


 424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_SPDIF:
 425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI4A clock */
 426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI4A clock source configuration done later after clock selection check */
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 373              		.loc 1 431 11
 374 022a 0123     		movs	r3, #1
 375 022c FB75     		strb	r3, [r7, #23]
 432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 376              		.loc 1 432 7
 377 022e 02E0     		b	.L36
 378              	.L218:
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  
 379              		.loc 1 421 7
 380 0230 00BF     		nop
 381 0232 00E0     		b	.L36
 382              	.L219:
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 383              		.loc 1 416 7
 384 0234 00BF     		nop
 385              	.L36:
 433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 386              		.loc 1 435 7
 387 0236 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 388 0238 002B     		cmp	r3, #0
 389 023a 0AD1     		bne	.L37
 436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI4A clock*/
 438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 390              		.loc 1 438 7
 391 023c 254B     		ldr	r3, .L256
 392 023e 9B6D     		ldr	r3, [r3, #88]
 393 0240 23F46002 		bic	r2, r3, #14680064
 394 0244 7B68     		ldr	r3, [r7, #4]
 395 0246 D3F8A430 		ldr	r3, [r3, #164]
 396 024a 2249     		ldr	r1, .L256
 397 024c 1343     		orrs	r3, r3, r2
 398 024e 8B65     		str	r3, [r1, #88]
 399 0250 01E0     		b	.L29
 400              	.L37:
 439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 401              		.loc 1 443 14
 402 0252 FB7D     		ldrb	r3, [r7, #23]
 403 0254 BB75     		strb	r3, [r7, #22]
 404              	.L29:
 444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4B configuration -------------------------------*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 16


 447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 405              		.loc 1 447 21
 406 0256 7B68     		ldr	r3, [r7, #4]
 407 0258 1B68     		ldr	r3, [r3]
 408              		.loc 1 447 45
 409 025a 03F40063 		and	r3, r3, #2048
 410              		.loc 1 447 5
 411 025e 002B     		cmp	r3, #0
 412 0260 4BD0     		beq	.L38
 448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai4BClockSelection)
 413              		.loc 1 449 25
 414 0262 7B68     		ldr	r3, [r7, #4]
 415 0264 D3F8A830 		ldr	r3, [r3, #168]
 416              		.loc 1 449 5
 417 0268 B3F1806F 		cmp	r3, #67108864
 418 026c 30D0     		beq	.L220
 419 026e B3F1806F 		cmp	r3, #67108864
 420 0272 2AD8     		bhi	.L40
 421 0274 B3F1407F 		cmp	r3, #50331648
 422 0278 2ED0     		beq	.L221
 423 027a B3F1407F 		cmp	r3, #50331648
 424 027e 24D8     		bhi	.L40
 425 0280 B3F1007F 		cmp	r3, #33554432
 426 0284 18D0     		beq	.L42
 427 0286 B3F1007F 		cmp	r3, #33554432
 428 028a 1ED8     		bhi	.L40
 429 028c 002B     		cmp	r3, #0
 430 028e 03D0     		beq	.L43
 431 0290 B3F1807F 		cmp	r3, #16777216
 432 0294 07D0     		beq	.L44
 433 0296 18E0     		b	.L40
 434              	.L43:
 450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 435              		.loc 1 453 7
 436 0298 0E4B     		ldr	r3, .L256
 437 029a DB6A     		ldr	r3, [r3, #44]
 438 029c 0D4A     		ldr	r2, .L256
 439 029e 43F40033 		orr	r3, r3, #131072
 440 02a2 D362     		str	r3, [r2, #44]
 454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 441              		.loc 1 456 7
 442 02a4 19E0     		b	.L45
 443              	.L44:
 457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 444              		.loc 1 460 13
 445 02a6 7B68     		ldr	r3, [r7, #4]
 446 02a8 0433     		adds	r3, r3, #4
 447 02aa 0021     		movs	r1, #0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 17


 448 02ac 1846     		mov	r0, r3
 449 02ae FFF7FEFF 		bl	RCCEx_PLL2_Config
 450 02b2 0346     		mov	r3, r0
 451 02b4 FB75     		strb	r3, [r7, #23]
 461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 452              		.loc 1 463 7
 453 02b6 10E0     		b	.L45
 454              	.L42:
 464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 455              		.loc 1 466 13
 456 02b8 7B68     		ldr	r3, [r7, #4]
 457 02ba 2433     		adds	r3, r3, #36
 458 02bc 0021     		movs	r1, #0
 459 02be 1846     		mov	r0, r3
 460 02c0 FFF7FEFF 		bl	RCCEx_PLL3_Config
 461 02c4 0346     		mov	r3, r0
 462 02c6 FB75     		strb	r3, [r7, #23]
 467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 463              		.loc 1 469 7
 464 02c8 07E0     		b	.L45
 465              	.L40:
 470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PIN:
 472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2 clock*/
 473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_CLKP:
 477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_VER_3_0)
 482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_SPDIF:
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI4B clock */
 484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI4B clock source configuration done later after clock selection check */
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 466              		.loc 1 489 11
 467 02ca 0123     		movs	r3, #1
 468 02cc FB75     		strb	r3, [r7, #23]
 490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 469              		.loc 1 490 7
 470 02ce 04E0     		b	.L45
 471              	.L220:
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 472              		.loc 1 479 7
 473 02d0 00BF     		nop
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 18


 474 02d2 02E0     		b	.L45
 475              	.L257:
 476              		.align	2
 477              	.L256:
 478 02d4 00440258 		.word	1476543488
 479              	.L221:
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 480              		.loc 1 474 7
 481 02d8 00BF     		nop
 482              	.L45:
 491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 483              		.loc 1 493 7
 484 02da FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 485 02dc 002B     		cmp	r3, #0
 486 02de 0AD1     		bne	.L46
 494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI4B clock*/
 496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 487              		.loc 1 496 7
 488 02e0 994B     		ldr	r3, .L258
 489 02e2 9B6D     		ldr	r3, [r3, #88]
 490 02e4 23F0E062 		bic	r2, r3, #117440512
 491 02e8 7B68     		ldr	r3, [r7, #4]
 492 02ea D3F8A830 		ldr	r3, [r3, #168]
 493 02ee 9649     		ldr	r1, .L258
 494 02f0 1343     		orrs	r3, r3, r2
 495 02f2 8B65     		str	r3, [r1, #88]
 496 02f4 01E0     		b	.L38
 497              	.L46:
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 498              		.loc 1 501 14
 499 02f6 FB7D     		ldrb	r3, [r7, #23]
 500 02f8 BB75     		strb	r3, [r7, #22]
 501              	.L38:
 502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI4*/
 505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
 507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- QSPI configuration -------------------------------*/
 508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 502              		.loc 1 508 21
 503 02fa 7B68     		ldr	r3, [r7, #4]
 504 02fc 1B68     		ldr	r3, [r3]
 505              		.loc 1 508 45
 506 02fe 03F00073 		and	r3, r3, #33554432
 507              		.loc 1 508 5
 508 0302 002B     		cmp	r3, #0
 509 0304 32D0     		beq	.L47
 509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->QspiClockSelection)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 19


 510              		.loc 1 510 25
 511 0306 7B68     		ldr	r3, [r7, #4]
 512 0308 9B6C     		ldr	r3, [r3, #72]
 513              		.loc 1 510 5
 514 030a 302B     		cmp	r3, #48
 515 030c 1CD0     		beq	.L222
 516 030e 302B     		cmp	r3, #48
 517 0310 17D8     		bhi	.L49
 518 0312 202B     		cmp	r3, #32
 519 0314 0CD0     		beq	.L50
 520 0316 202B     		cmp	r3, #32
 521 0318 13D8     		bhi	.L49
 522 031a 002B     		cmp	r3, #0
 523 031c 16D0     		beq	.L223
 524 031e 102B     		cmp	r3, #16
 525 0320 0FD1     		bne	.L49
 511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
 513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable QSPI Clock output generated form System PLL . */
 514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 526              		.loc 1 514 7
 527 0322 894B     		ldr	r3, .L258
 528 0324 DB6A     		ldr	r3, [r3, #44]
 529 0326 884A     		ldr	r2, .L258
 530 0328 43F40033 		orr	r3, r3, #131072
 531 032c D362     		str	r3, [r2, #44]
 515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 532              		.loc 1 517 7
 533 032e 0EE0     		b	.L52
 534              	.L50:
 518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/
 520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 535              		.loc 1 521 13
 536 0330 7B68     		ldr	r3, [r7, #4]
 537 0332 0433     		adds	r3, r3, #4
 538 0334 0221     		movs	r1, #2
 539 0336 1846     		mov	r0, r3
 540 0338 FFF7FEFF 		bl	RCCEx_PLL2_Config
 541 033c 0346     		mov	r3, r0
 542 033e FB75     		strb	r3, [r7, #23]
 522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 543              		.loc 1 524 7
 544 0340 05E0     		b	.L52
 545              	.L49:
 525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_CLKP:
 528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of QSPI clock */
 529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 20


 532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_D1HCLK:
 533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 546              		.loc 1 537 11
 547 0342 0123     		movs	r3, #1
 548 0344 FB75     		strb	r3, [r7, #23]
 538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 549              		.loc 1 538 7
 550 0346 02E0     		b	.L52
 551              	.L222:
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 552              		.loc 1 530 7
 553 0348 00BF     		nop
 554 034a 00E0     		b	.L52
 555              	.L223:
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 556              		.loc 1 534 7
 557 034c 00BF     		nop
 558              	.L52:
 539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 559              		.loc 1 541 7
 560 034e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 561 0350 002B     		cmp	r3, #0
 562 0352 09D1     		bne	.L53
 542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of QSPI clock*/
 544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 563              		.loc 1 544 7
 564 0354 7C4B     		ldr	r3, .L258
 565 0356 DB6C     		ldr	r3, [r3, #76]
 566 0358 23F03002 		bic	r2, r3, #48
 567 035c 7B68     		ldr	r3, [r7, #4]
 568 035e 9B6C     		ldr	r3, [r3, #72]
 569 0360 7949     		ldr	r1, .L258
 570 0362 1343     		orrs	r3, r3, r2
 571 0364 CB64     		str	r3, [r1, #76]
 572 0366 01E0     		b	.L47
 573              	.L53:
 545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 574              		.loc 1 549 14
 575 0368 FB7D     		ldrb	r3, [r7, #23]
 576 036a BB75     		strb	r3, [r7, #22]
 577              	.L47:
 550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*QUADSPI*/
 553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 21


 555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- OCTOSPI configuration -------------------------------*/
 556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->OspiClockSelection)
 559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
 561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable OSPI Clock output generated form System PLL . */
 562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* OSPI clock source configuration done later after clock selection check */
 565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/
 568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* OSPI clock source configuration done later after clock selection check */
 572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_CLKP:
 576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of OSPI clock */
 577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* OSPI clock source configuration done later after clock selection check */
 578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_HCLK:
 581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HCLK clock selected as OSPI kernel peripheral clock */
 582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of OSPI clock*/
 592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*OCTOSPI*/
 601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI1/2/3 configuration -------------------------------*/
 603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 578              		.loc 1 603 21
 579 036c 7B68     		ldr	r3, [r7, #4]
 580 036e 1B68     		ldr	r3, [r3]
 581              		.loc 1 603 45
 582 0370 03F48053 		and	r3, r3, #4096
 583              		.loc 1 603 5
 584 0374 002B     		cmp	r3, #0
 585 0376 47D0     		beq	.L54
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 22


 604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi123ClockSelection)
 586              		.loc 1 605 25
 587 0378 7B68     		ldr	r3, [r7, #4]
 588 037a DB6D     		ldr	r3, [r3, #92]
 589              		.loc 1 605 5
 590 037c B3F5804F 		cmp	r3, #16384
 591 0380 30D0     		beq	.L224
 592 0382 B3F5804F 		cmp	r3, #16384
 593 0386 2AD8     		bhi	.L56
 594 0388 B3F5405F 		cmp	r3, #12288
 595 038c 2CD0     		beq	.L225
 596 038e B3F5405F 		cmp	r3, #12288
 597 0392 24D8     		bhi	.L56
 598 0394 B3F5005F 		cmp	r3, #8192
 599 0398 18D0     		beq	.L58
 600 039a B3F5005F 		cmp	r3, #8192
 601 039e 1ED8     		bhi	.L56
 602 03a0 002B     		cmp	r3, #0
 603 03a2 03D0     		beq	.L59
 604 03a4 B3F5805F 		cmp	r3, #4096
 605 03a8 07D0     		beq	.L60
 606 03aa 18E0     		b	.L56
 607              	.L59:
 606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
 608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SPI Clock output generated form System PLL . */
 609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 608              		.loc 1 609 7
 609 03ac 664B     		ldr	r3, .L258
 610 03ae DB6A     		ldr	r3, [r3, #44]
 611 03b0 654A     		ldr	r2, .L258
 612 03b2 43F40033 		orr	r3, r3, #131072
 613 03b6 D362     		str	r3, [r2, #44]
 610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 614              		.loc 1 612 7
 615 03b8 17E0     		b	.L61
 616              	.L60:
 613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
 615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 617              		.loc 1 615 13
 618 03ba 7B68     		ldr	r3, [r7, #4]
 619 03bc 0433     		adds	r3, r3, #4
 620 03be 0021     		movs	r1, #0
 621 03c0 1846     		mov	r0, r3
 622 03c2 FFF7FEFF 		bl	RCCEx_PLL2_Config
 623 03c6 0346     		mov	r3, r0
 624 03c8 FB75     		strb	r3, [r7, #23]
 616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 625              		.loc 1 618 7
 626 03ca 0EE0     		b	.L61
 627              	.L58:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 23


 619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
 621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 628              		.loc 1 621 13
 629 03cc 7B68     		ldr	r3, [r7, #4]
 630 03ce 2433     		adds	r3, r3, #36
 631 03d0 0021     		movs	r1, #0
 632 03d2 1846     		mov	r0, r3
 633 03d4 FFF7FEFF 		bl	RCCEx_PLL3_Config
 634 03d8 0346     		mov	r3, r0
 635 03da FB75     		strb	r3, [r7, #23]
 622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 636              		.loc 1 624 7
 637 03dc 05E0     		b	.L61
 638              	.L56:
 625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PIN:
 627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SPI1/2/3 clock*/
 628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_CLKP:
 632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 639              		.loc 1 637 11
 640 03de 0123     		movs	r3, #1
 641 03e0 FB75     		strb	r3, [r7, #23]
 638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 642              		.loc 1 638 7
 643 03e2 02E0     		b	.L61
 644              	.L224:
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 645              		.loc 1 634 7
 646 03e4 00BF     		nop
 647 03e6 00E0     		b	.L61
 648              	.L225:
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 649              		.loc 1 629 7
 650 03e8 00BF     		nop
 651              	.L61:
 639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 652              		.loc 1 641 7
 653 03ea FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 654 03ec 002B     		cmp	r3, #0
 655 03ee 09D1     		bne	.L62
 642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI1/2/3 clock*/
 644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 656              		.loc 1 644 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 24


 657 03f0 554B     		ldr	r3, .L258
 658 03f2 1B6D     		ldr	r3, [r3, #80]
 659 03f4 23F4E042 		bic	r2, r3, #28672
 660 03f8 7B68     		ldr	r3, [r7, #4]
 661 03fa DB6D     		ldr	r3, [r3, #92]
 662 03fc 5249     		ldr	r1, .L258
 663 03fe 1343     		orrs	r3, r3, r2
 664 0400 0B65     		str	r3, [r1, #80]
 665 0402 01E0     		b	.L54
 666              	.L62:
 645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 667              		.loc 1 649 14
 668 0404 FB7D     		ldrb	r3, [r7, #23]
 669 0406 BB75     		strb	r3, [r7, #22]
 670              	.L54:
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI4/5 configuration -------------------------------*/
 654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 671              		.loc 1 654 21
 672 0408 7B68     		ldr	r3, [r7, #4]
 673 040a 1B68     		ldr	r3, [r3]
 674              		.loc 1 654 45
 675 040c 03F40053 		and	r3, r3, #8192
 676              		.loc 1 654 5
 677 0410 002B     		cmp	r3, #0
 678 0412 49D0     		beq	.L63
 655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi45ClockSelection)
 679              		.loc 1 656 25
 680 0414 7B68     		ldr	r3, [r7, #4]
 681 0416 1B6E     		ldr	r3, [r3, #96]
 682              		.loc 1 656 5
 683 0418 B3F5A02F 		cmp	r3, #327680
 684 041c 2ED0     		beq	.L226
 685 041e B3F5A02F 		cmp	r3, #327680
 686 0422 28D8     		bhi	.L65
 687 0424 B3F5802F 		cmp	r3, #262144
 688 0428 2AD0     		beq	.L227
 689 042a B3F5802F 		cmp	r3, #262144
 690 042e 22D8     		bhi	.L65
 691 0430 B3F5403F 		cmp	r3, #196608
 692 0434 26D0     		beq	.L228
 693 0436 B3F5403F 		cmp	r3, #196608
 694 043a 1CD8     		bhi	.L65
 695 043c B3F5003F 		cmp	r3, #131072
 696 0440 10D0     		beq	.L68
 697 0442 B3F5003F 		cmp	r3, #131072
 698 0446 16D8     		bhi	.L65
 699 0448 002B     		cmp	r3, #0
 700 044a 1DD0     		beq	.L229
 701 044c B3F5803F 		cmp	r3, #65536
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 25


 702 0450 11D1     		bne	.L65
 657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PCLK1:      /* CD/D2 PCLK1 as clock source for SPI4/5 */
 659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */
 663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 703              		.loc 1 664 13
 704 0452 7B68     		ldr	r3, [r7, #4]
 705 0454 0433     		adds	r3, r3, #4
 706 0456 0121     		movs	r1, #1
 707 0458 1846     		mov	r0, r3
 708 045a FFF7FEFF 		bl	RCCEx_PLL2_Config
 709 045e 0346     		mov	r3, r0
 710 0460 FB75     		strb	r3, [r7, #23]
 665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 711              		.loc 1 667 7
 712 0462 12E0     		b	.L71
 713              	.L68:
 668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
 669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 714              		.loc 1 669 13
 715 0464 7B68     		ldr	r3, [r7, #4]
 716 0466 2433     		adds	r3, r3, #36
 717 0468 0121     		movs	r1, #1
 718 046a 1846     		mov	r0, r3
 719 046c FFF7FEFF 		bl	RCCEx_PLL3_Config
 720 0470 0346     		mov	r3, r0
 721 0472 FB75     		strb	r3, [r7, #23]
 670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 722              		.loc 1 671 7
 723 0474 09E0     		b	.L71
 724              	.L65:
 672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_HSI:
 674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of SPI4/5 clock*/
 675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_CSI:
 679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*  CSI oscillator clock is used as source of SPI4/5 clock */
 680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_HSE:
 684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE,  oscillator is used as source of SPI4/5 clock */
 685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 725              		.loc 1 689 11
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 26


 726 0476 0123     		movs	r3, #1
 727 0478 FB75     		strb	r3, [r7, #23]
 690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 728              		.loc 1 690 7
 729 047a 06E0     		b	.L71
 730              	.L226:
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 731              		.loc 1 686 7
 732 047c 00BF     		nop
 733 047e 04E0     		b	.L71
 734              	.L227:
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 735              		.loc 1 681 7
 736 0480 00BF     		nop
 737 0482 02E0     		b	.L71
 738              	.L228:
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 739              		.loc 1 676 7
 740 0484 00BF     		nop
 741 0486 00E0     		b	.L71
 742              	.L229:
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 743              		.loc 1 660 7
 744 0488 00BF     		nop
 745              	.L71:
 691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 746              		.loc 1 693 7
 747 048a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 748 048c 002B     		cmp	r3, #0
 749 048e 09D1     		bne	.L72
 694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI4/5 clock*/
 696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 750              		.loc 1 696 7
 751 0490 2D4B     		ldr	r3, .L258
 752 0492 1B6D     		ldr	r3, [r3, #80]
 753 0494 23F4E022 		bic	r2, r3, #458752
 754 0498 7B68     		ldr	r3, [r7, #4]
 755 049a 1B6E     		ldr	r3, [r3, #96]
 756 049c 2A49     		ldr	r1, .L258
 757 049e 1343     		orrs	r3, r3, r2
 758 04a0 0B65     		str	r3, [r1, #80]
 759 04a2 01E0     		b	.L63
 760              	.L72:
 697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 761              		.loc 1 701 14
 762 04a4 FB7D     		ldrb	r3, [r7, #23]
 763 04a6 BB75     		strb	r3, [r7, #22]
 764              	.L63:
 702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 27


 704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI6 configuration -------------------------------*/
 706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 765              		.loc 1 706 21
 766 04a8 7B68     		ldr	r3, [r7, #4]
 767 04aa 1B68     		ldr	r3, [r3]
 768              		.loc 1 706 45
 769 04ac 03F48043 		and	r3, r3, #16384
 770              		.loc 1 706 5
 771 04b0 002B     		cmp	r3, #0
 772 04b2 4DD0     		beq	.L73
 707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi6ClockSelection)
 773              		.loc 1 708 25
 774 04b4 7B68     		ldr	r3, [r7, #4]
 775 04b6 D3F8AC30 		ldr	r3, [r3, #172]
 776              		.loc 1 708 5
 777 04ba B3F1A04F 		cmp	r3, #1342177280
 778 04be 2ED0     		beq	.L230
 779 04c0 B3F1A04F 		cmp	r3, #1342177280
 780 04c4 28D8     		bhi	.L75
 781 04c6 B3F1804F 		cmp	r3, #1073741824
 782 04ca 2AD0     		beq	.L231
 783 04cc B3F1804F 		cmp	r3, #1073741824
 784 04d0 22D8     		bhi	.L75
 785 04d2 B3F1405F 		cmp	r3, #805306368
 786 04d6 26D0     		beq	.L232
 787 04d8 B3F1405F 		cmp	r3, #805306368
 788 04dc 1CD8     		bhi	.L75
 789 04de B3F1005F 		cmp	r3, #536870912
 790 04e2 10D0     		beq	.L78
 791 04e4 B3F1005F 		cmp	r3, #536870912
 792 04e8 16D8     		bhi	.L75
 793 04ea 002B     		cmp	r3, #0
 794 04ec 1DD0     		beq	.L233
 795 04ee B3F1805F 		cmp	r3, #268435456
 796 04f2 11D1     		bne	.L75
 709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for SPI6*/
 711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/
 715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 797              		.loc 1 716 13
 798 04f4 7B68     		ldr	r3, [r7, #4]
 799 04f6 0433     		adds	r3, r3, #4
 800 04f8 0121     		movs	r1, #1
 801 04fa 1846     		mov	r0, r3
 802 04fc FFF7FEFF 		bl	RCCEx_PLL2_Config
 803 0500 0346     		mov	r3, r0
 804 0502 FB75     		strb	r3, [r7, #23]
 717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 805              		.loc 1 719 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 28


 806 0504 12E0     		b	.L81
 807              	.L78:
 720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
 721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 808              		.loc 1 721 13
 809 0506 7B68     		ldr	r3, [r7, #4]
 810 0508 2433     		adds	r3, r3, #36
 811 050a 0121     		movs	r1, #1
 812 050c 1846     		mov	r0, r3
 813 050e FFF7FEFF 		bl	RCCEx_PLL3_Config
 814 0512 0346     		mov	r3, r0
 815 0514 FB75     		strb	r3, [r7, #23]
 722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 816              		.loc 1 723 7
 817 0516 09E0     		b	.L81
 818              	.L75:
 724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_HSI:
 726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of SPI6 clock*/
 727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_CSI:
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*  CSI oscillator clock is used as source of SPI6 clock */
 732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_HSE:
 736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE,  oscillator is used as source of SPI6 clock */
 737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
 740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PIN:
 741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* 2S_CKIN is used as source of SPI6 clock */
 742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 819              		.loc 1 747 11
 820 0518 0123     		movs	r3, #1
 821 051a FB75     		strb	r3, [r7, #23]
 748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 822              		.loc 1 748 7
 823 051c 06E0     		b	.L81
 824              	.L230:
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
 825              		.loc 1 738 7
 826 051e 00BF     		nop
 827 0520 04E0     		b	.L81
 828              	.L231:
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 829              		.loc 1 733 7
 830 0522 00BF     		nop
 831 0524 02E0     		b	.L81
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 29


 832              	.L232:
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 833              		.loc 1 728 7
 834 0526 00BF     		nop
 835 0528 00E0     		b	.L81
 836              	.L233:
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 837              		.loc 1 712 7
 838 052a 00BF     		nop
 839              	.L81:
 749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 840              		.loc 1 751 7
 841 052c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 842 052e 002B     		cmp	r3, #0
 843 0530 0CD1     		bne	.L82
 752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI6 clock*/
 754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 844              		.loc 1 754 7
 845 0532 054B     		ldr	r3, .L258
 846 0534 9B6D     		ldr	r3, [r3, #88]
 847 0536 23F0E042 		bic	r2, r3, #1879048192
 848 053a 7B68     		ldr	r3, [r7, #4]
 849 053c D3F8AC30 		ldr	r3, [r3, #172]
 850 0540 0149     		ldr	r1, .L258
 851 0542 1343     		orrs	r3, r3, r2
 852 0544 8B65     		str	r3, [r1, #88]
 853 0546 03E0     		b	.L73
 854              	.L259:
 855              		.align	2
 856              	.L258:
 857 0548 00440258 		.word	1476543488
 858              	.L82:
 755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 859              		.loc 1 759 14
 860 054c FB7D     		ldrb	r3, [r7, #23]
 861 054e BB75     		strb	r3, [r7, #22]
 862              	.L73:
 760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
 764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- DSI configuration -------------------------------*/
 765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->DsiClockSelection)
 768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/
 771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 30


 773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* DSI clock source configuration done later after clock selection check */
 775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_DSICLKSOURCE_PHY:
 778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* PHY is used as clock source for DSI*/
 779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* DSI clock source configuration done later after clock selection check */
 780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of DSI clock*/
 790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
 799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(FDCAN1) || defined(FDCAN2)
 801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FDCAN configuration -------------------------------*/
 802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 863              		.loc 1 802 21
 864 0550 7B68     		ldr	r3, [r7, #4]
 865 0552 1B68     		ldr	r3, [r3]
 866              		.loc 1 802 45
 867 0554 03F40043 		and	r3, r3, #32768
 868              		.loc 1 802 5
 869 0558 002B     		cmp	r3, #0
 870 055a 2FD0     		beq	.L83
 803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->FdcanClockSelection)
 871              		.loc 1 804 25
 872 055c 7B68     		ldr	r3, [r7, #4]
 873 055e DB6E     		ldr	r3, [r3, #108]
 874              		.loc 1 804 5
 875 0560 B3F1005F 		cmp	r3, #536870912
 876 0564 0ED0     		beq	.L84
 877 0566 B3F1005F 		cmp	r3, #536870912
 878 056a 14D8     		bhi	.L85
 879 056c 002B     		cmp	r3, #0
 880 056e 15D0     		beq	.L234
 881 0570 B3F1805F 		cmp	r3, #268435456
 882 0574 0FD1     		bne	.L85
 805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
 807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable FDCAN Clock output generated form System PLL . */
 808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 883              		.loc 1 808 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 31


 884 0576 AF4B     		ldr	r3, .L260
 885 0578 DB6A     		ldr	r3, [r3, #44]
 886 057a AE4A     		ldr	r2, .L260
 887 057c 43F40033 		orr	r3, r3, #131072
 888 0580 D362     		str	r3, [r2, #44]
 809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 889              		.loc 1 811 7
 890 0582 0CE0     		b	.L87
 891              	.L84:
 812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/
 814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 892              		.loc 1 815 13
 893 0584 7B68     		ldr	r3, [r7, #4]
 894 0586 0433     		adds	r3, r3, #4
 895 0588 0121     		movs	r1, #1
 896 058a 1846     		mov	r0, r3
 897 058c FFF7FEFF 		bl	RCCEx_PLL2_Config
 898 0590 0346     		mov	r3, r0
 899 0592 FB75     		strb	r3, [r7, #23]
 816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 900              		.loc 1 818 7
 901 0594 03E0     		b	.L87
 902              	.L85:
 819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_HSE:
 821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE is used as clock source for FDCAN*/
 822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 903              		.loc 1 826 11
 904 0596 0123     		movs	r3, #1
 905 0598 FB75     		strb	r3, [r7, #23]
 827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 906              		.loc 1 827 7
 907 059a 00E0     		b	.L87
 908              	.L234:
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 909              		.loc 1 823 7
 910 059c 00BF     		nop
 911              	.L87:
 828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 912              		.loc 1 830 7
 913 059e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 914 05a0 002B     		cmp	r3, #0
 915 05a2 09D1     		bne	.L88
 831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FDCAN clock*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 32


 833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 916              		.loc 1 833 7
 917 05a4 A34B     		ldr	r3, .L260
 918 05a6 1B6D     		ldr	r3, [r3, #80]
 919 05a8 23F04052 		bic	r2, r3, #805306368
 920 05ac 7B68     		ldr	r3, [r7, #4]
 921 05ae DB6E     		ldr	r3, [r3, #108]
 922 05b0 A049     		ldr	r1, .L260
 923 05b2 1343     		orrs	r3, r3, r2
 924 05b4 0B65     		str	r3, [r1, #80]
 925 05b6 01E0     		b	.L83
 926              	.L88:
 834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 927              		.loc 1 838 14
 928 05b8 FB7D     		ldrb	r3, [r7, #23]
 929 05ba BB75     		strb	r3, [r7, #22]
 930              	.L83:
 839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*FDCAN1 || FDCAN2*/
 842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FMC configuration -------------------------------*/
 844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 931              		.loc 1 844 21
 932 05bc 7B68     		ldr	r3, [r7, #4]
 933 05be 1B68     		ldr	r3, [r3]
 934              		.loc 1 844 45
 935 05c0 03F08073 		and	r3, r3, #16777216
 936              		.loc 1 844 5
 937 05c4 002B     		cmp	r3, #0
 938 05c6 32D0     		beq	.L89
 845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->FmcClockSelection)
 939              		.loc 1 846 25
 940 05c8 7B68     		ldr	r3, [r7, #4]
 941 05ca 5B6C     		ldr	r3, [r3, #68]
 942              		.loc 1 846 5
 943 05cc 032B     		cmp	r3, #3
 944 05ce 1BD8     		bhi	.L90
 945 05d0 01A2     		adr	r2, .L92
 946 05d2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 947 05d6 00BF     		.p2align 2
 948              	.L92:
 949 05d8 0F060000 		.word	.L235+1
 950 05dc E9050000 		.word	.L94+1
 951 05e0 F7050000 		.word	.L93+1
 952 05e4 0F060000 		.word	.L235+1
 953              		.p2align 1
 954              	.L94:
 847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
 849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable FMC Clock output generated form System PLL . */
 850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 33


 955              		.loc 1 850 7
 956 05e8 924B     		ldr	r3, .L260
 957 05ea DB6A     		ldr	r3, [r3, #44]
 958 05ec 914A     		ldr	r2, .L260
 959 05ee 43F40033 		orr	r3, r3, #131072
 960 05f2 D362     		str	r3, [r2, #44]
 851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 961              		.loc 1 853 7
 962 05f4 0CE0     		b	.L96
 963              	.L93:
 854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/
 856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 964              		.loc 1 857 13
 965 05f6 7B68     		ldr	r3, [r7, #4]
 966 05f8 0433     		adds	r3, r3, #4
 967 05fa 0221     		movs	r1, #2
 968 05fc 1846     		mov	r0, r3
 969 05fe FFF7FEFF 		bl	RCCEx_PLL2_Config
 970 0602 0346     		mov	r3, r0
 971 0604 FB75     		strb	r3, [r7, #23]
 858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 972              		.loc 1 860 7
 973 0606 03E0     		b	.L96
 974              	.L90:
 861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_CLKP:
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of FMC clock */
 865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_HCLK:
 869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 975              		.loc 1 873 11
 976 0608 0123     		movs	r3, #1
 977 060a FB75     		strb	r3, [r7, #23]
 874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 978              		.loc 1 874 7
 979 060c 00E0     		b	.L96
 980              	.L235:
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 981              		.loc 1 870 7
 982 060e 00BF     		nop
 983              	.L96:
 875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 34


 984              		.loc 1 877 7
 985 0610 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 986 0612 002B     		cmp	r3, #0
 987 0614 09D1     		bne	.L97
 878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FMC clock*/
 880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 988              		.loc 1 880 7
 989 0616 874B     		ldr	r3, .L260
 990 0618 DB6C     		ldr	r3, [r3, #76]
 991 061a 23F00302 		bic	r2, r3, #3
 992 061e 7B68     		ldr	r3, [r7, #4]
 993 0620 5B6C     		ldr	r3, [r3, #68]
 994 0622 8449     		ldr	r1, .L260
 995 0624 1343     		orrs	r3, r3, r2
 996 0626 CB64     		str	r3, [r1, #76]
 997 0628 01E0     		b	.L89
 998              	.L97:
 881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 999              		.loc 1 885 14
 1000 062a FB7D     		ldrb	r3, [r7, #23]
 1001 062c BB75     		strb	r3, [r7, #22]
 1002              	.L89:
 886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- RTC configuration -------------------------------*/
 890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 1003              		.loc 1 890 21
 1004 062e 7B68     		ldr	r3, [r7, #4]
 1005 0630 1B68     		ldr	r3, [r3]
 1006              		.loc 1 890 45
 1007 0632 03F48003 		and	r3, r3, #4194304
 1008              		.loc 1 890 5
 1009 0636 002B     		cmp	r3, #0
 1010 0638 00F08680 		beq	.L98
 891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 1011              		.loc 1 896 5
 1012 063c 7E4B     		ldr	r3, .L260+4
 1013 063e 1B68     		ldr	r3, [r3]
 1014 0640 7D4A     		ldr	r2, .L260+4
 1015 0642 43F48073 		orr	r3, r3, #256
 1016 0646 1360     		str	r3, [r2]
 897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 1017              		.loc 1 899 17
 1018 0648 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 35


 1019 064c 3861     		str	r0, [r7, #16]
 900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 1020              		.loc 1 901 10
 1021 064e 09E0     		b	.L99
 1022              	.L101:
 902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1023              		.loc 1 903 11
 1024 0650 FFF7FEFF 		bl	HAL_GetTick
 1025 0654 0246     		mov	r2, r0
 1026              		.loc 1 903 25
 1027 0656 3B69     		ldr	r3, [r7, #16]
 1028 0658 D31A     		subs	r3, r2, r3
 1029              		.loc 1 903 9
 1030 065a 642B     		cmp	r3, #100
 1031 065c 02D9     		bls	.L99
 904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 1032              		.loc 1 905 13
 1033 065e 0323     		movs	r3, #3
 1034 0660 FB75     		strb	r3, [r7, #23]
 906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1035              		.loc 1 906 9
 1036 0662 05E0     		b	.L100
 1037              	.L99:
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1038              		.loc 1 901 15
 1039 0664 744B     		ldr	r3, .L260+4
 1040 0666 1B68     		ldr	r3, [r3]
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1041              		.loc 1 901 21
 1042 0668 03F48073 		and	r3, r3, #256
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1043              		.loc 1 901 10
 1044 066c 002B     		cmp	r3, #0
 1045 066e EFD0     		beq	.L101
 1046              	.L100:
 907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1047              		.loc 1 910 7
 1048 0670 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1049 0672 002B     		cmp	r3, #0
 1050 0674 66D1     		bne	.L102
 911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 1051              		.loc 1 913 14
 1052 0676 6F4B     		ldr	r3, .L260
 1053 0678 1A6F     		ldr	r2, [r3, #112]
 1054              		.loc 1 913 57
 1055 067a 7B68     		ldr	r3, [r7, #4]
 1056 067c D3F8B030 		ldr	r3, [r3, #176]
 1057              		.loc 1 913 40
 1058 0680 5340     		eors	r3, r3, r2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 36


 1059 0682 03F44073 		and	r3, r3, #768
 1060              		.loc 1 913 9
 1061 0686 002B     		cmp	r3, #0
 1062 0688 13D0     		beq	.L103
 914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 1063              		.loc 1 916 22
 1064 068a 6A4B     		ldr	r3, .L260
 1065 068c 1B6F     		ldr	r3, [r3, #112]
 1066              		.loc 1 916 16
 1067 068e 23F44073 		bic	r3, r3, #768
 1068 0692 FB60     		str	r3, [r7, #12]
 917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 1069              		.loc 1 918 9
 1070 0694 674B     		ldr	r3, .L260
 1071 0696 1B6F     		ldr	r3, [r3, #112]
 1072 0698 664A     		ldr	r2, .L260
 1073 069a 43F48033 		orr	r3, r3, #65536
 1074 069e 1367     		str	r3, [r2, #112]
 919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 1075              		.loc 1 919 9
 1076 06a0 644B     		ldr	r3, .L260
 1077 06a2 1B6F     		ldr	r3, [r3, #112]
 1078 06a4 634A     		ldr	r2, .L260
 1079 06a6 23F48033 		bic	r3, r3, #65536
 1080 06aa 1367     		str	r3, [r2, #112]
 920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         RCC->BDCR = tmpreg;
 1081              		.loc 1 921 12
 1082 06ac 614A     		ldr	r2, .L260
 1083              		.loc 1 921 19
 1084 06ae FB68     		ldr	r3, [r7, #12]
 1085 06b0 1367     		str	r3, [r2, #112]
 1086              	.L103:
 922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait fo
 925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 1087              		.loc 1 925 23
 1088 06b2 7B68     		ldr	r3, [r7, #4]
 1089 06b4 D3F8B030 		ldr	r3, [r3, #176]
 1090              		.loc 1 925 9
 1091 06b8 B3F5807F 		cmp	r3, #256
 1092 06bc 15D1     		bne	.L104
 926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 1093              		.loc 1 928 21
 1094 06be FFF7FEFF 		bl	HAL_GetTick
 1095 06c2 3861     		str	r0, [r7, #16]
 929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 1096              		.loc 1 931 14
 1097 06c4 0BE0     		b	.L105
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 37


 1098              	.L106:
 932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1099              		.loc 1 933 15
 1100 06c6 FFF7FEFF 		bl	HAL_GetTick
 1101 06ca 0246     		mov	r2, r0
 1102              		.loc 1 933 29
 1103 06cc 3B69     		ldr	r3, [r7, #16]
 1104 06ce D31A     		subs	r3, r2, r3
 1105              		.loc 1 933 13
 1106 06d0 41F28832 		movw	r2, #5000
 1107 06d4 9342     		cmp	r3, r2
 1108 06d6 02D9     		bls	.L105
 934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 1109              		.loc 1 935 17
 1110 06d8 0323     		movs	r3, #3
 1111 06da FB75     		strb	r3, [r7, #23]
 936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             break;
 1112              		.loc 1 936 13
 1113 06dc 05E0     		b	.L104
 1114              	.L105:
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1115              		.loc 1 931 15
 1116 06de 554B     		ldr	r3, .L260
 1117 06e0 1B6F     		ldr	r3, [r3, #112]
 1118 06e2 03F00203 		and	r3, r3, #2
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1119              		.loc 1 931 14
 1120 06e6 002B     		cmp	r3, #0
 1121 06e8 EDD0     		beq	.L106
 1122              	.L104:
 937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 1123              		.loc 1 941 9
 1124 06ea FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1125 06ec 002B     		cmp	r3, #0
 1126 06ee 26D1     		bne	.L107
 942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 1127              		.loc 1 943 9
 1128 06f0 7B68     		ldr	r3, [r7, #4]
 1129 06f2 D3F8B030 		ldr	r3, [r3, #176]
 1130 06f6 03F44073 		and	r3, r3, #768
 1131 06fa B3F5407F 		cmp	r3, #768
 1132 06fe 0DD1     		bne	.L108
 1133              		.loc 1 943 9 is_stmt 0 discriminator 1
 1134 0700 4C4B     		ldr	r3, .L260
 1135 0702 1B69     		ldr	r3, [r3, #16]
 1136 0704 23F47C52 		bic	r2, r3, #16128
 1137 0708 7B68     		ldr	r3, [r7, #4]
 1138 070a D3F8B030 		ldr	r3, [r3, #176]
 1139 070e 1909     		lsrs	r1, r3, #4
 1140 0710 4A4B     		ldr	r3, .L260+8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 38


 1141 0712 0B40     		ands	r3, r3, r1
 1142 0714 4749     		ldr	r1, .L260
 1143 0716 1343     		orrs	r3, r3, r2
 1144 0718 0B61     		str	r3, [r1, #16]
 1145 071a 05E0     		b	.L109
 1146              	.L108:
 1147              		.loc 1 943 9 discriminator 2
 1148 071c 454B     		ldr	r3, .L260
 1149 071e 1B69     		ldr	r3, [r3, #16]
 1150 0720 444A     		ldr	r2, .L260
 1151 0722 23F47C53 		bic	r3, r3, #16128
 1152 0726 1361     		str	r3, [r2, #16]
 1153              	.L109:
 1154              		.loc 1 943 9 discriminator 4
 1155 0728 424B     		ldr	r3, .L260
 1156 072a 1A6F     		ldr	r2, [r3, #112]
 1157 072c 7B68     		ldr	r3, [r7, #4]
 1158 072e D3F8B030 		ldr	r3, [r3, #176]
 1159 0732 C3F30B03 		ubfx	r3, r3, #0, #12
 1160 0736 3F49     		ldr	r1, .L260
 1161 0738 1343     		orrs	r3, r3, r2
 1162 073a 0B67     		str	r3, [r1, #112]
 1163 073c 04E0     		b	.L98
 1164              	.L107:
 944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
 946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* set overall return value */
 948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = ret;
 1165              		.loc 1 948 16 is_stmt 1
 1166 073e FB7D     		ldrb	r3, [r7, #23]
 1167 0740 BB75     		strb	r3, [r7, #22]
 1168 0742 01E0     		b	.L98
 1169              	.L102:
 949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1170              		.loc 1 954 14
 1171 0744 FB7D     		ldrb	r3, [r7, #23]
 1172 0746 BB75     		strb	r3, [r7, #22]
 1173              	.L98:
 955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART1/6 configuration --------------------------*/
 960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 1174              		.loc 1 960 21
 1175 0748 7B68     		ldr	r3, [r7, #4]
 1176 074a 1B68     		ldr	r3, [r3]
 1177              		.loc 1 960 45
 1178 074c 03F00103 		and	r3, r3, #1
 1179              		.loc 1 960 5
 1180 0750 002B     		cmp	r3, #0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 39


 1181 0752 00F08580 		beq	.L110
 961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Usart16ClockSelection)
 1182              		.loc 1 962 25
 1183 0756 7B68     		ldr	r3, [r7, #4]
 1184 0758 9B6F     		ldr	r3, [r3, #120]
 1185              		.loc 1 962 5
 1186 075a 282B     		cmp	r3, #40
 1187 075c 66D8     		bhi	.L111
 1188 075e 01A2     		adr	r2, .L113
 1189 0760 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1190              		.p2align 2
 1191              	.L113:
 1192 0764 41080000 		.word	.L236+1
 1193 0768 2D080000 		.word	.L111+1
 1194 076c 2D080000 		.word	.L111+1
 1195 0770 2D080000 		.word	.L111+1
 1196 0774 2D080000 		.word	.L111+1
 1197 0778 2D080000 		.word	.L111+1
 1198 077c 2D080000 		.word	.L111+1
 1199 0780 2D080000 		.word	.L111+1
 1200 0784 09080000 		.word	.L117+1
 1201 0788 2D080000 		.word	.L111+1
 1202 078c 2D080000 		.word	.L111+1
 1203 0790 2D080000 		.word	.L111+1
 1204 0794 2D080000 		.word	.L111+1
 1205 0798 2D080000 		.word	.L111+1
 1206 079c 2D080000 		.word	.L111+1
 1207 07a0 2D080000 		.word	.L111+1
 1208 07a4 1B080000 		.word	.L116+1
 1209 07a8 2D080000 		.word	.L111+1
 1210 07ac 2D080000 		.word	.L111+1
 1211 07b0 2D080000 		.word	.L111+1
 1212 07b4 2D080000 		.word	.L111+1
 1213 07b8 2D080000 		.word	.L111+1
 1214 07bc 2D080000 		.word	.L111+1
 1215 07c0 2D080000 		.word	.L111+1
 1216 07c4 41080000 		.word	.L236+1
 1217 07c8 2D080000 		.word	.L111+1
 1218 07cc 2D080000 		.word	.L111+1
 1219 07d0 2D080000 		.word	.L111+1
 1220 07d4 2D080000 		.word	.L111+1
 1221 07d8 2D080000 		.word	.L111+1
 1222 07dc 2D080000 		.word	.L111+1
 1223 07e0 2D080000 		.word	.L111+1
 1224 07e4 41080000 		.word	.L236+1
 1225 07e8 2D080000 		.word	.L111+1
 1226 07ec 2D080000 		.word	.L111+1
 1227 07f0 2D080000 		.word	.L111+1
 1228 07f4 2D080000 		.word	.L111+1
 1229 07f8 2D080000 		.word	.L111+1
 1230 07fc 2D080000 		.word	.L111+1
 1231 0800 2D080000 		.word	.L111+1
 1232 0804 41080000 		.word	.L236+1
 1233              		.p2align 1
 1234              	.L117:
 963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 40


 964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
 965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
 969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1235              		.loc 1 969 13
 1236 0808 7B68     		ldr	r3, [r7, #4]
 1237 080a 0433     		adds	r3, r3, #4
 1238 080c 0121     		movs	r1, #1
 1239 080e 1846     		mov	r0, r3
 1240 0810 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1241 0814 0346     		mov	r3, r0
 1242 0816 FB75     		strb	r3, [r7, #23]
 970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1243              		.loc 1 971 7
 1244 0818 13E0     		b	.L119
 1245              	.L116:
 972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
 974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1246              		.loc 1 974 13
 1247 081a 7B68     		ldr	r3, [r7, #4]
 1248 081c 2433     		adds	r3, r3, #36
 1249 081e 0121     		movs	r1, #1
 1250 0820 1846     		mov	r0, r3
 1251 0822 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1252 0826 0346     		mov	r3, r0
 1253 0828 FB75     		strb	r3, [r7, #23]
 975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1254              		.loc 1 976 7
 1255 082a 0AE0     		b	.L119
 1256              	.L111:
 977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_HSI:
 979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of USART1/6 clock */
 980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_CSI:
 984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of USART1/6 clock */
 985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_LSE:
 989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of USART1/6 clock */
 990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1257              		.loc 1 994 11
 1258 082c 0123     		movs	r3, #1
 1259 082e FB75     		strb	r3, [r7, #23]
 995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 41


 1260              		.loc 1 995 7
 1261 0830 07E0     		b	.L119
 1262              	.L261:
 1263 0832 00BF     		.align	2
 1264              	.L260:
 1265 0834 00440258 		.word	1476543488
 1266 0838 00480258 		.word	1476544512
 1267 083c CFFFFF00 		.word	16777167
 1268              	.L236:
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1269              		.loc 1 966 7
 1270 0840 00BF     		nop
 1271              	.L119:
 996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1272              		.loc 1 998 7
 1273 0842 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1274 0844 002B     		cmp	r3, #0
 1275 0846 09D1     		bne	.L120
 999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART1/6 clock */
1001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 1276              		.loc 1 1001 7
 1277 0848 964B     		ldr	r3, .L262
 1278 084a 5B6D     		ldr	r3, [r3, #84]
 1279 084c 23F03802 		bic	r2, r3, #56
 1280 0850 7B68     		ldr	r3, [r7, #4]
 1281 0852 9B6F     		ldr	r3, [r3, #120]
 1282 0854 9349     		ldr	r1, .L262
 1283 0856 1343     		orrs	r3, r3, r2
 1284 0858 4B65     		str	r3, [r1, #84]
 1285 085a 01E0     		b	.L110
 1286              	.L120:
1002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1287              		.loc 1 1006 14
 1288 085c FB7D     		ldrb	r3, [r7, #23]
 1289 085e BB75     		strb	r3, [r7, #22]
 1290              	.L110:
1007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
1011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART2345
 1291              		.loc 1 1011 21
 1292 0860 7B68     		ldr	r3, [r7, #4]
 1293 0862 1B68     		ldr	r3, [r3]
 1294              		.loc 1 1011 45
 1295 0864 03F00203 		and	r3, r3, #2
 1296              		.loc 1 1011 5
 1297 0868 002B     		cmp	r3, #0
 1298 086a 38D0     		beq	.L121
1012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 42


1013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Usart234578ClockSelection)
 1299              		.loc 1 1013 25
 1300 086c 7B68     		ldr	r3, [r7, #4]
 1301 086e 5B6F     		ldr	r3, [r3, #116]
 1302              		.loc 1 1013 5
 1303 0870 052B     		cmp	r3, #5
 1304 0872 21D8     		bhi	.L122
 1305 0874 01A2     		adr	r2, .L124
 1306 0876 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1307 087a 00BF     		.p2align 2
 1308              	.L124:
 1309 087c BF080000 		.word	.L237+1
 1310 0880 95080000 		.word	.L128+1
 1311 0884 A7080000 		.word	.L127+1
 1312 0888 BF080000 		.word	.L237+1
 1313 088c BF080000 		.word	.L237+1
 1314 0890 BF080000 		.word	.L237+1
 1315              		.p2align 1
 1316              	.L128:
1014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
1016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
1020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1317              		.loc 1 1020 13
 1318 0894 7B68     		ldr	r3, [r7, #4]
 1319 0896 0433     		adds	r3, r3, #4
 1320 0898 0121     		movs	r1, #1
 1321 089a 1846     		mov	r0, r3
 1322 089c FFF7FEFF 		bl	RCCEx_PLL2_Config
 1323 08a0 0346     		mov	r3, r0
 1324 08a2 FB75     		strb	r3, [r7, #23]
1021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1325              		.loc 1 1022 7
 1326 08a4 0CE0     		b	.L130
 1327              	.L127:
1023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
1025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1328              		.loc 1 1025 13
 1329 08a6 7B68     		ldr	r3, [r7, #4]
 1330 08a8 2433     		adds	r3, r3, #36
 1331 08aa 0121     		movs	r1, #1
 1332 08ac 1846     		mov	r0, r3
 1333 08ae FFF7FEFF 		bl	RCCEx_PLL3_Config
 1334 08b2 0346     		mov	r3, r0
 1335 08b4 FB75     		strb	r3, [r7, #23]
1026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1336              		.loc 1 1027 7
 1337 08b6 03E0     		b	.L130
 1338              	.L122:
1028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_HSI:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 43


1030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
1031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_CSI:
1035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
1036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_LSE:
1040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
1041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1339              		.loc 1 1045 11
 1340 08b8 0123     		movs	r3, #1
 1341 08ba FB75     		strb	r3, [r7, #23]
1046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1342              		.loc 1 1046 7
 1343 08bc 00E0     		b	.L130
 1344              	.L237:
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1345              		.loc 1 1017 7
 1346 08be 00BF     		nop
 1347              	.L130:
1047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1348              		.loc 1 1049 7
 1349 08c0 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1350 08c2 002B     		cmp	r3, #0
 1351 08c4 09D1     		bne	.L131
1050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART2/3/4/5/7/8 clock */
1052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 1352              		.loc 1 1052 7
 1353 08c6 774B     		ldr	r3, .L262
 1354 08c8 5B6D     		ldr	r3, [r3, #84]
 1355 08ca 23F00702 		bic	r2, r3, #7
 1356 08ce 7B68     		ldr	r3, [r7, #4]
 1357 08d0 5B6F     		ldr	r3, [r3, #116]
 1358 08d2 7449     		ldr	r1, .L262
 1359 08d4 1343     		orrs	r3, r3, r2
 1360 08d6 4B65     		str	r3, [r1, #84]
 1361 08d8 01E0     		b	.L121
 1362              	.L131:
1053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1363              		.loc 1 1057 14
 1364 08da FB7D     		ldrb	r3, [r7, #23]
 1365 08dc BB75     		strb	r3, [r7, #22]
 1366              	.L121:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 44


1058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 Configuration -------------------------*/
1062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 1367              		.loc 1 1062 21
 1368 08de 7B68     		ldr	r3, [r7, #4]
 1369 08e0 1B68     		ldr	r3, [r3]
 1370              		.loc 1 1062 45
 1371 08e2 03F00403 		and	r3, r3, #4
 1372              		.loc 1 1062 5
 1373 08e6 002B     		cmp	r3, #0
 1374 08e8 3AD0     		beq	.L132
1063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lpuart1ClockSelection)
 1375              		.loc 1 1064 25
 1376 08ea 7B68     		ldr	r3, [r7, #4]
 1377 08ec D3F89030 		ldr	r3, [r3, #144]
 1378              		.loc 1 1064 5
 1379 08f0 052B     		cmp	r3, #5
 1380 08f2 21D8     		bhi	.L133
 1381 08f4 01A2     		adr	r2, .L135
 1382 08f6 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1383 08fa 00BF     		.p2align 2
 1384              	.L135:
 1385 08fc 3F090000 		.word	.L238+1
 1386 0900 15090000 		.word	.L139+1
 1387 0904 27090000 		.word	.L138+1
 1388 0908 3F090000 		.word	.L238+1
 1389 090c 3F090000 		.word	.L238+1
 1390 0910 3F090000 		.word	.L238+1
 1391              		.p2align 1
 1392              	.L139:
1065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
1067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
1071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1393              		.loc 1 1071 13
 1394 0914 7B68     		ldr	r3, [r7, #4]
 1395 0916 0433     		adds	r3, r3, #4
 1396 0918 0121     		movs	r1, #1
 1397 091a 1846     		mov	r0, r3
 1398 091c FFF7FEFF 		bl	RCCEx_PLL2_Config
 1399 0920 0346     		mov	r3, r0
 1400 0922 FB75     		strb	r3, [r7, #23]
1072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1401              		.loc 1 1073 7
 1402 0924 0CE0     		b	.L141
 1403              	.L138:
1074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
1076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1404              		.loc 1 1076 13
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 45


 1405 0926 7B68     		ldr	r3, [r7, #4]
 1406 0928 2433     		adds	r3, r3, #36
 1407 092a 0121     		movs	r1, #1
 1408 092c 1846     		mov	r0, r3
 1409 092e FFF7FEFF 		bl	RCCEx_PLL3_Config
 1410 0932 0346     		mov	r3, r0
 1411 0934 FB75     		strb	r3, [r7, #23]
1077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1412              		.loc 1 1078 7
 1413 0936 03E0     		b	.L141
 1414              	.L133:
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_HSI:
1081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of LPUART1 clock */
1082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_CSI:
1086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of LPUART1 clock */
1087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_LSE:
1091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of LPUART1 clock */
1092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1415              		.loc 1 1096 11
 1416 0938 0123     		movs	r3, #1
 1417 093a FB75     		strb	r3, [r7, #23]
1097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1418              		.loc 1 1097 7
 1419 093c 00E0     		b	.L141
 1420              	.L238:
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1421              		.loc 1 1068 7
 1422 093e 00BF     		nop
 1423              	.L141:
1098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1424              		.loc 1 1100 7
 1425 0940 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1426 0942 002B     		cmp	r3, #0
 1427 0944 0AD1     		bne	.L142
1101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPUART1 clock */
1103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 1428              		.loc 1 1103 7
 1429 0946 574B     		ldr	r3, .L262
 1430 0948 9B6D     		ldr	r3, [r3, #88]
 1431 094a 23F00702 		bic	r2, r3, #7
 1432 094e 7B68     		ldr	r3, [r7, #4]
 1433 0950 D3F89030 		ldr	r3, [r3, #144]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 46


 1434 0954 5349     		ldr	r1, .L262
 1435 0956 1343     		orrs	r3, r3, r2
 1436 0958 8B65     		str	r3, [r1, #88]
 1437 095a 01E0     		b	.L132
 1438              	.L142:
1104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1439              		.loc 1 1108 14
 1440 095c FB7D     		ldrb	r3, [r7, #23]
 1441 095e BB75     		strb	r3, [r7, #22]
 1442              	.L132:
1109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration -------------------------------*/
1113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 1443              		.loc 1 1113 21
 1444 0960 7B68     		ldr	r3, [r7, #4]
 1445 0962 1B68     		ldr	r3, [r3]
 1446              		.loc 1 1113 45
 1447 0964 03F02003 		and	r3, r3, #32
 1448              		.loc 1 1113 5
 1449 0968 002B     		cmp	r3, #0
 1450 096a 4BD0     		beq	.L143
1114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim1ClockSelection)
 1451              		.loc 1 1115 25
 1452 096c 7B68     		ldr	r3, [r7, #4]
 1453 096e D3F88C30 		ldr	r3, [r3, #140]
 1454              		.loc 1 1115 5
 1455 0972 B3F1A04F 		cmp	r3, #1342177280
 1456 0976 2ED0     		beq	.L239
 1457 0978 B3F1A04F 		cmp	r3, #1342177280
 1458 097c 28D8     		bhi	.L145
 1459 097e B3F1804F 		cmp	r3, #1073741824
 1460 0982 2AD0     		beq	.L240
 1461 0984 B3F1804F 		cmp	r3, #1073741824
 1462 0988 22D8     		bhi	.L145
 1463 098a B3F1405F 		cmp	r3, #805306368
 1464 098e 26D0     		beq	.L241
 1465 0990 B3F1405F 		cmp	r3, #805306368
 1466 0994 1CD8     		bhi	.L145
 1467 0996 B3F1005F 		cmp	r3, #536870912
 1468 099a 10D0     		beq	.L148
 1469 099c B3F1005F 		cmp	r3, #536870912
 1470 09a0 16D8     		bhi	.L145
 1471 09a2 002B     		cmp	r3, #0
 1472 09a4 1DD0     		beq	.L242
 1473 09a6 B3F1805F 		cmp	r3, #268435456
 1474 09aa 11D1     		bne	.L145
1116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PCLK1:      /* CD/D2 PCLK1 as clock source for LPTIM1*/
1118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 47


1120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/
1122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1475              		.loc 1 1123 13
 1476 09ac 7B68     		ldr	r3, [r7, #4]
 1477 09ae 0433     		adds	r3, r3, #4
 1478 09b0 0021     		movs	r1, #0
 1479 09b2 1846     		mov	r0, r3
 1480 09b4 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1481 09b8 0346     		mov	r3, r0
 1482 09ba FB75     		strb	r3, [r7, #23]
1124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1483              		.loc 1 1126 7
 1484 09bc 12E0     		b	.L151
 1485              	.L148:
1127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
1129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1486              		.loc 1 1129 13
 1487 09be 7B68     		ldr	r3, [r7, #4]
 1488 09c0 2433     		adds	r3, r3, #36
 1489 09c2 0221     		movs	r1, #2
 1490 09c4 1846     		mov	r0, r3
 1491 09c6 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1492 09ca 0346     		mov	r3, r0
 1493 09cc FB75     		strb	r3, [r7, #23]
1130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1494              		.loc 1 1132 7
 1495 09ce 09E0     		b	.L151
 1496              	.L145:
1133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_LSE:
1135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM1 clock*/
1136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_LSI:
1140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM1 clock*/
1141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_CLKP:
1144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
1145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1497              		.loc 1 1149 11
 1498 09d0 0123     		movs	r3, #1
 1499 09d2 FB75     		strb	r3, [r7, #23]
1150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1500              		.loc 1 1150 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 48


 1501 09d4 06E0     		b	.L151
 1502              	.L239:
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1503              		.loc 1 1146 7
 1504 09d6 00BF     		nop
 1505 09d8 04E0     		b	.L151
 1506              	.L240:
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_CLKP:
 1507              		.loc 1 1142 7
 1508 09da 00BF     		nop
 1509 09dc 02E0     		b	.L151
 1510              	.L241:
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1511              		.loc 1 1137 7
 1512 09de 00BF     		nop
 1513 09e0 00E0     		b	.L151
 1514              	.L242:
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1515              		.loc 1 1119 7
 1516 09e2 00BF     		nop
 1517              	.L151:
1151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1518              		.loc 1 1153 7
 1519 09e4 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1520 09e6 002B     		cmp	r3, #0
 1521 09e8 0AD1     		bne	.L152
1154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM1 clock*/
1156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 1522              		.loc 1 1156 7
 1523 09ea 2E4B     		ldr	r3, .L262
 1524 09ec 5B6D     		ldr	r3, [r3, #84]
 1525 09ee 23F0E042 		bic	r2, r3, #1879048192
 1526 09f2 7B68     		ldr	r3, [r7, #4]
 1527 09f4 D3F88C30 		ldr	r3, [r3, #140]
 1528 09f8 2A49     		ldr	r1, .L262
 1529 09fa 1343     		orrs	r3, r3, r2
 1530 09fc 4B65     		str	r3, [r1, #84]
 1531 09fe 01E0     		b	.L143
 1532              	.L152:
1157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1533              		.loc 1 1161 14
 1534 0a00 FB7D     		ldrb	r3, [r7, #23]
 1535 0a02 BB75     		strb	r3, [r7, #22]
 1536              	.L143:
1162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM2 configuration -------------------------------*/
1166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 1537              		.loc 1 1166 21
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 49


 1538 0a04 7B68     		ldr	r3, [r7, #4]
 1539 0a06 1B68     		ldr	r3, [r3]
 1540              		.loc 1 1166 45
 1541 0a08 03F04003 		and	r3, r3, #64
 1542              		.loc 1 1166 5
 1543 0a0c 002B     		cmp	r3, #0
 1544 0a0e 4DD0     		beq	.L153
1167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim2ClockSelection)
 1545              		.loc 1 1168 25
 1546 0a10 7B68     		ldr	r3, [r7, #4]
 1547 0a12 D3F89830 		ldr	r3, [r3, #152]
 1548              		.loc 1 1168 5
 1549 0a16 B3F5A05F 		cmp	r3, #5120
 1550 0a1a 2ED0     		beq	.L243
 1551 0a1c B3F5A05F 		cmp	r3, #5120
 1552 0a20 28D8     		bhi	.L155
 1553 0a22 B3F5805F 		cmp	r3, #4096
 1554 0a26 2AD0     		beq	.L244
 1555 0a28 B3F5805F 		cmp	r3, #4096
 1556 0a2c 22D8     		bhi	.L155
 1557 0a2e B3F5406F 		cmp	r3, #3072
 1558 0a32 26D0     		beq	.L245
 1559 0a34 B3F5406F 		cmp	r3, #3072
 1560 0a38 1CD8     		bhi	.L155
 1561 0a3a B3F5006F 		cmp	r3, #2048
 1562 0a3e 10D0     		beq	.L158
 1563 0a40 B3F5006F 		cmp	r3, #2048
 1564 0a44 16D8     		bhi	.L155
 1565 0a46 002B     		cmp	r3, #0
 1566 0a48 1DD0     		beq	.L246
 1567 0a4a B3F5806F 		cmp	r3, #1024
 1568 0a4e 11D1     		bne	.L155
1169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM2*/
1171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/
1175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1569              		.loc 1 1176 13
 1570 0a50 7B68     		ldr	r3, [r7, #4]
 1571 0a52 0433     		adds	r3, r3, #4
 1572 0a54 0021     		movs	r1, #0
 1573 0a56 1846     		mov	r0, r3
 1574 0a58 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1575 0a5c 0346     		mov	r3, r0
 1576 0a5e FB75     		strb	r3, [r7, #23]
1177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1577              		.loc 1 1179 7
 1578 0a60 12E0     		b	.L161
 1579              	.L158:
1180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 50


1182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1580              		.loc 1 1182 13
 1581 0a62 7B68     		ldr	r3, [r7, #4]
 1582 0a64 2433     		adds	r3, r3, #36
 1583 0a66 0221     		movs	r1, #2
 1584 0a68 1846     		mov	r0, r3
 1585 0a6a FFF7FEFF 		bl	RCCEx_PLL3_Config
 1586 0a6e 0346     		mov	r3, r0
 1587 0a70 FB75     		strb	r3, [r7, #23]
1183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1588              		.loc 1 1185 7
 1589 0a72 09E0     		b	.L161
 1590              	.L155:
1186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_LSE:
1188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM2 clock*/
1189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_LSI:
1193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM2 clock*/
1194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_CLKP:
1197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
1198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1591              		.loc 1 1202 11
 1592 0a74 0123     		movs	r3, #1
 1593 0a76 FB75     		strb	r3, [r7, #23]
1203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1594              		.loc 1 1203 7
 1595 0a78 06E0     		b	.L161
 1596              	.L243:
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1597              		.loc 1 1199 7
 1598 0a7a 00BF     		nop
 1599 0a7c 04E0     		b	.L161
 1600              	.L244:
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_CLKP:
 1601              		.loc 1 1195 7
 1602 0a7e 00BF     		nop
 1603 0a80 02E0     		b	.L161
 1604              	.L245:
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1605              		.loc 1 1190 7
 1606 0a82 00BF     		nop
 1607 0a84 00E0     		b	.L161
 1608              	.L246:
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1609              		.loc 1 1172 7
 1610 0a86 00BF     		nop
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 51


 1611              	.L161:
1204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1612              		.loc 1 1206 7
 1613 0a88 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1614 0a8a 002B     		cmp	r3, #0
 1615 0a8c 0CD1     		bne	.L162
1207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM2 clock*/
1209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 1616              		.loc 1 1209 7
 1617 0a8e 054B     		ldr	r3, .L262
 1618 0a90 9B6D     		ldr	r3, [r3, #88]
 1619 0a92 23F4E052 		bic	r2, r3, #7168
 1620 0a96 7B68     		ldr	r3, [r7, #4]
 1621 0a98 D3F89830 		ldr	r3, [r3, #152]
 1622 0a9c 0149     		ldr	r1, .L262
 1623 0a9e 1343     		orrs	r3, r3, r2
 1624 0aa0 8B65     		str	r3, [r1, #88]
 1625 0aa2 03E0     		b	.L153
 1626              	.L263:
 1627              		.align	2
 1628              	.L262:
 1629 0aa4 00440258 		.word	1476543488
 1630              	.L162:
1210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1631              		.loc 1 1214 14
 1632 0aa8 FB7D     		ldrb	r3, [r7, #23]
 1633 0aaa BB75     		strb	r3, [r7, #22]
 1634              	.L153:
1215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM345 configuration -------------------------------*/
1219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 1635              		.loc 1 1219 21
 1636 0aac 7B68     		ldr	r3, [r7, #4]
 1637 0aae 1B68     		ldr	r3, [r3]
 1638              		.loc 1 1219 45
 1639 0ab0 03F08003 		and	r3, r3, #128
 1640              		.loc 1 1219 5
 1641 0ab4 002B     		cmp	r3, #0
 1642 0ab6 4BD0     		beq	.L163
1220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim345ClockSelection)
 1643              		.loc 1 1221 25
 1644 0ab8 7B68     		ldr	r3, [r7, #4]
 1645 0aba D3F89C30 		ldr	r3, [r3, #156]
 1646              		.loc 1 1221 5
 1647 0abe B3F5204F 		cmp	r3, #40960
 1648 0ac2 2ED0     		beq	.L247
 1649 0ac4 B3F5204F 		cmp	r3, #40960
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 52


 1650 0ac8 28D8     		bhi	.L165
 1651 0aca B3F5004F 		cmp	r3, #32768
 1652 0ace 2AD0     		beq	.L248
 1653 0ad0 B3F5004F 		cmp	r3, #32768
 1654 0ad4 22D8     		bhi	.L165
 1655 0ad6 B3F5C04F 		cmp	r3, #24576
 1656 0ada 26D0     		beq	.L249
 1657 0adc B3F5C04F 		cmp	r3, #24576
 1658 0ae0 1CD8     		bhi	.L165
 1659 0ae2 B3F5804F 		cmp	r3, #16384
 1660 0ae6 10D0     		beq	.L168
 1661 0ae8 B3F5804F 		cmp	r3, #16384
 1662 0aec 16D8     		bhi	.L165
 1663 0aee 002B     		cmp	r3, #0
 1664 0af0 1DD0     		beq	.L250
 1665 0af2 B3F5005F 		cmp	r3, #8192
 1666 0af6 11D1     		bne	.L165
1222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 *
1225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
1229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1667              		.loc 1 1229 13
 1668 0af8 7B68     		ldr	r3, [r7, #4]
 1669 0afa 0433     		adds	r3, r3, #4
 1670 0afc 0021     		movs	r1, #0
 1671 0afe 1846     		mov	r0, r3
 1672 0b00 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1673 0b04 0346     		mov	r3, r0
 1674 0b06 FB75     		strb	r3, [r7, #23]
1230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1675              		.loc 1 1232 7
 1676 0b08 12E0     		b	.L171
 1677              	.L168:
1233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
1235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1678              		.loc 1 1235 13
 1679 0b0a 7B68     		ldr	r3, [r7, #4]
 1680 0b0c 2433     		adds	r3, r3, #36
 1681 0b0e 0221     		movs	r1, #2
 1682 0b10 1846     		mov	r0, r3
 1683 0b12 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1684 0b16 0346     		mov	r3, r0
 1685 0b18 FB75     		strb	r3, [r7, #23]
1236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1686              		.loc 1 1238 7
 1687 0b1a 09E0     		b	.L171
 1688              	.L165:
1239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 53


1240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_LSE:
1241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM3/4/5 clock */
1242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_LSI:
1246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM3/4/5 clock */
1247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_CLKP:
1250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
1251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1689              		.loc 1 1255 11
 1690 0b1c 0123     		movs	r3, #1
 1691 0b1e FB75     		strb	r3, [r7, #23]
1256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1692              		.loc 1 1256 7
 1693 0b20 06E0     		b	.L171
 1694              	.L247:
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1695              		.loc 1 1252 7
 1696 0b22 00BF     		nop
 1697 0b24 04E0     		b	.L171
 1698              	.L248:
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_CLKP:
 1699              		.loc 1 1248 7
 1700 0b26 00BF     		nop
 1701 0b28 02E0     		b	.L171
 1702              	.L249:
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1703              		.loc 1 1243 7
 1704 0b2a 00BF     		nop
 1705 0b2c 00E0     		b	.L171
 1706              	.L250:
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1707              		.loc 1 1226 7
 1708 0b2e 00BF     		nop
 1709              	.L171:
1257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1710              		.loc 1 1259 7
 1711 0b30 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1712 0b32 002B     		cmp	r3, #0
 1713 0b34 0AD1     		bne	.L172
1260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM3/4/5 clock */
1262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 1714              		.loc 1 1262 7
 1715 0b36 9D4B     		ldr	r3, .L264
 1716 0b38 9B6D     		ldr	r3, [r3, #88]
 1717 0b3a 23F46042 		bic	r2, r3, #57344
 1718 0b3e 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 54


 1719 0b40 D3F89C30 		ldr	r3, [r3, #156]
 1720 0b44 9949     		ldr	r1, .L264
 1721 0b46 1343     		orrs	r3, r3, r2
 1722 0b48 8B65     		str	r3, [r1, #88]
 1723 0b4a 01E0     		b	.L163
 1724              	.L172:
1263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1725              		.loc 1 1267 14
 1726 0b4c FB7D     		ldrb	r3, [r7, #23]
 1727 0b4e BB75     		strb	r3, [r7, #22]
 1728              	.L163:
1268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
1272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
1274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));
1277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
1279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
1281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           status = HAL_ERROR;
1283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
1287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 1729              		.loc 1 1290 21
 1730 0b50 7B68     		ldr	r3, [r7, #4]
 1731 0b52 1B68     		ldr	r3, [r3]
 1732              		.loc 1 1290 45
 1733 0b54 03F00803 		and	r3, r3, #8
 1734              		.loc 1 1290 5
 1735 0b58 002B     		cmp	r3, #0
 1736 0b5a 1AD0     		beq	.L173
1291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
1294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 1737              		.loc 1 1295 23
 1738 0b5c 7B68     		ldr	r3, [r7, #4]
 1739 0b5e D3F88030 		ldr	r3, [r3, #128]
 1740              		.loc 1 1295 8
 1741 0b62 B3F5805F 		cmp	r3, #4096
 1742 0b66 0AD1     		bne	.L174
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 55


1296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 1743              		.loc 1 1297 12
 1744 0b68 7B68     		ldr	r3, [r7, #4]
 1745 0b6a 2433     		adds	r3, r3, #36
 1746 0b6c 0221     		movs	r1, #2
 1747 0b6e 1846     		mov	r0, r3
 1748 0b70 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1749 0b74 0346     		mov	r3, r0
 1750              		.loc 1 1297 11
 1751 0b76 002B     		cmp	r3, #0
 1752 0b78 01D0     		beq	.L174
1298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           status = HAL_ERROR;
 1753              		.loc 1 1299 18
 1754 0b7a 0123     		movs	r3, #1
 1755 0b7c BB75     		strb	r3, [r7, #22]
 1756              	.L174:
1300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 1757              		.loc 1 1303 7
 1758 0b7e 8B4B     		ldr	r3, .L264
 1759 0b80 5B6D     		ldr	r3, [r3, #84]
 1760 0b82 23F44052 		bic	r2, r3, #12288
 1761 0b86 7B68     		ldr	r3, [r7, #4]
 1762 0b88 D3F88030 		ldr	r3, [r3, #128]
 1763 0b8c 8749     		ldr	r1, .L264
 1764 0b8e 1343     		orrs	r3, r3, r2
 1765 0b90 4B65     		str	r3, [r1, #84]
 1766              	.L173:
1304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* I2C5 */
1307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C4 Configuration ------------------------*/
1309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 1767              		.loc 1 1309 21
 1768 0b92 7B68     		ldr	r3, [r7, #4]
 1769 0b94 1B68     		ldr	r3, [r3]
 1770              		.loc 1 1309 45
 1771 0b96 03F01003 		and	r3, r3, #16
 1772              		.loc 1 1309 5
 1773 0b9a 002B     		cmp	r3, #0
 1774 0b9c 1AD0     		beq	.L175
1310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
1313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 1775              		.loc 1 1314 23
 1776 0b9e 7B68     		ldr	r3, [r7, #4]
 1777 0ba0 D3F89430 		ldr	r3, [r3, #148]
 1778              		.loc 1 1314 8
 1779 0ba4 B3F5807F 		cmp	r3, #256
 1780 0ba8 0AD1     		bne	.L176
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 56


1315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 1781              		.loc 1 1316 10
 1782 0baa 7B68     		ldr	r3, [r7, #4]
 1783 0bac 2433     		adds	r3, r3, #36
 1784 0bae 0221     		movs	r1, #2
 1785 0bb0 1846     		mov	r0, r3
 1786 0bb2 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1787 0bb6 0346     		mov	r3, r0
 1788              		.loc 1 1316 9
 1789 0bb8 002B     		cmp	r3, #0
 1790 0bba 01D0     		beq	.L176
1317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 1791              		.loc 1 1318 16
 1792 0bbc 0123     		movs	r3, #1
 1793 0bbe BB75     		strb	r3, [r7, #22]
 1794              	.L176:
1319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 1795              		.loc 1 1322 7
 1796 0bc0 7A4B     		ldr	r3, .L264
 1797 0bc2 9B6D     		ldr	r3, [r3, #88]
 1798 0bc4 23F44072 		bic	r2, r3, #768
 1799 0bc8 7B68     		ldr	r3, [r7, #4]
 1800 0bca D3F89430 		ldr	r3, [r3, #148]
 1801 0bce 7749     		ldr	r1, .L264
 1802 0bd0 1343     		orrs	r3, r3, r2
 1803 0bd2 8B65     		str	r3, [r1, #88]
 1804              	.L175:
1323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- ADC configuration -------------------------------*/
1327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 1805              		.loc 1 1327 21
 1806 0bd4 7B68     		ldr	r3, [r7, #4]
 1807 0bd6 1B68     		ldr	r3, [r3]
 1808              		.loc 1 1327 45
 1809 0bd8 03F40023 		and	r3, r3, #524288
 1810              		.loc 1 1327 5
 1811 0bdc 002B     		cmp	r3, #0
 1812 0bde 34D0     		beq	.L177
1328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->AdcClockSelection)
 1813              		.loc 1 1329 25
 1814 0be0 7B68     		ldr	r3, [r7, #4]
 1815 0be2 D3F8A030 		ldr	r3, [r3, #160]
 1816              		.loc 1 1329 5
 1817 0be6 B3F5003F 		cmp	r3, #131072
 1818 0bea 1DD0     		beq	.L251
 1819 0bec B3F5003F 		cmp	r3, #131072
 1820 0bf0 17D8     		bhi	.L179
 1821 0bf2 002B     		cmp	r3, #0
 1822 0bf4 03D0     		beq	.L180
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 57


 1823 0bf6 B3F5803F 		cmp	r3, #65536
 1824 0bfa 09D0     		beq	.L181
 1825 0bfc 11E0     		b	.L179
 1826              	.L180:
1330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/
1333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1827              		.loc 1 1334 13
 1828 0bfe 7B68     		ldr	r3, [r7, #4]
 1829 0c00 0433     		adds	r3, r3, #4
 1830 0c02 0021     		movs	r1, #0
 1831 0c04 1846     		mov	r0, r3
 1832 0c06 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1833 0c0a 0346     		mov	r3, r0
 1834 0c0c FB75     		strb	r3, [r7, #23]
1335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1835              		.loc 1 1337 7
 1836 0c0e 0CE0     		b	.L182
 1837              	.L181:
1338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
1340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1838              		.loc 1 1340 13
 1839 0c10 7B68     		ldr	r3, [r7, #4]
 1840 0c12 2433     		adds	r3, r3, #36
 1841 0c14 0221     		movs	r1, #2
 1842 0c16 1846     		mov	r0, r3
 1843 0c18 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1844 0c1c 0346     		mov	r3, r0
 1845 0c1e FB75     		strb	r3, [r7, #23]
1341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1846              		.loc 1 1343 7
 1847 0c20 03E0     		b	.L182
 1848              	.L179:
1344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_CLKP:
1346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
1347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1849              		.loc 1 1351 11
 1850 0c22 0123     		movs	r3, #1
 1851 0c24 FB75     		strb	r3, [r7, #23]
1352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1852              		.loc 1 1352 7
 1853 0c26 00E0     		b	.L182
 1854              	.L251:
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1855              		.loc 1 1348 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 58


 1856 0c28 00BF     		nop
 1857              	.L182:
1353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1858              		.loc 1 1355 7
 1859 0c2a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1860 0c2c 002B     		cmp	r3, #0
 1861 0c2e 0AD1     		bne	.L183
1356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of ADC clock*/
1358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 1862              		.loc 1 1358 7
 1863 0c30 5E4B     		ldr	r3, .L264
 1864 0c32 9B6D     		ldr	r3, [r3, #88]
 1865 0c34 23F44032 		bic	r2, r3, #196608
 1866 0c38 7B68     		ldr	r3, [r7, #4]
 1867 0c3a D3F8A030 		ldr	r3, [r3, #160]
 1868 0c3e 5B49     		ldr	r1, .L264
 1869 0c40 1343     		orrs	r3, r3, r2
 1870 0c42 8B65     		str	r3, [r1, #88]
 1871 0c44 01E0     		b	.L177
 1872              	.L183:
1359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1873              		.loc 1 1363 14
 1874 0c46 FB7D     		ldrb	r3, [r7, #23]
 1875 0c48 BB75     		strb	r3, [r7, #22]
 1876              	.L177:
1364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ USB Configuration -------------------------*/
1368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 1877              		.loc 1 1368 21
 1878 0c4a 7B68     		ldr	r3, [r7, #4]
 1879 0c4c 1B68     		ldr	r3, [r3]
 1880              		.loc 1 1368 45
 1881 0c4e 03F48023 		and	r3, r3, #262144
 1882              		.loc 1 1368 5
 1883 0c52 002B     		cmp	r3, #0
 1884 0c54 33D0     		beq	.L184
1369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->UsbClockSelection)
 1885              		.loc 1 1371 25
 1886 0c56 7B68     		ldr	r3, [r7, #4]
 1887 0c58 D3F88430 		ldr	r3, [r3, #132]
 1888              		.loc 1 1371 5
 1889 0c5c B3F5401F 		cmp	r3, #3145728
 1890 0c60 1CD0     		beq	.L252
 1891 0c62 B3F5401F 		cmp	r3, #3145728
 1892 0c66 16D8     		bhi	.L186
 1893 0c68 B3F5801F 		cmp	r3, #1048576
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 59


 1894 0c6c 03D0     		beq	.L187
 1895 0c6e B3F5001F 		cmp	r3, #2097152
 1896 0c72 07D0     		beq	.L188
 1897 0c74 0FE0     		b	.L186
 1898              	.L187:
1372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
1374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable USB Clock output generated form System USB . */
1375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1899              		.loc 1 1375 7
 1900 0c76 4D4B     		ldr	r3, .L264
 1901 0c78 DB6A     		ldr	r3, [r3, #44]
 1902 0c7a 4C4A     		ldr	r2, .L264
 1903 0c7c 43F40033 		orr	r3, r3, #131072
 1904 0c80 D362     		str	r3, [r2, #44]
1376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1905              		.loc 1 1378 7
 1906 0c82 0CE0     		b	.L189
 1907              	.L188:
1379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/
1381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1908              		.loc 1 1382 13
 1909 0c84 7B68     		ldr	r3, [r7, #4]
 1910 0c86 2433     		adds	r3, r3, #36
 1911 0c88 0121     		movs	r1, #1
 1912 0c8a 1846     		mov	r0, r3
 1913 0c8c FFF7FEFF 		bl	RCCEx_PLL3_Config
 1914 0c90 0346     		mov	r3, r0
 1915 0c92 FB75     		strb	r3, [r7, #23]
1383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1916              		.loc 1 1385 7
 1917 0c94 03E0     		b	.L189
 1918              	.L186:
1386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_HSI48:
1388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI48 oscillator is used as source of USB clock */
1389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1919              		.loc 1 1393 11
 1920 0c96 0123     		movs	r3, #1
 1921 0c98 FB75     		strb	r3, [r7, #23]
1394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1922              		.loc 1 1394 7
 1923 0c9a 00E0     		b	.L189
 1924              	.L252:
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1925              		.loc 1 1390 7
 1926 0c9c 00BF     		nop
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 60


 1927              	.L189:
1395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1928              		.loc 1 1397 7
 1929 0c9e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1930 0ca0 002B     		cmp	r3, #0
 1931 0ca2 0AD1     		bne	.L190
1398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USB clock*/
1400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 1932              		.loc 1 1400 7
 1933 0ca4 414B     		ldr	r3, .L264
 1934 0ca6 5B6D     		ldr	r3, [r3, #84]
 1935 0ca8 23F44012 		bic	r2, r3, #3145728
 1936 0cac 7B68     		ldr	r3, [r7, #4]
 1937 0cae D3F88430 		ldr	r3, [r3, #132]
 1938 0cb2 3E49     		ldr	r1, .L264
 1939 0cb4 1343     		orrs	r3, r3, r2
 1940 0cb6 4B65     		str	r3, [r1, #84]
 1941 0cb8 01E0     		b	.L184
 1942              	.L190:
1401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1943              		.loc 1 1405 14
 1944 0cba FB7D     		ldrb	r3, [r7, #23]
 1945 0cbc BB75     		strb	r3, [r7, #22]
 1946              	.L184:
1406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------- SDMMC Configuration ------------------------------------*
1411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 1947              		.loc 1 1411 21
 1948 0cbe 7B68     		ldr	r3, [r7, #4]
 1949 0cc0 1B68     		ldr	r3, [r3]
 1950              		.loc 1 1411 45
 1951 0cc2 03F48033 		and	r3, r3, #65536
 1952              		.loc 1 1411 5
 1953 0cc6 002B     		cmp	r3, #0
 1954 0cc8 29D0     		beq	.L191
1412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
1415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->SdmmcClockSelection)
 1955              		.loc 1 1416 25
 1956 0cca 7B68     		ldr	r3, [r7, #4]
 1957 0ccc DB6C     		ldr	r3, [r3, #76]
 1958              		.loc 1 1416 5
 1959 0cce 002B     		cmp	r3, #0
 1960 0cd0 03D0     		beq	.L192
 1961 0cd2 B3F5803F 		cmp	r3, #65536
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 61


 1962 0cd6 07D0     		beq	.L193
 1963 0cd8 0FE0     		b	.L213
 1964              	.L192:
1417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
1419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SDMMC Clock output generated form System PLL . */
1420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1965              		.loc 1 1420 7
 1966 0cda 344B     		ldr	r3, .L264
 1967 0cdc DB6A     		ldr	r3, [r3, #44]
 1968 0cde 334A     		ldr	r2, .L264
 1969 0ce0 43F40033 		orr	r3, r3, #131072
 1970 0ce4 D362     		str	r3, [r2, #44]
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SDMMC clock source configuration done later after clock selection check */
1423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1971              		.loc 1 1423 7
 1972 0ce6 0BE0     		b	.L195
 1973              	.L193:
1424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/
1426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 1974              		.loc 1 1427 13
 1975 0ce8 7B68     		ldr	r3, [r7, #4]
 1976 0cea 0433     		adds	r3, r3, #4
 1977 0cec 0221     		movs	r1, #2
 1978 0cee 1846     		mov	r0, r3
 1979 0cf0 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1980 0cf4 0346     		mov	r3, r0
 1981 0cf6 FB75     		strb	r3, [r7, #23]
1428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SDMMC clock source configuration done later after clock selection check */
1430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1982              		.loc 1 1430 7
 1983 0cf8 02E0     		b	.L195
 1984              	.L213:
1431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1985              		.loc 1 1433 11
 1986 0cfa 0123     		movs	r3, #1
 1987 0cfc FB75     		strb	r3, [r7, #23]
1434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1988              		.loc 1 1434 7
 1989 0cfe 00BF     		nop
 1990              	.L195:
1435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1991              		.loc 1 1437 7
 1992 0d00 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1993 0d02 002B     		cmp	r3, #0
 1994 0d04 09D1     		bne	.L196
1438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SDMMC clock*/
1440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 62


 1995              		.loc 1 1440 7
 1996 0d06 294B     		ldr	r3, .L264
 1997 0d08 DB6C     		ldr	r3, [r3, #76]
 1998 0d0a 23F48032 		bic	r2, r3, #65536
 1999 0d0e 7B68     		ldr	r3, [r7, #4]
 2000 0d10 DB6C     		ldr	r3, [r3, #76]
 2001 0d12 2649     		ldr	r1, .L264
 2002 0d14 1343     		orrs	r3, r3, r2
 2003 0d16 CB64     		str	r3, [r1, #76]
 2004 0d18 01E0     		b	.L191
 2005              	.L196:
1441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2006              		.loc 1 1445 14
 2007 0d1a FB7D     		ldrb	r3, [r7, #23]
 2008 0d1c BB75     		strb	r3, [r7, #22]
 2009              	.L191:
1446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------------------- LTDC Configuration -----------------------------------*/
1451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 2010              		.loc 1 1451 21
 2011 0d1e 7B68     		ldr	r3, [r7, #4]
 2012 0d20 1B68     		ldr	r3, [r3]
 2013              		.loc 1 1451 45
 2014 0d22 03F00053 		and	r3, r3, #536870912
 2015              		.loc 1 1451 5
 2016 0d26 002B     		cmp	r3, #0
 2017 0d28 0AD0     		beq	.L197
1452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 2018              		.loc 1 1453 8
 2019 0d2a 7B68     		ldr	r3, [r7, #4]
 2020 0d2c 2433     		adds	r3, r3, #36
 2021 0d2e 0221     		movs	r1, #2
 2022 0d30 1846     		mov	r0, r3
 2023 0d32 FFF7FEFF 		bl	RCCEx_PLL3_Config
 2024 0d36 0346     		mov	r3, r0
 2025              		.loc 1 1453 7
 2026 0d38 002B     		cmp	r3, #0
 2027 0d3a 01D0     		beq	.L197
1454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status=HAL_ERROR;
 2028              		.loc 1 1455 13
 2029 0d3c 0123     		movs	r3, #1
 2030 0d3e BB75     		strb	r3, [r7, #22]
 2031              	.L197:
1456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ RNG Configuration -------------------------*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 63


1461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 2032              		.loc 1 1461 21
 2033 0d40 7B68     		ldr	r3, [r7, #4]
 2034 0d42 1B68     		ldr	r3, [r3]
 2035              		.loc 1 1461 45
 2036 0d44 03F40033 		and	r3, r3, #131072
 2037              		.loc 1 1461 5
 2038 0d48 002B     		cmp	r3, #0
 2039 0d4a 33D0     		beq	.L198
1462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->RngClockSelection)
 2040              		.loc 1 1464 25
 2041 0d4c 7B68     		ldr	r3, [r7, #4]
 2042 0d4e DB6F     		ldr	r3, [r3, #124]
 2043              		.loc 1 1464 5
 2044 0d50 B3F5407F 		cmp	r3, #768
 2045 0d54 17D0     		beq	.L253
 2046 0d56 B3F5407F 		cmp	r3, #768
 2047 0d5a 11D8     		bhi	.L200
 2048 0d5c B3F5007F 		cmp	r3, #512
 2049 0d60 13D0     		beq	.L254
 2050 0d62 B3F5007F 		cmp	r3, #512
 2051 0d66 0BD8     		bhi	.L200
 2052 0d68 002B     		cmp	r3, #0
 2053 0d6a 10D0     		beq	.L255
 2054 0d6c B3F5807F 		cmp	r3, #256
 2055 0d70 06D1     		bne	.L200
1465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
1467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable RNG Clock output generated form System RNG . */
1468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 2056              		.loc 1 1468 7
 2057 0d72 0E4B     		ldr	r3, .L264
 2058 0d74 DB6A     		ldr	r3, [r3, #44]
 2059 0d76 0D4A     		ldr	r2, .L264
 2060 0d78 43F40033 		orr	r3, r3, #131072
 2061 0d7c D362     		str	r3, [r2, #44]
1469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2062              		.loc 1 1471 7
 2063 0d7e 07E0     		b	.L203
 2064              	.L200:
1472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_LSE: /* LSE is used as clock source for RNG*/
1474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_LSI: /* LSI is used as clock source for RNG*/
1479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_HSI48:
1483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI48 oscillator is used as source of RNG clock */
1484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 64


1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 2065              		.loc 1 1488 11
 2066 0d80 0123     		movs	r3, #1
 2067 0d82 FB75     		strb	r3, [r7, #23]
1489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2068              		.loc 1 1489 7
 2069 0d84 04E0     		b	.L203
 2070              	.L253:
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_HSI48:
 2071              		.loc 1 1481 7
 2072 0d86 00BF     		nop
 2073 0d88 02E0     		b	.L203
 2074              	.L254:
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2075              		.loc 1 1476 7
 2076 0d8a 00BF     		nop
 2077 0d8c 00E0     		b	.L203
 2078              	.L255:
1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2079              		.loc 1 1485 7
 2080 0d8e 00BF     		nop
 2081              	.L203:
1490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 2082              		.loc 1 1492 7
 2083 0d90 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 2084 0d92 002B     		cmp	r3, #0
 2085 0d94 0CD1     		bne	.L204
1493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of RNG clock*/
1495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 2086              		.loc 1 1495 7
 2087 0d96 054B     		ldr	r3, .L264
 2088 0d98 5B6D     		ldr	r3, [r3, #84]
 2089 0d9a 23F44072 		bic	r2, r3, #768
 2090 0d9e 7B68     		ldr	r3, [r7, #4]
 2091 0da0 DB6F     		ldr	r3, [r3, #124]
 2092 0da2 0249     		ldr	r1, .L264
 2093 0da4 1343     		orrs	r3, r3, r2
 2094 0da6 4B65     		str	r3, [r1, #84]
 2095 0da8 04E0     		b	.L198
 2096              	.L265:
 2097 0daa 00BF     		.align	2
 2098              	.L264:
 2099 0dac 00440258 		.word	1476543488
 2100              	.L204:
1496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2101              		.loc 1 1500 14
 2102 0db0 FB7D     		ldrb	r3, [r7, #23]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 65


 2103 0db2 BB75     		strb	r3, [r7, #22]
 2104              	.L198:
1501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ SWPMI1 Configuration ------------------------*/
1506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 2105              		.loc 1 1506 21
 2106 0db4 7B68     		ldr	r3, [r7, #4]
 2107 0db6 1B68     		ldr	r3, [r3]
 2108              		.loc 1 1506 45
 2109 0db8 03F48013 		and	r3, r3, #1048576
 2110              		.loc 1 1506 5
 2111 0dbc 002B     		cmp	r3, #0
 2112 0dbe 08D0     		beq	.L205
1507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
1510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 interface clock source */
1512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 2113              		.loc 1 1512 5
 2114 0dc0 314B     		ldr	r3, .L266
 2115 0dc2 1B6D     		ldr	r3, [r3, #80]
 2116 0dc4 23F00042 		bic	r2, r3, #-2147483648
 2117 0dc8 7B68     		ldr	r3, [r7, #4]
 2118 0dca 1B6F     		ldr	r3, [r3, #112]
 2119 0dcc 2E49     		ldr	r1, .L266
 2120 0dce 1343     		orrs	r3, r3, r2
 2121 0dd0 0B65     		str	r3, [r1, #80]
 2122              	.L205:
1513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ HRTIM1 clock Configuration ----------------*/
1516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 2123              		.loc 1 1516 21
 2124 0dd2 7B68     		ldr	r3, [r7, #4]
 2125 0dd4 1B68     		ldr	r3, [r3]
 2126              		.loc 1 1516 45
 2127 0dd6 03F08053 		and	r3, r3, #268435456
 2128              		.loc 1 1516 5
 2129 0dda 002B     		cmp	r3, #0
 2130 0ddc 09D0     		beq	.L206
1517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
1520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the HRTIM1 clock source */
1522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 2131              		.loc 1 1522 5
 2132 0dde 2A4B     		ldr	r3, .L266
 2133 0de0 1B69     		ldr	r3, [r3, #16]
 2134 0de2 23F48042 		bic	r2, r3, #16384
 2135 0de6 7B68     		ldr	r3, [r7, #4]
 2136 0de8 D3F8B430 		ldr	r3, [r3, #180]
 2137 0dec 2649     		ldr	r1, .L266
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 66


 2138 0dee 1343     		orrs	r3, r3, r2
 2139 0df0 0B61     		str	r3, [r1, #16]
 2140              	.L206:
1523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*HRTIM1*/
1525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM1 Configuration ------------------------*/
1526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 2141              		.loc 1 1526 21
 2142 0df2 7B68     		ldr	r3, [r7, #4]
 2143 0df4 1B68     		ldr	r3, [r3]
 2144              		.loc 1 1526 45
 2145 0df6 03F40013 		and	r3, r3, #2097152
 2146              		.loc 1 1526 5
 2147 0dfa 002B     		cmp	r3, #0
 2148 0dfc 08D0     		beq	.L207
1527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
1530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
1532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 2149              		.loc 1 1532 5
 2150 0dfe 224B     		ldr	r3, .L266
 2151 0e00 1B6D     		ldr	r3, [r3, #80]
 2152 0e02 23F08072 		bic	r2, r3, #16777216
 2153 0e06 7B68     		ldr	r3, [r7, #4]
 2154 0e08 9B6E     		ldr	r3, [r3, #104]
 2155 0e0a 1F49     		ldr	r1, .L266
 2156 0e0c 1343     		orrs	r3, r3, r2
 2157 0e0e 0B65     		str	r3, [r1, #80]
 2158              	.L207:
1533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM2 Configuration ------------------------*/
1537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
1538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));
1541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM2 interface clock source */
1543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
1544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /* DFSDM2 */
1546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ TIM configuration --------------------------------------*/
1548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 2159              		.loc 1 1548 21
 2160 0e10 7B68     		ldr	r3, [r7, #4]
 2161 0e12 1B68     		ldr	r3, [r3]
 2162              		.loc 1 1548 45
 2163 0e14 03F08043 		and	r3, r3, #1073741824
 2164              		.loc 1 1548 5
 2165 0e18 002B     		cmp	r3, #0
 2166 0e1a 0DD0     		beq	.L208
1549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 67


1551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
1552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure Timer Prescaler */
1554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 2167              		.loc 1 1554 5
 2168 0e1c 1A4B     		ldr	r3, .L266
 2169 0e1e 1B69     		ldr	r3, [r3, #16]
 2170 0e20 194A     		ldr	r2, .L266
 2171 0e22 23F40043 		bic	r3, r3, #32768
 2172 0e26 1361     		str	r3, [r2, #16]
 2173 0e28 174B     		ldr	r3, .L266
 2174 0e2a 1A69     		ldr	r2, [r3, #16]
 2175 0e2c 7B68     		ldr	r3, [r7, #4]
 2176 0e2e D3F8B830 		ldr	r3, [r3, #184]
 2177 0e32 1549     		ldr	r1, .L266
 2178 0e34 1343     		orrs	r3, r3, r2
 2179 0e36 0B61     		str	r3, [r1, #16]
 2180              	.L208:
1555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ CKPER configuration --------------------------------------
1558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 2181              		.loc 1 1558 21
 2182 0e38 7B68     		ldr	r3, [r7, #4]
 2183 0e3a 1B68     		ldr	r3, [r3]
 2184              		.loc 1 1558 5
 2185 0e3c 002B     		cmp	r3, #0
 2186 0e3e 08DA     		bge	.L209
1559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
1562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CKPER clock source */
1564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 2187              		.loc 1 1564 5
 2188 0e40 114B     		ldr	r3, .L266
 2189 0e42 DB6C     		ldr	r3, [r3, #76]
 2190 0e44 23F04052 		bic	r2, r3, #805306368
 2191 0e48 7B68     		ldr	r3, [r7, #4]
 2192 0e4a 1B6D     		ldr	r3, [r3, #80]
 2193 0e4c 0E49     		ldr	r1, .L266
 2194 0e4e 1343     		orrs	r3, r3, r2
 2195 0e50 CB64     		str	r3, [r1, #76]
 2196              	.L209:
1565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ CEC Configuration ------------------------*/
1568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 2197              		.loc 1 1568 21
 2198 0e52 7B68     		ldr	r3, [r7, #4]
 2199 0e54 1B68     		ldr	r3, [r3]
 2200              		.loc 1 1568 45
 2201 0e56 03F40003 		and	r3, r3, #8388608
 2202              		.loc 1 1568 5
 2203 0e5a 002B     		cmp	r3, #0
 2204 0e5c 09D0     		beq	.L210
1569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 68


1570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
1572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CEC interface clock source */
1574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 2205              		.loc 1 1574 5
 2206 0e5e 0A4B     		ldr	r3, .L266
 2207 0e60 5B6D     		ldr	r3, [r3, #84]
 2208 0e62 23F44002 		bic	r2, r3, #12582912
 2209 0e66 7B68     		ldr	r3, [r7, #4]
 2210 0e68 D3F88830 		ldr	r3, [r3, #136]
 2211 0e6c 0649     		ldr	r1, .L266
 2212 0e6e 1343     		orrs	r3, r3, r2
 2213 0e70 4B65     		str	r3, [r1, #84]
 2214              	.L210:
1575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (status == HAL_OK)
 2215              		.loc 1 1577 6
 2216 0e72 BB7D     		ldrb	r3, [r7, #22]	@ zero_extendqisi2
 2217 0e74 002B     		cmp	r3, #0
 2218 0e76 01D1     		bne	.L211
1578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_OK;
 2219              		.loc 1 1579 12
 2220 0e78 0023     		movs	r3, #0
 2221 0e7a 00E0     		b	.L212
 2222              	.L211:
1580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return HAL_ERROR;
 2223              		.loc 1 1581 10
 2224 0e7c 0123     		movs	r3, #1
 2225              	.L212:
1582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2226              		.loc 1 1582 1
 2227 0e7e 1846     		mov	r0, r3
 2228 0e80 1837     		adds	r7, r7, #24
 2229              	.LCFI3:
 2230              		.cfi_def_cfa_offset 8
 2231 0e82 BD46     		mov	sp, r7
 2232              	.LCFI4:
 2233              		.cfi_def_cfa_register 13
 2234              		@ sp needed
 2235 0e84 80BD     		pop	{r7, pc}
 2236              	.L267:
 2237 0e86 00BF     		.align	2
 2238              	.L266:
 2239 0e88 00440258 		.word	1476543488
 2240              		.cfi_endproc
 2241              	.LFE333:
 2243              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 2244              		.align	1
 2245              		.global	HAL_RCCEx_GetPeriphCLKConfig
 2246              		.syntax unified
 2247              		.thumb
 2248              		.thumb_func
 2250              	HAL_RCCEx_GetPeriphCLKConfig:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 69


 2251              	.LFB334:
1583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
1586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
1587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks :
1588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI*, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWPMI, SA
1589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16, RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, LPUART1, I2C4,
1590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A*, SAI4B*, SPI6, RTC, TIM).
1591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
1592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *   (*) : Available on some STM32H7 lines only.
1594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2252              		.loc 1 1596 1
 2253              		.cfi_startproc
 2254              		@ args = 0, pretend = 0, frame = 8
 2255              		@ frame_needed = 1, uses_anonymous_args = 0
 2256              		@ link register save eliminated.
 2257 0000 80B4     		push	{r7}
 2258              	.LCFI5:
 2259              		.cfi_def_cfa_offset 4
 2260              		.cfi_offset 7, -4
 2261 0002 83B0     		sub	sp, sp, #12
 2262              	.LCFI6:
 2263              		.cfi_def_cfa_offset 16
 2264 0004 00AF     		add	r7, sp, #0
 2265              	.LCFI7:
 2266              		.cfi_def_cfa_register 7
 2267 0006 7860     		str	r0, [r7, #4]
1597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
1598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection =
 2268              		.loc 1 1598 39
 2269 0008 7B68     		ldr	r3, [r7, #4]
 2270 000a A34A     		ldr	r2, .L272
 2271 000c 1A60     		str	r2, [r3]
1599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_USART16 | RCC_PERIPHCLK_USART234578 | RCC_PERIPHCLK_LPUART1 |
1600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_I2C4    | RCC_PERIPHCLK_LPTIM1      | RCC_PERIPHCLK_LPTIM2  | RCC_PE
1601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SAI1    | RCC_PERIPHCLK_SPI123      | RCC_PERIPHCLK_SPI45   | RCC_PE
1602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_FDCAN   | RCC_PERIPHCLK_SDMMC       | RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK
1603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_SWPMI1      | RCC_PERIPHCLK_DFSDM1  | RCC_PERIPHCLK
1604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_CEC     | RCC_PERIPHCLK_FMC         | RCC_PERIPHCLK_SPDIFRX | RCC_PERIPHCLK
1605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_CKPER;
1606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C1235;
1609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C123;
 2272              		.loc 1 1610 37
 2273 000e 7B68     		ldr	r3, [r7, #4]
 2274 0010 1B68     		ldr	r3, [r3]
 2275 0012 43F00802 		orr	r2, r3, #8
 2276 0016 7B68     		ldr	r3, [r7, #4]
 2277 0018 1A60     		str	r2, [r3]
1611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*I2C5*/
1612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 70


1613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2A;
1614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_CDCCIP1R_SAI2ASEL */
1615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL)		 
1616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2B;
1617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_CDCCIP1R_SAI2BSEL */
1618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)	 
1619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI23;
 2278              		.loc 1 1619 39
 2279 001a 7B68     		ldr	r3, [r7, #4]
 2280 001c 1B68     		ldr	r3, [r3]
 2281 001e 43F40072 		orr	r2, r3, #512
 2282 0022 7B68     		ldr	r3, [r7, #4]
 2283 0024 1A60     		str	r2, [r3]
1620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
1621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
1622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4A;
 2284              		.loc 1 1622 39
 2285 0026 7B68     		ldr	r3, [r7, #4]
 2286 0028 1B68     		ldr	r3, [r3]
 2287 002a 43F48062 		orr	r2, r3, #1024
 2288 002e 7B68     		ldr	r3, [r7, #4]
 2289 0030 1A60     		str	r2, [r3]
1623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4B;
 2290              		.loc 1 1623 39
 2291 0032 7B68     		ldr	r3, [r7, #4]
 2292 0034 1B68     		ldr	r3, [r3]
 2293 0036 43F40062 		orr	r2, r3, #2048
 2294 003a 7B68     		ldr	r3, [r7, #4]
 2295 003c 1A60     		str	r2, [r3]
1624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI4 */
1625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DFSDM2;
1627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DFSDM2 */
1628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_QSPI;
 2296              		.loc 1 1629 39
 2297 003e 7B68     		ldr	r3, [r7, #4]
 2298 0040 1B68     		ldr	r3, [r3]
 2299 0042 43F00072 		orr	r2, r3, #33554432
 2300 0046 7B68     		ldr	r3, [r7, #4]
 2301 0048 1A60     		str	r2, [r3]
1630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_OSPI;
1633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_HRTIM1;
 2302              		.loc 1 1635 39
 2303 004a 7B68     		ldr	r3, [r7, #4]
 2304 004c 1B68     		ldr	r3, [r3]
 2305 004e 43F08052 		orr	r2, r3, #268435456
 2306 0052 7B68     		ldr	r3, [r7, #4]
 2307 0054 1A60     		str	r2, [r3]
1636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* HRTIM1 */
1637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC;
 2308              		.loc 1 1638 39
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 71


 2309 0056 7B68     		ldr	r3, [r7, #4]
 2310 0058 1B68     		ldr	r3, [r3]
 2311 005a 43F00052 		orr	r2, r3, #536870912
 2312 005e 7B68     		ldr	r3, [r7, #4]
 2313 0060 1A60     		str	r2, [r3]
1639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DSI;
1642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DSI */
1643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL3 Clock configuration -----------------------------------------------*/
1645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> RCC_PLLCKSELR_DIV
 2314              		.loc 1 1645 46
 2315 0062 8E4B     		ldr	r3, .L272+4
 2316 0064 9B6A     		ldr	r3, [r3, #40]
 2317              		.loc 1 1645 31
 2318 0066 1B0D     		lsrs	r3, r3, #20
 2319 0068 03F03F02 		and	r2, r3, #63
 2320              		.loc 1 1645 29
 2321 006c 7B68     		ldr	r3, [r7, #4]
 2322 006e 5A62     		str	r2, [r3, #36]
1646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos)+
 2323              		.loc 1 1646 46
 2324 0070 8A4B     		ldr	r3, .L272+4
 2325 0072 1B6C     		ldr	r3, [r3, #64]
 2326              		.loc 1 1646 31
 2327 0074 C3F30803 		ubfx	r3, r3, #0, #9
 2328              		.loc 1 1646 99
 2329 0078 5A1C     		adds	r2, r3, #1
 2330              		.loc 1 1646 29
 2331 007a 7B68     		ldr	r3, [r7, #4]
 2332 007c 9A62     		str	r2, [r3, #40]
1647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos)+
 2333              		.loc 1 1647 46
 2334 007e 874B     		ldr	r3, .L272+4
 2335 0080 1B6C     		ldr	r3, [r3, #64]
 2336              		.loc 1 1647 31
 2337 0082 1B0E     		lsrs	r3, r3, #24
 2338 0084 03F07F03 		and	r3, r3, #127
 2339              		.loc 1 1647 99
 2340 0088 5A1C     		adds	r2, r3, #1
 2341              		.loc 1 1647 29
 2342 008a 7B68     		ldr	r3, [r7, #4]
 2343 008c 5A63     		str	r2, [r3, #52]
1648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos)+
 2344              		.loc 1 1648 46
 2345 008e 834B     		ldr	r3, .L272+4
 2346 0090 1B6C     		ldr	r3, [r3, #64]
 2347              		.loc 1 1648 31
 2348 0092 5B0A     		lsrs	r3, r3, #9
 2349 0094 03F07F03 		and	r3, r3, #127
 2350              		.loc 1 1648 99
 2351 0098 5A1C     		adds	r2, r3, #1
 2352              		.loc 1 1648 29
 2353 009a 7B68     		ldr	r3, [r7, #4]
 2354 009c DA62     		str	r2, [r3, #44]
1649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos)+
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 72


 2355              		.loc 1 1649 46
 2356 009e 7F4B     		ldr	r3, .L272+4
 2357 00a0 1B6C     		ldr	r3, [r3, #64]
 2358              		.loc 1 1649 31
 2359 00a2 1B0C     		lsrs	r3, r3, #16
 2360 00a4 03F07F03 		and	r3, r3, #127
 2361              		.loc 1 1649 99
 2362 00a8 5A1C     		adds	r2, r3, #1
 2363              		.loc 1 1649 29
 2364 00aa 7B68     		ldr	r3, [r7, #4]
 2365 00ac 1A63     		str	r2, [r3, #48]
1650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3
 2366              		.loc 1 1650 48
 2367 00ae 7B4B     		ldr	r3, .L272+4
 2368 00b0 DB6A     		ldr	r3, [r3, #44]
 2369              		.loc 1 1650 33
 2370 00b2 9B0A     		lsrs	r3, r3, #10
 2371 00b4 03F00302 		and	r2, r3, #3
 2372              		.loc 1 1650 31
 2373 00b8 7B68     		ldr	r3, [r7, #4]
 2374 00ba 9A63     		str	r2, [r3, #56]
1651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFG
 2375              		.loc 1 1651 51
 2376 00bc 774B     		ldr	r3, .L272+4
 2377 00be DB6A     		ldr	r3, [r3, #44]
 2378              		.loc 1 1651 36
 2379 00c0 5B0A     		lsrs	r3, r3, #9
 2380 00c2 03F00102 		and	r2, r3, #1
 2381              		.loc 1 1651 34
 2382 00c6 7B68     		ldr	r3, [r7, #4]
 2383 00c8 DA63     		str	r2, [r3, #60]
1652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL2 Clock configuration -----------------------------------------------*/
1654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> RCC_PLLCKSELR_DIV
 2384              		.loc 1 1654 46
 2385 00ca 744B     		ldr	r3, .L272+4
 2386 00cc 9B6A     		ldr	r3, [r3, #40]
 2387              		.loc 1 1654 31
 2388 00ce 1B0B     		lsrs	r3, r3, #12
 2389 00d0 03F03F02 		and	r2, r3, #63
 2390              		.loc 1 1654 29
 2391 00d4 7B68     		ldr	r3, [r7, #4]
 2392 00d6 5A60     		str	r2, [r3, #4]
1655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos)+
 2393              		.loc 1 1655 46
 2394 00d8 704B     		ldr	r3, .L272+4
 2395 00da 9B6B     		ldr	r3, [r3, #56]
 2396              		.loc 1 1655 31
 2397 00dc C3F30803 		ubfx	r3, r3, #0, #9
 2398              		.loc 1 1655 99
 2399 00e0 5A1C     		adds	r2, r3, #1
 2400              		.loc 1 1655 29
 2401 00e2 7B68     		ldr	r3, [r7, #4]
 2402 00e4 9A60     		str	r2, [r3, #8]
1656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos)+
 2403              		.loc 1 1656 46
 2404 00e6 6D4B     		ldr	r3, .L272+4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 73


 2405 00e8 9B6B     		ldr	r3, [r3, #56]
 2406              		.loc 1 1656 31
 2407 00ea 1B0E     		lsrs	r3, r3, #24
 2408 00ec 03F07F03 		and	r3, r3, #127
 2409              		.loc 1 1656 99
 2410 00f0 5A1C     		adds	r2, r3, #1
 2411              		.loc 1 1656 29
 2412 00f2 7B68     		ldr	r3, [r7, #4]
 2413 00f4 5A61     		str	r2, [r3, #20]
1657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos)+
 2414              		.loc 1 1657 46
 2415 00f6 694B     		ldr	r3, .L272+4
 2416 00f8 9B6B     		ldr	r3, [r3, #56]
 2417              		.loc 1 1657 31
 2418 00fa 5B0A     		lsrs	r3, r3, #9
 2419 00fc 03F07F03 		and	r3, r3, #127
 2420              		.loc 1 1657 99
 2421 0100 5A1C     		adds	r2, r3, #1
 2422              		.loc 1 1657 29
 2423 0102 7B68     		ldr	r3, [r7, #4]
 2424 0104 DA60     		str	r2, [r3, #12]
1658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos)+
 2425              		.loc 1 1658 46
 2426 0106 654B     		ldr	r3, .L272+4
 2427 0108 9B6B     		ldr	r3, [r3, #56]
 2428              		.loc 1 1658 31
 2429 010a 1B0C     		lsrs	r3, r3, #16
 2430 010c 03F07F03 		and	r3, r3, #127
 2431              		.loc 1 1658 99
 2432 0110 5A1C     		adds	r2, r3, #1
 2433              		.loc 1 1658 29
 2434 0112 7B68     		ldr	r3, [r7, #4]
 2435 0114 1A61     		str	r2, [r3, #16]
1659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2
 2436              		.loc 1 1659 48
 2437 0116 614B     		ldr	r3, .L272+4
 2438 0118 DB6A     		ldr	r3, [r3, #44]
 2439              		.loc 1 1659 33
 2440 011a 9B09     		lsrs	r3, r3, #6
 2441 011c 03F00302 		and	r2, r3, #3
 2442              		.loc 1 1659 31
 2443 0120 7B68     		ldr	r3, [r7, #4]
 2444 0122 9A61     		str	r2, [r3, #24]
1660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFG
 2445              		.loc 1 1660 51
 2446 0124 5D4B     		ldr	r3, .L272+4
 2447 0126 DB6A     		ldr	r3, [r3, #44]
 2448              		.loc 1 1660 36
 2449 0128 5B09     		lsrs	r3, r3, #5
 2450 012a 03F00102 		and	r2, r3, #1
 2451              		.loc 1 1660 34
 2452 012e 7B68     		ldr	r3, [r7, #4]
 2453 0130 DA61     		str	r2, [r3, #28]
1661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
1663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart16ClockSelection      = __HAL_RCC_GET_USART16_SOURCE();
 2454              		.loc 1 1663 47
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 74


 2455 0132 5A4B     		ldr	r3, .L272+4
 2456 0134 5B6D     		ldr	r3, [r3, #84]
 2457 0136 03F03802 		and	r2, r3, #56
 2458              		.loc 1 1663 45
 2459 013a 7B68     		ldr	r3, [r7, #4]
 2460 013c 9A67     		str	r2, [r3, #120]
1664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
1665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart234578ClockSelection  = __HAL_RCC_GET_USART234578_SOURCE();
 2461              		.loc 1 1665 47
 2462 013e 574B     		ldr	r3, .L272+4
 2463 0140 5B6D     		ldr	r3, [r3, #84]
 2464 0142 03F00702 		and	r2, r3, #7
 2465              		.loc 1 1665 45
 2466 0146 7B68     		ldr	r3, [r7, #4]
 2467 0148 5A67     		str	r2, [r3, #116]
1666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
1667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection      = __HAL_RCC_GET_LPUART1_SOURCE();
 2468              		.loc 1 1667 47
 2469 014a 544B     		ldr	r3, .L272+4
 2470 014c 9B6D     		ldr	r3, [r3, #88]
 2471 014e 03F00702 		and	r2, r3, #7
 2472              		.loc 1 1667 45
 2473 0152 7B68     		ldr	r3, [r7, #4]
 2474 0154 C3F89020 		str	r2, [r3, #144]
1668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3/5 clock source -----------------------------------------*/
1670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1235ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
1671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3 clock source -------------------------------------------*/
1673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c123ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
 2475              		.loc 1 1673 47
 2476 0158 504B     		ldr	r3, .L272+4
 2477 015a 5B6D     		ldr	r3, [r3, #84]
 2478 015c 03F44052 		and	r2, r3, #12288
 2479              		.loc 1 1673 45
 2480 0160 7B68     		ldr	r3, [r7, #4]
 2481 0162 C3F88020 		str	r2, [r3, #128]
1674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*I2C5*/
1675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection       = __HAL_RCC_GET_LPTIM1_SOURCE();
 2482              		.loc 1 1676 47
 2483 0166 4D4B     		ldr	r3, .L272+4
 2484 0168 5B6D     		ldr	r3, [r3, #84]
 2485 016a 03F0E042 		and	r2, r3, #1879048192
 2486              		.loc 1 1676 45
 2487 016e 7B68     		ldr	r3, [r7, #4]
 2488 0170 C3F88C20 		str	r2, [r3, #140]
1677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection       = __HAL_RCC_GET_LPTIM2_SOURCE();
 2489              		.loc 1 1678 47
 2490 0174 494B     		ldr	r3, .L272+4
 2491 0176 9B6D     		ldr	r3, [r3, #88]
 2492 0178 03F4E052 		and	r2, r3, #7168
 2493              		.loc 1 1678 45
 2494 017c 7B68     		ldr	r3, [r7, #4]
 2495 017e C3F89820 		str	r2, [r3, #152]
1679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 75


1680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim345ClockSelection     = __HAL_RCC_GET_LPTIM345_SOURCE();
 2496              		.loc 1 1680 47
 2497 0182 464B     		ldr	r3, .L272+4
 2498 0184 9B6D     		ldr	r3, [r3, #88]
 2499 0186 03F46042 		and	r2, r3, #57344
 2500              		.loc 1 1680 45
 2501 018a 7B68     		ldr	r3, [r7, #4]
 2502 018c C3F89C20 		str	r2, [r3, #156]
1681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection         = __HAL_RCC_GET_SAI1_SOURCE();
 2503              		.loc 1 1682 47
 2504 0190 424B     		ldr	r3, .L272+4
 2505 0192 1B6D     		ldr	r3, [r3, #80]
 2506 0194 03F00702 		and	r2, r3, #7
 2507              		.loc 1 1682 45
 2508 0198 7B68     		ldr	r3, [r7, #4]
 2509 019a 5A65     		str	r2, [r3, #84]
1683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2/3 clock source ---------------------------------------------*/
1685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai23ClockSelection        = __HAL_RCC_GET_SAI23_SOURCE();
 2510              		.loc 1 1685 47
 2511 019c 3F4B     		ldr	r3, .L272+4
 2512 019e 1B6D     		ldr	r3, [r3, #80]
 2513 01a0 03F4E072 		and	r2, r3, #448
 2514              		.loc 1 1685 45
 2515 01a4 7B68     		ldr	r3, [r7, #4]
 2516 01a6 9A65     		str	r2, [r3, #88]
1686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI3*/
1687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL_0)
1688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2A clock source ---------------------------------------------*/
1689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2AClockSelection        = __HAL_RCC_GET_SAI2A_SOURCE();
1690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2A*/
1691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL_0)
1692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2B clock source ---------------------------------------------*/
1693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2BClockSelection        = __HAL_RCC_GET_SAI2B_SOURCE();
1694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2B*/
1695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
1696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4A clock source ----------------------------------------------*/
1697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();
 2517              		.loc 1 1697 47
 2518 01a8 3C4B     		ldr	r3, .L272+4
 2519 01aa 9B6D     		ldr	r3, [r3, #88]
 2520 01ac 03F46002 		and	r2, r3, #14680064
 2521              		.loc 1 1697 45
 2522 01b0 7B68     		ldr	r3, [r7, #4]
 2523 01b2 C3F8A420 		str	r2, [r3, #164]
1698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4B clock source ----------------------------------------------*/
1699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();
 2524              		.loc 1 1699 47
 2525 01b6 394B     		ldr	r3, .L272+4
 2526 01b8 9B6D     		ldr	r3, [r3, #88]
 2527 01ba 03F0E062 		and	r2, r3, #117440512
 2528              		.loc 1 1699 45
 2529 01be 7B68     		ldr	r3, [r7, #4]
 2530 01c0 C3F8A820 		str	r2, [r3, #168]
1700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI4*/
1701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 76


1702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection          = __HAL_RCC_GET_RTC_SOURCE();
 2531              		.loc 1 1702 47
 2532 01c4 354B     		ldr	r3, .L272+4
 2533 01c6 1B6F     		ldr	r3, [r3, #112]
 2534 01c8 03F44072 		and	r2, r3, #768
 2535              		.loc 1 1702 45
 2536 01cc 7B68     		ldr	r3, [r7, #4]
 2537 01ce C3F8B020 		str	r2, [r3, #176]
1703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection          = __HAL_RCC_GET_USB_SOURCE();
 2538              		.loc 1 1704 47
 2539 01d2 324B     		ldr	r3, .L272+4
 2540 01d4 5B6D     		ldr	r3, [r3, #84]
 2541 01d6 03F44012 		and	r2, r3, #3145728
 2542              		.loc 1 1704 45
 2543 01da 7B68     		ldr	r3, [r7, #4]
 2544 01dc C3F88420 		str	r2, [r3, #132]
1705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SDMMC clock source ----------------------------------------------*/
1706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SdmmcClockSelection        = __HAL_RCC_GET_SDMMC_SOURCE();
 2545              		.loc 1 1706 47
 2546 01e0 2E4B     		ldr	r3, .L272+4
 2547 01e2 DB6C     		ldr	r3, [r3, #76]
 2548 01e4 03F48032 		and	r2, r3, #65536
 2549              		.loc 1 1706 45
 2550 01e8 7B68     		ldr	r3, [r7, #4]
 2551 01ea DA64     		str	r2, [r3, #76]
1707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection          = __HAL_RCC_GET_RNG_SOURCE();
 2552              		.loc 1 1708 47
 2553 01ec 2B4B     		ldr	r3, .L272+4
 2554 01ee 5B6D     		ldr	r3, [r3, #84]
 2555 01f0 03F44072 		and	r2, r3, #768
 2556              		.loc 1 1708 45
 2557 01f4 7B68     		ldr	r3, [r7, #4]
 2558 01f6 DA67     		str	r2, [r3, #124]
1709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the HRTIM1 clock source ---------------------------------------------*/
1711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();
 2559              		.loc 1 1711 47
 2560 01f8 284B     		ldr	r3, .L272+4
 2561 01fa 1B69     		ldr	r3, [r3, #16]
 2562 01fc 03F48042 		and	r2, r3, #16384
 2563              		.loc 1 1711 45
 2564 0200 7B68     		ldr	r3, [r7, #4]
 2565 0202 C3F8B420 		str	r2, [r3, #180]
1712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* HRTIM1 */
1713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection          = __HAL_RCC_GET_ADC_SOURCE();
 2566              		.loc 1 1714 47
 2567 0206 254B     		ldr	r3, .L272+4
 2568 0208 9B6D     		ldr	r3, [r3, #88]
 2569 020a 03F44032 		and	r2, r3, #196608
 2570              		.loc 1 1714 45
 2571 020e 7B68     		ldr	r3, [r7, #4]
 2572 0210 C3F8A020 		str	r2, [r3, #160]
1715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection       = __HAL_RCC_GET_SWPMI1_SOURCE();
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 77


 2573              		.loc 1 1716 47
 2574 0214 214B     		ldr	r3, .L272+4
 2575 0216 1B6D     		ldr	r3, [r3, #80]
 2576 0218 03F00042 		and	r2, r3, #-2147483648
 2577              		.loc 1 1716 45
 2578 021c 7B68     		ldr	r3, [r7, #4]
 2579 021e 1A67     		str	r2, [r3, #112]
1717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection       = __HAL_RCC_GET_DFSDM1_SOURCE();
 2580              		.loc 1 1718 47
 2581 0220 1E4B     		ldr	r3, .L272+4
 2582 0222 1B6D     		ldr	r3, [r3, #80]
 2583 0224 03F08072 		and	r2, r3, #16777216
 2584              		.loc 1 1718 45
 2585 0228 7B68     		ldr	r3, [r7, #4]
 2586 022a 9A66     		str	r2, [r3, #104]
1719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM2 clock source ---------------------------------------------*/
1721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm2ClockSelection       = __HAL_RCC_GET_DFSDM2_SOURCE();
1722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DFSDM2 */
1723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPDIFRX clock source --------------------------------------------*/
1724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SpdifrxClockSelection      = __HAL_RCC_GET_SPDIFRX_SOURCE();
 2587              		.loc 1 1724 47
 2588 022c 1B4B     		ldr	r3, .L272+4
 2589 022e 1B6D     		ldr	r3, [r3, #80]
 2590 0230 03F44012 		and	r2, r3, #3145728
 2591              		.loc 1 1724 45
 2592 0234 7B68     		ldr	r3, [r7, #4]
 2593 0236 5A66     		str	r2, [r3, #100]
1725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI1/2/3 clock source -------------------------------------------*/
1726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi123ClockSelection       = __HAL_RCC_GET_SPI123_SOURCE();
 2594              		.loc 1 1726 47
 2595 0238 184B     		ldr	r3, .L272+4
 2596 023a 1B6D     		ldr	r3, [r3, #80]
 2597 023c 03F4E042 		and	r2, r3, #28672
 2598              		.loc 1 1726 45
 2599 0240 7B68     		ldr	r3, [r7, #4]
 2600 0242 DA65     		str	r2, [r3, #92]
1727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI4/5 clock source ---------------------------------------------*/
1728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi45ClockSelection        = __HAL_RCC_GET_SPI45_SOURCE();
 2601              		.loc 1 1728 47
 2602 0244 154B     		ldr	r3, .L272+4
 2603 0246 1B6D     		ldr	r3, [r3, #80]
 2604 0248 03F4E022 		and	r2, r3, #458752
 2605              		.loc 1 1728 45
 2606 024c 7B68     		ldr	r3, [r7, #4]
 2607 024e 1A66     		str	r2, [r3, #96]
1729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI6 clock source -----------------------------------------------*/
1730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi6ClockSelection         = __HAL_RCC_GET_SPI6_SOURCE();
 2608              		.loc 1 1730 47
 2609 0250 124B     		ldr	r3, .L272+4
 2610 0252 9B6D     		ldr	r3, [r3, #88]
 2611 0254 03F0E042 		and	r2, r3, #1879048192
 2612              		.loc 1 1730 45
 2613 0258 7B68     		ldr	r3, [r7, #4]
 2614 025a C3F8AC20 		str	r2, [r3, #172]
1731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FDCAN clock source ----------------------------------------------*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 78


1732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();
 2615              		.loc 1 1732 47
 2616 025e 0F4B     		ldr	r3, .L272+4
 2617 0260 1B6D     		ldr	r3, [r3, #80]
 2618 0262 03F04052 		and	r2, r3, #805306368
 2619              		.loc 1 1732 45
 2620 0266 7B68     		ldr	r3, [r7, #4]
 2621 0268 DA66     		str	r2, [r3, #108]
1733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CEC clock source ------------------------------------------------*/
1734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection          = __HAL_RCC_GET_CEC_SOURCE();
 2622              		.loc 1 1734 47
 2623 026a 0C4B     		ldr	r3, .L272+4
 2624 026c 5B6D     		ldr	r3, [r3, #84]
 2625 026e 03F44002 		and	r2, r3, #12582912
 2626              		.loc 1 1734 45
 2627 0272 7B68     		ldr	r3, [r7, #4]
 2628 0274 C3F88820 		str	r2, [r3, #136]
1735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FMC clock source ------------------------------------------------*/
1736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FmcClockSelection          = __HAL_RCC_GET_FMC_SOURCE();
 2629              		.loc 1 1736 47
 2630 0278 084B     		ldr	r3, .L272+4
 2631 027a DB6C     		ldr	r3, [r3, #76]
 2632 027c 03F00302 		and	r2, r3, #3
 2633              		.loc 1 1736 45
 2634 0280 7B68     		ldr	r3, [r7, #4]
 2635 0282 5A64     		str	r2, [r3, #68]
1737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the QSPI clock source -----------------------------------------------*/
1739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();
 2636              		.loc 1 1739 47
 2637 0284 054B     		ldr	r3, .L272+4
 2638 0286 DB6C     		ldr	r3, [r3, #76]
 2639 0288 03F03002 		and	r2, r3, #48
 2640              		.loc 1 1739 45
 2641 028c 7B68     		ldr	r3, [r7, #4]
 2642 028e 9A64     		str	r2, [r3, #72]
1740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the OSPI clock source -----------------------------------------------*/
1743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->OspiClockSelection         = __HAL_RCC_GET_OSPI_SOURCE();
1744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();
1749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
1750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CKPER clock source ----------------------------------------------*/
1752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CkperClockSelection        = __HAL_RCC_GET_CLKP_SOURCE();
 2643              		.loc 1 1752 47
 2644 0290 024B     		ldr	r3, .L272+4
 2645 0292 DB6C     		ldr	r3, [r3, #76]
 2646 0294 04E0     		b	.L273
 2647              	.L274:
 2648 0296 00BF     		.align	2
 2649              	.L272:
 2650 0298 F7F1FFC9 		.word	-905973257
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 79


 2651 029c 00440258 		.word	1476543488
 2652              	.L273:
 2653 02a0 03F04052 		and	r2, r3, #805306368
 2654              		.loc 1 1752 45
 2655 02a4 7B68     		ldr	r3, [r7, #4]
 2656 02a6 1A65     		str	r2, [r3, #80]
1753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the TIM Prescaler configuration -------------------------------------*/
1755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U)
 2657              		.loc 1 1755 11
 2658 02a8 0A4B     		ldr	r3, .L275
 2659 02aa 1B69     		ldr	r3, [r3, #16]
 2660              		.loc 1 1755 18
 2661 02ac 03F40043 		and	r3, r3, #32768
 2662              		.loc 1 1755 6
 2663 02b0 002B     		cmp	r3, #0
 2664 02b2 04D1     		bne	.L269
1756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 2665              		.loc 1 1757 37
 2666 02b4 7B68     		ldr	r3, [r7, #4]
 2667 02b6 0022     		movs	r2, #0
 2668 02b8 C3F8B820 		str	r2, [r3, #184]
1758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
1760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
1762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2669              		.loc 1 1763 1
 2670 02bc 04E0     		b	.L271
 2671              	.L269:
1761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2672              		.loc 1 1761 37
 2673 02be 7B68     		ldr	r3, [r7, #4]
 2674 02c0 4FF40042 		mov	r2, #32768
 2675 02c4 C3F8B820 		str	r2, [r3, #184]
 2676              	.L271:
 2677              		.loc 1 1763 1
 2678 02c8 00BF     		nop
 2679 02ca 0C37     		adds	r7, r7, #12
 2680              	.LCFI8:
 2681              		.cfi_def_cfa_offset 4
 2682 02cc BD46     		mov	sp, r7
 2683              	.LCFI9:
 2684              		.cfi_def_cfa_register 13
 2685              		@ sp needed
 2686 02ce 5DF8047B 		ldr	r7, [sp], #4
 2687              	.LCFI10:
 2688              		.cfi_restore 7
 2689              		.cfi_def_cfa_offset 0
 2690 02d2 7047     		bx	lr
 2691              	.L276:
 2692              		.align	2
 2693              	.L275:
 2694 02d4 00440258 		.word	1476543488
 2695              		.cfi_endproc
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 80


 2696              	.LFE334:
 2698              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 2699              		.align	1
 2700              		.global	HAL_RCCEx_GetPeriphCLKFreq
 2701              		.syntax unified
 2702              		.thumb
 2703              		.thumb_func
 2705              	HAL_RCCEx_GetPeriphCLKFreq:
 2706              	.LFB335:
1764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
1767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClk: Peripheral clock identifier
1769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI1  : SAI1 peripheral clock
1771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI23 : SAI2/3  peripheral clock (*)
1772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2A : SAI2A peripheral clock (*)
1773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2B : SAI2B peripheral clock (*)
1774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4A : SAI4A peripheral clock (*)
1775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4B : SAI4B peripheral clock (*)
1776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI123: SPI1/2/3 peripheral clock
1777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_ADC   : ADC peripheral clock
1778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SDMMC : SDMMC peripheral clock
1779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI6  : SPI6 peripheral clock
1780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval Frequency in KHz
1781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *  (*) : Available on some STM32H7 lines only.
1783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2707              		.loc 1 1785 1
 2708              		.cfi_startproc
 2709              		@ args = 0, pretend = 0, frame = 64
 2710              		@ frame_needed = 1, uses_anonymous_args = 0
 2711 0000 80B5     		push	{r7, lr}
 2712              	.LCFI11:
 2713              		.cfi_def_cfa_offset 8
 2714              		.cfi_offset 7, -8
 2715              		.cfi_offset 14, -4
 2716 0002 90B0     		sub	sp, sp, #64
 2717              	.LCFI12:
 2718              		.cfi_def_cfa_offset 72
 2719 0004 00AF     		add	r7, sp, #0
 2720              	.LCFI13:
 2721              		.cfi_def_cfa_register 7
 2722 0006 7860     		str	r0, [r7, #4]
1786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL1_ClocksTypeDef pll1_clocks;
1787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL2_ClocksTypeDef pll2_clocks;
1788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL3_ClocksTypeDef pll3_clocks;
1789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the clock frequency (value in Hz) */
1791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t frequency;
1792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI and CKP clock source */
1793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t saiclocksource;
1794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t ckpclocksource;
1795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t srcclk;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 81


1796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_SAI1)
 2723              		.loc 1 1797 6
 2724 0008 7B68     		ldr	r3, [r7, #4]
 2725 000a B3F5807F 		cmp	r3, #256
 2726 000e 40F09580 		bne	.L278
1798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 2727              		.loc 1 1800 23
 2728 0012 974B     		ldr	r3, .L426
 2729 0014 1B6D     		ldr	r3, [r3, #80]
 2730              		.loc 1 1800 21
 2731 0016 03F00703 		and	r3, r3, #7
 2732 001a 3B63     		str	r3, [r7, #48]
1801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 2733              		.loc 1 1802 7
 2734 001c 3B6B     		ldr	r3, [r7, #48]
 2735 001e 042B     		cmp	r3, #4
 2736 0020 00F28880 		bhi	.L279
 2737 0024 01A2     		adr	r2, .L281
 2738 0026 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2739 002a 00BF     		.p2align 2
 2740              	.L281:
 2741 002c 41000000 		.word	.L285+1
 2742 0030 69000000 		.word	.L284+1
 2743 0034 91000000 		.word	.L283+1
 2744 0038 2D010000 		.word	.L282+1
 2745 003c B9000000 		.word	.L280+1
 2746              		.p2align 1
 2747              	.L285:
1803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
1805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 2748              		.loc 1 1806 14
 2749 0040 8B4B     		ldr	r3, .L426
 2750 0042 1B68     		ldr	r3, [r3]
 2751 0044 03F00073 		and	r3, r3, #33554432
 2752              		.loc 1 1806 13
 2753 0048 B3F1007F 		cmp	r3, #33554432
 2754 004c 08D1     		bne	.L286
1807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 2755              		.loc 1 1808 12
 2756 004e 07F12403 		add	r3, r7, #36
 2757 0052 1846     		mov	r0, r3
 2758 0054 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = pll1_clocks.PLL1_Q_Frequency;
 2759              		.loc 1 1809 22
 2760 0058 BB6A     		ldr	r3, [r7, #40]
 2761 005a FB63     		str	r3, [r7, #60]
1810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 82


1814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2762              		.loc 1 1815 11
 2763 005c 00F094BC 		b	.L297
 2764              	.L286:
1813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2765              		.loc 1 1813 22
 2766 0060 0023     		movs	r3, #0
 2767 0062 FB63     		str	r3, [r7, #60]
 2768              		.loc 1 1815 11
 2769 0064 00F090BC 		b	.L297
 2770              	.L284:
1816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
1818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 2771              		.loc 1 1819 14
 2772 0068 814B     		ldr	r3, .L426
 2773 006a 1B68     		ldr	r3, [r3]
 2774 006c 03F00063 		and	r3, r3, #134217728
 2775              		.loc 1 1819 13
 2776 0070 B3F1006F 		cmp	r3, #134217728
 2777 0074 08D1     		bne	.L289
1820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 2778              		.loc 1 1821 11
 2779 0076 07F11803 		add	r3, r7, #24
 2780 007a 1846     		mov	r0, r3
 2781 007c FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 2782              		.loc 1 1822 21
 2783 0080 BB69     		ldr	r3, [r7, #24]
 2784 0082 FB63     		str	r3, [r7, #60]
1823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2785              		.loc 1 1828 11
 2786 0084 00F080BC 		b	.L297
 2787              	.L289:
1826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2788              		.loc 1 1826 22
 2789 0088 0023     		movs	r3, #0
 2790 008a FB63     		str	r3, [r7, #60]
 2791              		.loc 1 1828 11
 2792 008c 00F07CBC 		b	.L297
 2793              	.L283:
1829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
1832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 2794              		.loc 1 1833 14
 2795 0090 774B     		ldr	r3, .L426
 2796 0092 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 83


 2797 0094 03F00053 		and	r3, r3, #536870912
 2798              		.loc 1 1833 13
 2799 0098 B3F1005F 		cmp	r3, #536870912
 2800 009c 08D1     		bne	.L291
1834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 2801              		.loc 1 1835 11
 2802 009e 07F10C03 		add	r3, r7, #12
 2803 00a2 1846     		mov	r0, r3
 2804 00a4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 2805              		.loc 1 1836 21
 2806 00a8 FB68     		ldr	r3, [r7, #12]
 2807 00aa FB63     		str	r3, [r7, #60]
1837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2808              		.loc 1 1842 11
 2809 00ac 00F06CBC 		b	.L297
 2810              	.L291:
1840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2811              		.loc 1 1840 22
 2812 00b0 0023     		movs	r3, #0
 2813 00b2 FB63     		str	r3, [r7, #60]
 2814              		.loc 1 1842 11
 2815 00b4 00F068BC 		b	.L297
 2816              	.L280:
1843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
1846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 2817              		.loc 1 1848 27
 2818 00b8 6D4B     		ldr	r3, .L426
 2819 00ba DB6C     		ldr	r3, [r3, #76]
 2820              		.loc 1 1848 25
 2821 00bc 03F04053 		and	r3, r3, #805306368
 2822 00c0 7B63     		str	r3, [r7, #52]
1849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 2823              		.loc 1 1850 16
 2824 00c2 6B4B     		ldr	r3, .L426
 2825 00c4 1B68     		ldr	r3, [r3]
 2826 00c6 03F00403 		and	r3, r3, #4
 2827              		.loc 1 1850 14
 2828 00ca 042B     		cmp	r3, #4
 2829 00cc 0CD1     		bne	.L293
 2830              		.loc 1 1850 56 discriminator 1
 2831 00ce 7B6B     		ldr	r3, [r7, #52]
 2832 00d0 002B     		cmp	r3, #0
 2833 00d2 09D1     		bne	.L293
1851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 84


1853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 2834              		.loc 1 1853 40
 2835 00d4 664B     		ldr	r3, .L426
 2836 00d6 1B68     		ldr	r3, [r3]
 2837              		.loc 1 1853 67
 2838 00d8 DB08     		lsrs	r3, r3, #3
 2839 00da 03F00303 		and	r3, r3, #3
 2840              		.loc 1 1853 23
 2841 00de 654A     		ldr	r2, .L426+4
 2842 00e0 22FA03F3 		lsr	r3, r2, r3
 2843 00e4 FB63     		str	r3, [r7, #60]
 2844 00e6 1FE0     		b	.L294
 2845              	.L293:
1854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 2846              		.loc 1 1856 21
 2847 00e8 614B     		ldr	r3, .L426
 2848 00ea 1B68     		ldr	r3, [r3]
 2849 00ec 03F48073 		and	r3, r3, #256
 2850              		.loc 1 1856 19
 2851 00f0 B3F5807F 		cmp	r3, #256
 2852 00f4 06D1     		bne	.L295
 2853              		.loc 1 1856 61 discriminator 1
 2854 00f6 7B6B     		ldr	r3, [r7, #52]
 2855 00f8 B3F1805F 		cmp	r3, #268435456
 2856 00fc 02D1     		bne	.L295
1857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 2857              		.loc 1 1859 23
 2858 00fe 5E4B     		ldr	r3, .L426+8
 2859 0100 FB63     		str	r3, [r7, #60]
 2860 0102 11E0     		b	.L294
 2861              	.L295:
1860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 2862              		.loc 1 1862 21
 2863 0104 5A4B     		ldr	r3, .L426
 2864 0106 1B68     		ldr	r3, [r3]
 2865 0108 03F40033 		and	r3, r3, #131072
 2866              		.loc 1 1862 19
 2867 010c B3F5003F 		cmp	r3, #131072
 2868 0110 06D1     		bne	.L296
 2869              		.loc 1 1862 61 discriminator 1
 2870 0112 7B6B     		ldr	r3, [r7, #52]
 2871 0114 B3F1005F 		cmp	r3, #536870912
 2872 0118 02D1     		bne	.L296
1863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 2873              		.loc 1 1865 23
 2874 011a 584B     		ldr	r3, .L426+12
 2875 011c FB63     		str	r3, [r7, #60]
 2876 011e 03E0     		b	.L294
 2877              	.L296:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 85


1866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 2878              		.loc 1 1871 23
 2879 0120 0023     		movs	r3, #0
 2880 0122 FB63     		str	r3, [r7, #60]
1872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2881              		.loc 1 1874 11
 2882 0124 00F030BC 		b	.L297
 2883              	.L294:
 2884 0128 00F02EBC 		b	.L297
 2885              	.L282:
1875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
1878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 2886              		.loc 1 1879 21
 2887 012c 544B     		ldr	r3, .L426+16
 2888 012e FB63     		str	r3, [r7, #60]
1880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2889              		.loc 1 1880 11
 2890 0130 00F02ABC 		b	.L297
 2891              	.L279:
1881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 2892              		.loc 1 1884 21
 2893 0134 0023     		movs	r3, #0
 2894 0136 FB63     		str	r3, [r7, #60]
1885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2895              		.loc 1 1885 11
 2896 0138 00F026BC 		b	.L297
 2897              	.L278:
1886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 2898              		.loc 1 1891 11
 2899 013c 7B68     		ldr	r3, [r7, #4]
 2900 013e B3F5007F 		cmp	r3, #512
 2901 0142 40F09F80 		bne	.L298
1892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 2902              		.loc 1 1894 23
 2903 0146 4A4B     		ldr	r3, .L426
 2904 0148 1B6D     		ldr	r3, [r3, #80]
 2905              		.loc 1 1894 21
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 86


 2906 014a 03F4E073 		and	r3, r3, #448
 2907 014e 3B63     		str	r3, [r7, #48]
1895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 2908              		.loc 1 1896 7
 2909 0150 3B6B     		ldr	r3, [r7, #48]
 2910 0152 B3F5807F 		cmp	r3, #256
 2911 0156 4DD0     		beq	.L299
 2912 0158 3B6B     		ldr	r3, [r7, #48]
 2913 015a B3F5807F 		cmp	r3, #256
 2914 015e 00F28480 		bhi	.L300
 2915 0162 3B6B     		ldr	r3, [r7, #48]
 2916 0164 C02B     		cmp	r3, #192
 2917 0166 7DD0     		beq	.L301
 2918 0168 3B6B     		ldr	r3, [r7, #48]
 2919 016a C02B     		cmp	r3, #192
 2920 016c 7DD8     		bhi	.L300
 2921 016e 3B6B     		ldr	r3, [r7, #48]
 2922 0170 802B     		cmp	r3, #128
 2923 0172 2DD0     		beq	.L302
 2924 0174 3B6B     		ldr	r3, [r7, #48]
 2925 0176 802B     		cmp	r3, #128
 2926 0178 77D8     		bhi	.L300
 2927 017a 3B6B     		ldr	r3, [r7, #48]
 2928 017c 002B     		cmp	r3, #0
 2929 017e 03D0     		beq	.L303
 2930 0180 3B6B     		ldr	r3, [r7, #48]
 2931 0182 402B     		cmp	r3, #64
 2932 0184 12D0     		beq	.L304
 2933 0186 70E0     		b	.L300
 2934              	.L303:
1897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
1899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 2935              		.loc 1 1900 14
 2936 0188 394B     		ldr	r3, .L426
 2937 018a 1B68     		ldr	r3, [r3]
 2938 018c 03F00073 		and	r3, r3, #33554432
 2939              		.loc 1 1900 13
 2940 0190 B3F1007F 		cmp	r3, #33554432
 2941 0194 07D1     		bne	.L305
1901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 2942              		.loc 1 1902 11
 2943 0196 07F12403 		add	r3, r7, #36
 2944 019a 1846     		mov	r0, r3
 2945 019c FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 2946              		.loc 1 1903 21
 2947 01a0 BB6A     		ldr	r3, [r7, #40]
 2948 01a2 FB63     		str	r3, [r7, #60]
1904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 87


1909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2949              		.loc 1 1909 11
 2950 01a4 F0E3     		b	.L297
 2951              	.L305:
1907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2952              		.loc 1 1907 22
 2953 01a6 0023     		movs	r3, #0
 2954 01a8 FB63     		str	r3, [r7, #60]
 2955              		.loc 1 1909 11
 2956 01aa EDE3     		b	.L297
 2957              	.L304:
1910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
1912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 2958              		.loc 1 1913 14
 2959 01ac 304B     		ldr	r3, .L426
 2960 01ae 1B68     		ldr	r3, [r3]
 2961 01b0 03F00063 		and	r3, r3, #134217728
 2962              		.loc 1 1913 13
 2963 01b4 B3F1006F 		cmp	r3, #134217728
 2964 01b8 07D1     		bne	.L308
1914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 2965              		.loc 1 1915 11
 2966 01ba 07F11803 		add	r3, r7, #24
 2967 01be 1846     		mov	r0, r3
 2968 01c0 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 2969              		.loc 1 1916 21
 2970 01c4 BB69     		ldr	r3, [r7, #24]
 2971 01c6 FB63     		str	r3, [r7, #60]
1917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2972              		.loc 1 1922 11
 2973 01c8 DEE3     		b	.L297
 2974              	.L308:
1920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2975              		.loc 1 1920 22
 2976 01ca 0023     		movs	r3, #0
 2977 01cc FB63     		str	r3, [r7, #60]
 2978              		.loc 1 1922 11
 2979 01ce DBE3     		b	.L297
 2980              	.L302:
1923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
1926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 2981              		.loc 1 1927 14
 2982 01d0 274B     		ldr	r3, .L426
 2983 01d2 1B68     		ldr	r3, [r3]
 2984 01d4 03F00053 		and	r3, r3, #536870912
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 88


 2985              		.loc 1 1927 13
 2986 01d8 B3F1005F 		cmp	r3, #536870912
 2987 01dc 07D1     		bne	.L310
1928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 2988              		.loc 1 1929 11
 2989 01de 07F10C03 		add	r3, r7, #12
 2990 01e2 1846     		mov	r0, r3
 2991 01e4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 2992              		.loc 1 1930 21
 2993 01e8 FB68     		ldr	r3, [r7, #12]
 2994 01ea FB63     		str	r3, [r7, #60]
1931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2995              		.loc 1 1936 11
 2996 01ec CCE3     		b	.L297
 2997              	.L310:
1934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2998              		.loc 1 1934 22
 2999 01ee 0023     		movs	r3, #0
 3000 01f0 FB63     		str	r3, [r7, #60]
 3001              		.loc 1 1936 11
 3002 01f2 C9E3     		b	.L297
 3003              	.L299:
1937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
1940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3004              		.loc 1 1942 27
 3005 01f4 1E4B     		ldr	r3, .L426
 3006 01f6 DB6C     		ldr	r3, [r3, #76]
 3007              		.loc 1 1942 25
 3008 01f8 03F04053 		and	r3, r3, #805306368
 3009 01fc 7B63     		str	r3, [r7, #52]
1943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3010              		.loc 1 1944 16
 3011 01fe 1C4B     		ldr	r3, .L426
 3012 0200 1B68     		ldr	r3, [r3]
 3013 0202 03F00403 		and	r3, r3, #4
 3014              		.loc 1 1944 14
 3015 0206 042B     		cmp	r3, #4
 3016 0208 0CD1     		bne	.L312
 3017              		.loc 1 1944 56 discriminator 1
 3018 020a 7B6B     		ldr	r3, [r7, #52]
 3019 020c 002B     		cmp	r3, #0
 3020 020e 09D1     		bne	.L312
1945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 89


 3021              		.loc 1 1947 40
 3022 0210 174B     		ldr	r3, .L426
 3023 0212 1B68     		ldr	r3, [r3]
 3024              		.loc 1 1947 67
 3025 0214 DB08     		lsrs	r3, r3, #3
 3026 0216 03F00303 		and	r3, r3, #3
 3027              		.loc 1 1947 23
 3028 021a 164A     		ldr	r2, .L426+4
 3029 021c 22FA03F3 		lsr	r3, r2, r3
 3030 0220 FB63     		str	r3, [r7, #60]
 3031 0222 1EE0     		b	.L313
 3032              	.L312:
1948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3033              		.loc 1 1950 21
 3034 0224 124B     		ldr	r3, .L426
 3035 0226 1B68     		ldr	r3, [r3]
 3036 0228 03F48073 		and	r3, r3, #256
 3037              		.loc 1 1950 19
 3038 022c B3F5807F 		cmp	r3, #256
 3039 0230 06D1     		bne	.L314
 3040              		.loc 1 1950 61 discriminator 1
 3041 0232 7B6B     		ldr	r3, [r7, #52]
 3042 0234 B3F1805F 		cmp	r3, #268435456
 3043 0238 02D1     		bne	.L314
1951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3044              		.loc 1 1953 23
 3045 023a 0F4B     		ldr	r3, .L426+8
 3046 023c FB63     		str	r3, [r7, #60]
 3047 023e 10E0     		b	.L313
 3048              	.L314:
1954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3049              		.loc 1 1956 21
 3050 0240 0B4B     		ldr	r3, .L426
 3051 0242 1B68     		ldr	r3, [r3]
 3052 0244 03F40033 		and	r3, r3, #131072
 3053              		.loc 1 1956 19
 3054 0248 B3F5003F 		cmp	r3, #131072
 3055 024c 06D1     		bne	.L315
 3056              		.loc 1 1956 61 discriminator 1
 3057 024e 7B6B     		ldr	r3, [r7, #52]
 3058 0250 B3F1005F 		cmp	r3, #536870912
 3059 0254 02D1     		bne	.L315
1957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3060              		.loc 1 1959 23
 3061 0256 094B     		ldr	r3, .L426+12
 3062 0258 FB63     		str	r3, [r7, #60]
 3063 025a 02E0     		b	.L313
 3064              	.L315:
1960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 90


1961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3065              		.loc 1 1965 23
 3066 025c 0023     		movs	r3, #0
 3067 025e FB63     		str	r3, [r7, #60]
1966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3068              		.loc 1 1968 11
 3069 0260 92E3     		b	.L297
 3070              	.L313:
 3071 0262 91E3     		b	.L297
 3072              	.L301:
1969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
1972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3073              		.loc 1 1973 21
 3074 0264 064B     		ldr	r3, .L426+16
 3075 0266 FB63     		str	r3, [r7, #60]
1974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3076              		.loc 1 1974 11
 3077 0268 8EE3     		b	.L297
 3078              	.L300:
1975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3079              		.loc 1 1978 21
 3080 026a 0023     		movs	r3, #0
 3081 026c FB63     		str	r3, [r7, #60]
1979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3082              		.loc 1 1979 11
 3083 026e 8BE3     		b	.L297
 3084              	.L427:
 3085              		.align	2
 3086              	.L426:
 3087 0270 00440258 		.word	1476543488
 3088 0274 0090D003 		.word	64000000
 3089 0278 00093D00 		.word	4000000
 3090 027c 40787D01 		.word	25000000
 3091 0280 0080BB00 		.word	12288000
 3092              	.L298:
1980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
1984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if  defined(RCC_CDCCIP1R_SAI2ASEL)
1986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
1988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 91


1990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
1992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
1994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
1996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
1998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
1999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
2007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
2021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
2035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
2038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
2043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
2046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 92


2047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
2049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
2052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
2055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
2061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
2067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
2069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
2083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
2084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();
2087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
2089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
2091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
2093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
2096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 93


2104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
2118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
2132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
2135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
2140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
2143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
2146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
2149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
2152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
2158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 94


2161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
2163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
2165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
2178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 3093              		.loc 1 2178 11
 3094 0284 7B68     		ldr	r3, [r7, #4]
 3095 0286 B3F5806F 		cmp	r3, #1024
 3096 028a 40F09C80 		bne	.L316
2179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 3097              		.loc 1 2181 23
 3098 028e 9D4B     		ldr	r3, .L428
 3099 0290 9B6D     		ldr	r3, [r3, #88]
 3100              		.loc 1 2181 21
 3101 0292 03F46003 		and	r3, r3, #14680064
 3102 0296 3B63     		str	r3, [r7, #48]
2182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 3103              		.loc 1 2183 7
 3104 0298 3B6B     		ldr	r3, [r7, #48]
 3105 029a B3F5000F 		cmp	r3, #8388608
 3106 029e 54D0     		beq	.L317
 3107 02a0 3B6B     		ldr	r3, [r7, #48]
 3108 02a2 B3F5000F 		cmp	r3, #8388608
 3109 02a6 00F28B80 		bhi	.L318
 3110 02aa 3B6B     		ldr	r3, [r7, #48]
 3111 02ac B3F5C00F 		cmp	r3, #6291456
 3112 02b0 00F08380 		beq	.L319
 3113 02b4 3B6B     		ldr	r3, [r7, #48]
 3114 02b6 B3F5C00F 		cmp	r3, #6291456
 3115 02ba 00F28180 		bhi	.L318
 3116 02be 3B6B     		ldr	r3, [r7, #48]
 3117 02c0 B3F5800F 		cmp	r3, #4194304
 3118 02c4 2FD0     		beq	.L320
 3119 02c6 3B6B     		ldr	r3, [r7, #48]
 3120 02c8 B3F5800F 		cmp	r3, #4194304
 3121 02cc 78D8     		bhi	.L318
 3122 02ce 3B6B     		ldr	r3, [r7, #48]
 3123 02d0 002B     		cmp	r3, #0
 3124 02d2 04D0     		beq	.L321
 3125 02d4 3B6B     		ldr	r3, [r7, #48]
 3126 02d6 B3F5001F 		cmp	r3, #2097152
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 95


 3127 02da 12D0     		beq	.L322
 3128 02dc 70E0     		b	.L318
 3129              	.L321:
2184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
2186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3130              		.loc 1 2187 14
 3131 02de 894B     		ldr	r3, .L428
 3132 02e0 1B68     		ldr	r3, [r3]
 3133 02e2 03F00073 		and	r3, r3, #33554432
 3134              		.loc 1 2187 13
 3135 02e6 B3F1007F 		cmp	r3, #33554432
 3136 02ea 07D1     		bne	.L323
2188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3137              		.loc 1 2189 11
 3138 02ec 07F12403 		add	r3, r7, #36
 3139 02f0 1846     		mov	r0, r3
 3140 02f2 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3141              		.loc 1 2190 21
 3142 02f6 BB6A     		ldr	r3, [r7, #40]
 3143 02f8 FB63     		str	r3, [r7, #60]
2191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3144              		.loc 1 2196 11
 3145 02fa 45E3     		b	.L297
 3146              	.L323:
2194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3147              		.loc 1 2194 22
 3148 02fc 0023     		movs	r3, #0
 3149 02fe FB63     		str	r3, [r7, #60]
 3150              		.loc 1 2196 11
 3151 0300 42E3     		b	.L297
 3152              	.L322:
2197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
2199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3153              		.loc 1 2200 14
 3154 0302 804B     		ldr	r3, .L428
 3155 0304 1B68     		ldr	r3, [r3]
 3156 0306 03F00063 		and	r3, r3, #134217728
 3157              		.loc 1 2200 13
 3158 030a B3F1006F 		cmp	r3, #134217728
 3159 030e 07D1     		bne	.L326
2201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3160              		.loc 1 2202 11
 3161 0310 07F11803 		add	r3, r7, #24
 3162 0314 1846     		mov	r0, r3
 3163 0316 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 96


2203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3164              		.loc 1 2203 21
 3165 031a BB69     		ldr	r3, [r7, #24]
 3166 031c FB63     		str	r3, [r7, #60]
2204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3167              		.loc 1 2209 11
 3168 031e 33E3     		b	.L297
 3169              	.L326:
2207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3170              		.loc 1 2207 22
 3171 0320 0023     		movs	r3, #0
 3172 0322 FB63     		str	r3, [r7, #60]
 3173              		.loc 1 2209 11
 3174 0324 30E3     		b	.L297
 3175              	.L320:
2210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
2213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3176              		.loc 1 2214 15
 3177 0326 774B     		ldr	r3, .L428
 3178 0328 1B68     		ldr	r3, [r3]
 3179 032a 03F00053 		and	r3, r3, #536870912
 3180              		.loc 1 2214 14
 3181 032e B3F1005F 		cmp	r3, #536870912
 3182 0332 07D1     		bne	.L328
2215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3183              		.loc 1 2216 11
 3184 0334 07F10C03 		add	r3, r7, #12
 3185 0338 1846     		mov	r0, r3
 3186 033a FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3187              		.loc 1 2217 21
 3188 033e FB68     		ldr	r3, [r7, #12]
 3189 0340 FB63     		str	r3, [r7, #60]
2218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3190              		.loc 1 2223 11
 3191 0342 21E3     		b	.L297
 3192              	.L328:
2221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3193              		.loc 1 2221 22
 3194 0344 0023     		movs	r3, #0
 3195 0346 FB63     		str	r3, [r7, #60]
 3196              		.loc 1 2223 11
 3197 0348 1EE3     		b	.L297
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 97


 3198              	.L317:
2224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
2227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3199              		.loc 1 2229 27
 3200 034a 6E4B     		ldr	r3, .L428
 3201 034c DB6C     		ldr	r3, [r3, #76]
 3202              		.loc 1 2229 25
 3203 034e 03F04053 		and	r3, r3, #805306368
 3204 0352 7B63     		str	r3, [r7, #52]
2230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3205              		.loc 1 2231 16
 3206 0354 6B4B     		ldr	r3, .L428
 3207 0356 1B68     		ldr	r3, [r3]
 3208 0358 03F00403 		and	r3, r3, #4
 3209              		.loc 1 2231 14
 3210 035c 042B     		cmp	r3, #4
 3211 035e 0CD1     		bne	.L330
 3212              		.loc 1 2231 56 discriminator 1
 3213 0360 7B6B     		ldr	r3, [r7, #52]
 3214 0362 002B     		cmp	r3, #0
 3215 0364 09D1     		bne	.L330
2232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3216              		.loc 1 2234 40
 3217 0366 674B     		ldr	r3, .L428
 3218 0368 1B68     		ldr	r3, [r3]
 3219              		.loc 1 2234 67
 3220 036a DB08     		lsrs	r3, r3, #3
 3221 036c 03F00303 		and	r3, r3, #3
 3222              		.loc 1 2234 23
 3223 0370 654A     		ldr	r2, .L428+4
 3224 0372 22FA03F3 		lsr	r3, r2, r3
 3225 0376 FB63     		str	r3, [r7, #60]
 3226 0378 1EE0     		b	.L331
 3227              	.L330:
2235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3228              		.loc 1 2237 21
 3229 037a 624B     		ldr	r3, .L428
 3230 037c 1B68     		ldr	r3, [r3]
 3231 037e 03F48073 		and	r3, r3, #256
 3232              		.loc 1 2237 19
 3233 0382 B3F5807F 		cmp	r3, #256
 3234 0386 06D1     		bne	.L332
 3235              		.loc 1 2237 61 discriminator 1
 3236 0388 7B6B     		ldr	r3, [r7, #52]
 3237 038a B3F1805F 		cmp	r3, #268435456
 3238 038e 02D1     		bne	.L332
2238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 98


2240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3239              		.loc 1 2240 23
 3240 0390 5E4B     		ldr	r3, .L428+8
 3241 0392 FB63     		str	r3, [r7, #60]
 3242 0394 10E0     		b	.L331
 3243              	.L332:
2241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3244              		.loc 1 2243 21
 3245 0396 5B4B     		ldr	r3, .L428
 3246 0398 1B68     		ldr	r3, [r3]
 3247 039a 03F40033 		and	r3, r3, #131072
 3248              		.loc 1 2243 19
 3249 039e B3F5003F 		cmp	r3, #131072
 3250 03a2 06D1     		bne	.L333
 3251              		.loc 1 2243 61 discriminator 1
 3252 03a4 7B6B     		ldr	r3, [r7, #52]
 3253 03a6 B3F1005F 		cmp	r3, #536870912
 3254 03aa 02D1     		bne	.L333
2244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3255              		.loc 1 2246 23
 3256 03ac 584B     		ldr	r3, .L428+12
 3257 03ae FB63     		str	r3, [r7, #60]
 3258 03b0 02E0     		b	.L331
 3259              	.L333:
2247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3260              		.loc 1 2252 23
 3261 03b2 0023     		movs	r3, #0
 3262 03b4 FB63     		str	r3, [r7, #60]
2253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3263              		.loc 1 2255 11
 3264 03b6 E7E2     		b	.L297
 3265              	.L331:
 3266 03b8 E6E2     		b	.L297
 3267              	.L319:
2256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
2259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3268              		.loc 1 2260 21
 3269 03ba 564B     		ldr	r3, .L428+16
 3270 03bc FB63     		str	r3, [r7, #60]
2261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3271              		.loc 1 2261 11
 3272 03be E3E2     		b	.L297
 3273              	.L318:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 99


2262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3274              		.loc 1 2266 21
 3275 03c0 0023     		movs	r3, #0
 3276 03c2 FB63     		str	r3, [r7, #60]
2267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3277              		.loc 1 2267 11
 3278 03c4 E0E2     		b	.L297
 3279              	.L316:
2268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 3280              		.loc 1 2272 11
 3281 03c6 7B68     		ldr	r3, [r7, #4]
 3282 03c8 B3F5006F 		cmp	r3, #2048
 3283 03cc 40F0A780 		bne	.L334
2273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 3284              		.loc 1 2275 23
 3285 03d0 4C4B     		ldr	r3, .L428
 3286 03d2 9B6D     		ldr	r3, [r3, #88]
 3287              		.loc 1 2275 21
 3288 03d4 03F0E063 		and	r3, r3, #117440512
 3289 03d8 3B63     		str	r3, [r7, #48]
2276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 3290              		.loc 1 2277 7
 3291 03da 3B6B     		ldr	r3, [r7, #48]
 3292 03dc B3F1806F 		cmp	r3, #67108864
 3293 03e0 55D0     		beq	.L335
 3294 03e2 3B6B     		ldr	r3, [r7, #48]
 3295 03e4 B3F1806F 		cmp	r3, #67108864
 3296 03e8 00F29680 		bhi	.L336
 3297 03ec 3B6B     		ldr	r3, [r7, #48]
 3298 03ee B3F1407F 		cmp	r3, #50331648
 3299 03f2 00F08480 		beq	.L337
 3300 03f6 3B6B     		ldr	r3, [r7, #48]
 3301 03f8 B3F1407F 		cmp	r3, #50331648
 3302 03fc 00F28C80 		bhi	.L336
 3303 0400 3B6B     		ldr	r3, [r7, #48]
 3304 0402 B3F1007F 		cmp	r3, #33554432
 3305 0406 30D0     		beq	.L338
 3306 0408 3B6B     		ldr	r3, [r7, #48]
 3307 040a B3F1007F 		cmp	r3, #33554432
 3308 040e 00F28380 		bhi	.L336
 3309 0412 3B6B     		ldr	r3, [r7, #48]
 3310 0414 002B     		cmp	r3, #0
 3311 0416 04D0     		beq	.L339
 3312 0418 3B6B     		ldr	r3, [r7, #48]
 3313 041a B3F1807F 		cmp	r3, #16777216
 3314 041e 12D0     		beq	.L340
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 100


 3315 0420 7AE0     		b	.L336
 3316              	.L339:
2278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
2280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3317              		.loc 1 2281 14
 3318 0422 384B     		ldr	r3, .L428
 3319 0424 1B68     		ldr	r3, [r3]
 3320 0426 03F00073 		and	r3, r3, #33554432
 3321              		.loc 1 2281 13
 3322 042a B3F1007F 		cmp	r3, #33554432
 3323 042e 07D1     		bne	.L341
2282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3324              		.loc 1 2283 11
 3325 0430 07F12403 		add	r3, r7, #36
 3326 0434 1846     		mov	r0, r3
 3327 0436 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3328              		.loc 1 2284 21
 3329 043a BB6A     		ldr	r3, [r7, #40]
 3330 043c FB63     		str	r3, [r7, #60]
2285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3331              		.loc 1 2290 11
 3332 043e A3E2     		b	.L297
 3333              	.L341:
2288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3334              		.loc 1 2288 22
 3335 0440 0023     		movs	r3, #0
 3336 0442 FB63     		str	r3, [r7, #60]
 3337              		.loc 1 2290 11
 3338 0444 A0E2     		b	.L297
 3339              	.L340:
2291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
2293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3340              		.loc 1 2294 14
 3341 0446 2F4B     		ldr	r3, .L428
 3342 0448 1B68     		ldr	r3, [r3]
 3343 044a 03F00063 		and	r3, r3, #134217728
 3344              		.loc 1 2294 13
 3345 044e B3F1006F 		cmp	r3, #134217728
 3346 0452 07D1     		bne	.L344
2295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3347              		.loc 1 2296 11
 3348 0454 07F11803 		add	r3, r7, #24
 3349 0458 1846     		mov	r0, r3
 3350 045a FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 101


 3351              		.loc 1 2297 21
 3352 045e BB69     		ldr	r3, [r7, #24]
 3353 0460 FB63     		str	r3, [r7, #60]
2298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3354              		.loc 1 2303 11
 3355 0462 91E2     		b	.L297
 3356              	.L344:
2301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3357              		.loc 1 2301 22
 3358 0464 0023     		movs	r3, #0
 3359 0466 FB63     		str	r3, [r7, #60]
 3360              		.loc 1 2303 11
 3361 0468 8EE2     		b	.L297
 3362              	.L338:
2304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
2307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3363              		.loc 1 2308 14
 3364 046a 264B     		ldr	r3, .L428
 3365 046c 1B68     		ldr	r3, [r3]
 3366 046e 03F00053 		and	r3, r3, #536870912
 3367              		.loc 1 2308 13
 3368 0472 B3F1005F 		cmp	r3, #536870912
 3369 0476 07D1     		bne	.L346
2309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3370              		.loc 1 2310 11
 3371 0478 07F10C03 		add	r3, r7, #12
 3372 047c 1846     		mov	r0, r3
 3373 047e FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3374              		.loc 1 2311 21
 3375 0482 FB68     		ldr	r3, [r7, #12]
 3376 0484 FB63     		str	r3, [r7, #60]
2312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3377              		.loc 1 2317 11
 3378 0486 7FE2     		b	.L297
 3379              	.L346:
2315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3380              		.loc 1 2315 22
 3381 0488 0023     		movs	r3, #0
 3382 048a FB63     		str	r3, [r7, #60]
 3383              		.loc 1 2317 11
 3384 048c 7CE2     		b	.L297
 3385              	.L335:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 102


2318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
2321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3386              		.loc 1 2323 27
 3387 048e 1D4B     		ldr	r3, .L428
 3388 0490 DB6C     		ldr	r3, [r3, #76]
 3389              		.loc 1 2323 25
 3390 0492 03F04053 		and	r3, r3, #805306368
 3391 0496 7B63     		str	r3, [r7, #52]
2324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3392              		.loc 1 2325 15
 3393 0498 1A4B     		ldr	r3, .L428
 3394 049a 1B68     		ldr	r3, [r3]
 3395 049c 03F00403 		and	r3, r3, #4
 3396              		.loc 1 2325 13
 3397 04a0 042B     		cmp	r3, #4
 3398 04a2 0CD1     		bne	.L348
 3399              		.loc 1 2325 55 discriminator 1
 3400 04a4 7B6B     		ldr	r3, [r7, #52]
 3401 04a6 002B     		cmp	r3, #0
 3402 04a8 09D1     		bne	.L348
2326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3403              		.loc 1 2328 40
 3404 04aa 164B     		ldr	r3, .L428
 3405 04ac 1B68     		ldr	r3, [r3]
 3406              		.loc 1 2328 67
 3407 04ae DB08     		lsrs	r3, r3, #3
 3408 04b0 03F00303 		and	r3, r3, #3
 3409              		.loc 1 2328 23
 3410 04b4 144A     		ldr	r2, .L428+4
 3411 04b6 22FA03F3 		lsr	r3, r2, r3
 3412 04ba FB63     		str	r3, [r7, #60]
 3413 04bc 1EE0     		b	.L349
 3414              	.L348:
2329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3415              		.loc 1 2331 21
 3416 04be 114B     		ldr	r3, .L428
 3417 04c0 1B68     		ldr	r3, [r3]
 3418 04c2 03F48073 		and	r3, r3, #256
 3419              		.loc 1 2331 19
 3420 04c6 B3F5807F 		cmp	r3, #256
 3421 04ca 06D1     		bne	.L350
 3422              		.loc 1 2331 61 discriminator 1
 3423 04cc 7B6B     		ldr	r3, [r7, #52]
 3424 04ce B3F1805F 		cmp	r3, #268435456
 3425 04d2 02D1     		bne	.L350
2332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 103


 3426              		.loc 1 2334 23
 3427 04d4 0D4B     		ldr	r3, .L428+8
 3428 04d6 FB63     		str	r3, [r7, #60]
 3429 04d8 10E0     		b	.L349
 3430              	.L350:
2335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3431              		.loc 1 2337 21
 3432 04da 0A4B     		ldr	r3, .L428
 3433 04dc 1B68     		ldr	r3, [r3]
 3434 04de 03F40033 		and	r3, r3, #131072
 3435              		.loc 1 2337 19
 3436 04e2 B3F5003F 		cmp	r3, #131072
 3437 04e6 06D1     		bne	.L351
 3438              		.loc 1 2337 61 discriminator 1
 3439 04e8 7B6B     		ldr	r3, [r7, #52]
 3440 04ea B3F1005F 		cmp	r3, #536870912
 3441 04ee 02D1     		bne	.L351
2338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3442              		.loc 1 2340 23
 3443 04f0 074B     		ldr	r3, .L428+12
 3444 04f2 FB63     		str	r3, [r7, #60]
 3445 04f4 02E0     		b	.L349
 3446              	.L351:
2341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3447              		.loc 1 2346 23
 3448 04f6 0023     		movs	r3, #0
 3449 04f8 FB63     		str	r3, [r7, #60]
2347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3450              		.loc 1 2349 11
 3451 04fa 45E2     		b	.L297
 3452              	.L349:
 3453 04fc 44E2     		b	.L297
 3454              	.L337:
2350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
2353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3455              		.loc 1 2354 21
 3456 04fe 054B     		ldr	r3, .L428+16
 3457 0500 FB63     		str	r3, [r7, #60]
2355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3458              		.loc 1 2355 11
 3459 0502 41E2     		b	.L297
 3460              	.L429:
 3461              		.align	2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 104


 3462              	.L428:
 3463 0504 00440258 		.word	1476543488
 3464 0508 0090D003 		.word	64000000
 3465 050c 00093D00 		.word	4000000
 3466 0510 40787D01 		.word	25000000
 3467 0514 0080BB00 		.word	12288000
 3468              	.L336:
2356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3469              		.loc 1 2360 21
 3470 0518 0023     		movs	r3, #0
 3471 051a FB63     		str	r3, [r7, #60]
2361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3472              		.loc 1 2361 11
 3473 051c 34E2     		b	.L297
 3474              	.L334:
2362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*SAI4*/
2366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 3475              		.loc 1 2366 11
 3476 051e 7B68     		ldr	r3, [r7, #4]
 3477 0520 B3F5805F 		cmp	r3, #4096
 3478 0524 40F09C80 		bne	.L352
2367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SPI1/2/3 clock source */
2369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 3479              		.loc 1 2369 15
 3480 0528 9B4B     		ldr	r3, .L430
 3481 052a 1B6D     		ldr	r3, [r3, #80]
 3482              		.loc 1 2369 13
 3483 052c 03F4E043 		and	r3, r3, #28672
 3484 0530 BB63     		str	r3, [r7, #56]
2370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3485              		.loc 1 2371 7
 3486 0532 BB6B     		ldr	r3, [r7, #56]
 3487 0534 B3F5804F 		cmp	r3, #16384
 3488 0538 54D0     		beq	.L353
 3489 053a BB6B     		ldr	r3, [r7, #56]
 3490 053c B3F5804F 		cmp	r3, #16384
 3491 0540 00F28B80 		bhi	.L354
 3492 0544 BB6B     		ldr	r3, [r7, #56]
 3493 0546 B3F5405F 		cmp	r3, #12288
 3494 054a 00F08380 		beq	.L355
 3495 054e BB6B     		ldr	r3, [r7, #56]
 3496 0550 B3F5405F 		cmp	r3, #12288
 3497 0554 00F28180 		bhi	.L354
 3498 0558 BB6B     		ldr	r3, [r7, #56]
 3499 055a B3F5005F 		cmp	r3, #8192
 3500 055e 2FD0     		beq	.L356
 3501 0560 BB6B     		ldr	r3, [r7, #56]
 3502 0562 B3F5005F 		cmp	r3, #8192
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 105


 3503 0566 78D8     		bhi	.L354
 3504 0568 BB6B     		ldr	r3, [r7, #56]
 3505 056a 002B     		cmp	r3, #0
 3506 056c 04D0     		beq	.L357
 3507 056e BB6B     		ldr	r3, [r7, #56]
 3508 0570 B3F5805F 		cmp	r3, #4096
 3509 0574 12D0     		beq	.L358
 3510 0576 70E0     		b	.L354
 3511              	.L357:
2372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
2374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3512              		.loc 1 2375 14
 3513 0578 874B     		ldr	r3, .L430
 3514 057a 1B68     		ldr	r3, [r3]
 3515 057c 03F00073 		and	r3, r3, #33554432
 3516              		.loc 1 2375 13
 3517 0580 B3F1007F 		cmp	r3, #33554432
 3518 0584 07D1     		bne	.L359
2376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3519              		.loc 1 2377 11
 3520 0586 07F12403 		add	r3, r7, #36
 3521 058a 1846     		mov	r0, r3
 3522 058c FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3523              		.loc 1 2378 21
 3524 0590 BB6A     		ldr	r3, [r7, #40]
 3525 0592 FB63     		str	r3, [r7, #60]
2379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3526              		.loc 1 2384 11
 3527 0594 F8E1     		b	.L297
 3528              	.L359:
2382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3529              		.loc 1 2382 22
 3530 0596 0023     		movs	r3, #0
 3531 0598 FB63     		str	r3, [r7, #60]
 3532              		.loc 1 2384 11
 3533 059a F5E1     		b	.L297
 3534              	.L358:
2385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
2387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3535              		.loc 1 2388 14
 3536 059c 7E4B     		ldr	r3, .L430
 3537 059e 1B68     		ldr	r3, [r3]
 3538 05a0 03F00063 		and	r3, r3, #134217728
 3539              		.loc 1 2388 13
 3540 05a4 B3F1006F 		cmp	r3, #134217728
 3541 05a8 07D1     		bne	.L362
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 106


2389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3542              		.loc 1 2390 11
 3543 05aa 07F11803 		add	r3, r7, #24
 3544 05ae 1846     		mov	r0, r3
 3545 05b0 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3546              		.loc 1 2391 21
 3547 05b4 BB69     		ldr	r3, [r7, #24]
 3548 05b6 FB63     		str	r3, [r7, #60]
2392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3549              		.loc 1 2397 11
 3550 05b8 E6E1     		b	.L297
 3551              	.L362:
2395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3552              		.loc 1 2395 22
 3553 05ba 0023     		movs	r3, #0
 3554 05bc FB63     		str	r3, [r7, #60]
 3555              		.loc 1 2397 11
 3556 05be E3E1     		b	.L297
 3557              	.L356:
2398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
2401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3558              		.loc 1 2402 14
 3559 05c0 754B     		ldr	r3, .L430
 3560 05c2 1B68     		ldr	r3, [r3]
 3561 05c4 03F00053 		and	r3, r3, #536870912
 3562              		.loc 1 2402 13
 3563 05c8 B3F1005F 		cmp	r3, #536870912
 3564 05cc 07D1     		bne	.L364
2403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3565              		.loc 1 2404 11
 3566 05ce 07F10C03 		add	r3, r7, #12
 3567 05d2 1846     		mov	r0, r3
 3568 05d4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3569              		.loc 1 2405 21
 3570 05d8 FB68     		ldr	r3, [r7, #12]
 3571 05da FB63     		str	r3, [r7, #60]
2406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3572              		.loc 1 2411 11
 3573 05dc D4E1     		b	.L297
 3574              	.L364:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 107


2409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3575              		.loc 1 2409 22
 3576 05de 0023     		movs	r3, #0
 3577 05e0 FB63     		str	r3, [r7, #60]
 3578              		.loc 1 2411 11
 3579 05e2 D1E1     		b	.L297
 3580              	.L353:
2412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
2415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3581              		.loc 1 2417 27
 3582 05e4 6C4B     		ldr	r3, .L430
 3583 05e6 DB6C     		ldr	r3, [r3, #76]
 3584              		.loc 1 2417 25
 3585 05e8 03F04053 		and	r3, r3, #805306368
 3586 05ec 7B63     		str	r3, [r7, #52]
2418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3587              		.loc 1 2419 15
 3588 05ee 6A4B     		ldr	r3, .L430
 3589 05f0 1B68     		ldr	r3, [r3]
 3590 05f2 03F00403 		and	r3, r3, #4
 3591              		.loc 1 2419 13
 3592 05f6 042B     		cmp	r3, #4
 3593 05f8 0CD1     		bne	.L366
 3594              		.loc 1 2419 55 discriminator 1
 3595 05fa 7B6B     		ldr	r3, [r7, #52]
 3596 05fc 002B     		cmp	r3, #0
 3597 05fe 09D1     		bne	.L366
2420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3598              		.loc 1 2422 40
 3599 0600 654B     		ldr	r3, .L430
 3600 0602 1B68     		ldr	r3, [r3]
 3601              		.loc 1 2422 67
 3602 0604 DB08     		lsrs	r3, r3, #3
 3603 0606 03F00303 		and	r3, r3, #3
 3604              		.loc 1 2422 23
 3605 060a 644A     		ldr	r2, .L430+4
 3606 060c 22FA03F3 		lsr	r3, r2, r3
 3607 0610 FB63     		str	r3, [r7, #60]
 3608 0612 1EE0     		b	.L367
 3609              	.L366:
2423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3610              		.loc 1 2425 21
 3611 0614 604B     		ldr	r3, .L430
 3612 0616 1B68     		ldr	r3, [r3]
 3613 0618 03F48073 		and	r3, r3, #256
 3614              		.loc 1 2425 19
 3615 061c B3F5807F 		cmp	r3, #256
 3616 0620 06D1     		bne	.L368
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 108


 3617              		.loc 1 2425 61 discriminator 1
 3618 0622 7B6B     		ldr	r3, [r7, #52]
 3619 0624 B3F1805F 		cmp	r3, #268435456
 3620 0628 02D1     		bne	.L368
2426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3621              		.loc 1 2428 23
 3622 062a 5D4B     		ldr	r3, .L430+8
 3623 062c FB63     		str	r3, [r7, #60]
 3624 062e 10E0     		b	.L367
 3625              	.L368:
2429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3626              		.loc 1 2431 21
 3627 0630 594B     		ldr	r3, .L430
 3628 0632 1B68     		ldr	r3, [r3]
 3629 0634 03F40033 		and	r3, r3, #131072
 3630              		.loc 1 2431 19
 3631 0638 B3F5003F 		cmp	r3, #131072
 3632 063c 06D1     		bne	.L369
 3633              		.loc 1 2431 61 discriminator 1
 3634 063e 7B6B     		ldr	r3, [r7, #52]
 3635 0640 B3F1005F 		cmp	r3, #536870912
 3636 0644 02D1     		bne	.L369
2432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3637              		.loc 1 2434 23
 3638 0646 574B     		ldr	r3, .L430+12
 3639 0648 FB63     		str	r3, [r7, #60]
 3640 064a 02E0     		b	.L367
 3641              	.L369:
2435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3642              		.loc 1 2440 23
 3643 064c 0023     		movs	r3, #0
 3644 064e FB63     		str	r3, [r7, #60]
2441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3645              		.loc 1 2443 11
 3646 0650 9AE1     		b	.L297
 3647              	.L367:
 3648 0652 99E1     		b	.L297
 3649              	.L355:
2444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
2447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3650              		.loc 1 2448 21
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 109


 3651 0654 544B     		ldr	r3, .L430+16
 3652 0656 FB63     		str	r3, [r7, #60]
2449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3653              		.loc 1 2449 11
 3654 0658 96E1     		b	.L297
 3655              	.L354:
2450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3656              		.loc 1 2453 21
 3657 065a 0023     		movs	r3, #0
 3658 065c FB63     		str	r3, [r7, #60]
2454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3659              		.loc 1 2454 11
 3660 065e 93E1     		b	.L297
 3661              	.L352:
2455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_ADC)
 3662              		.loc 1 2458 11
 3663 0660 7B68     		ldr	r3, [r7, #4]
 3664 0662 B3F5002F 		cmp	r3, #524288
 3665 0666 73D1     		bne	.L370
2459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get ADC clock source */
2461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_ADC_SOURCE();
 3666              		.loc 1 2461 15
 3667 0668 4B4B     		ldr	r3, .L430
 3668 066a 9B6D     		ldr	r3, [r3, #88]
 3669              		.loc 1 2461 13
 3670 066c 03F44033 		and	r3, r3, #196608
 3671 0670 BB63     		str	r3, [r7, #56]
2462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3672              		.loc 1 2463 7
 3673 0672 BB6B     		ldr	r3, [r7, #56]
 3674 0674 B3F5003F 		cmp	r3, #131072
 3675 0678 2FD0     		beq	.L371
 3676 067a BB6B     		ldr	r3, [r7, #56]
 3677 067c B3F5003F 		cmp	r3, #131072
 3678 0680 63D8     		bhi	.L372
 3679 0682 BB6B     		ldr	r3, [r7, #56]
 3680 0684 002B     		cmp	r3, #0
 3681 0686 04D0     		beq	.L373
 3682 0688 BB6B     		ldr	r3, [r7, #56]
 3683 068a B3F5803F 		cmp	r3, #65536
 3684 068e 12D0     		beq	.L374
 3685 0690 5BE0     		b	.L372
 3686              	.L373:
2464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL2:
2466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3687              		.loc 1 2467 14
 3688 0692 414B     		ldr	r3, .L430
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 110


 3689 0694 1B68     		ldr	r3, [r3]
 3690 0696 03F00063 		and	r3, r3, #134217728
 3691              		.loc 1 2467 13
 3692 069a B3F1006F 		cmp	r3, #134217728
 3693 069e 07D1     		bne	.L375
2468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3694              		.loc 1 2469 11
 3695 06a0 07F11803 		add	r3, r7, #24
 3696 06a4 1846     		mov	r0, r3
 3697 06a6 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3698              		.loc 1 2470 21
 3699 06aa BB69     		ldr	r3, [r7, #24]
 3700 06ac FB63     		str	r3, [r7, #60]
2471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3701              		.loc 1 2476 11
 3702 06ae 6BE1     		b	.L297
 3703              	.L375:
2474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3704              		.loc 1 2474 22
 3705 06b0 0023     		movs	r3, #0
 3706 06b2 FB63     		str	r3, [r7, #60]
 3707              		.loc 1 2476 11
 3708 06b4 68E1     		b	.L297
 3709              	.L374:
2477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL3:
2479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3710              		.loc 1 2480 14
 3711 06b6 384B     		ldr	r3, .L430
 3712 06b8 1B68     		ldr	r3, [r3]
 3713 06ba 03F00053 		and	r3, r3, #536870912
 3714              		.loc 1 2480 13
 3715 06be B3F1005F 		cmp	r3, #536870912
 3716 06c2 07D1     		bne	.L378
2481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3717              		.loc 1 2482 11
 3718 06c4 07F10C03 		add	r3, r7, #12
 3719 06c8 1846     		mov	r0, r3
 3720 06ca FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_R_Frequency;
 3721              		.loc 1 2483 21
 3722 06ce 7B69     		ldr	r3, [r7, #20]
 3723 06d0 FB63     		str	r3, [r7, #60]
2484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 111


2489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3724              		.loc 1 2489 11
 3725 06d2 59E1     		b	.L297
 3726              	.L378:
2487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3727              		.loc 1 2487 22
 3728 06d4 0023     		movs	r3, #0
 3729 06d6 FB63     		str	r3, [r7, #60]
 3730              		.loc 1 2489 11
 3731 06d8 56E1     		b	.L297
 3732              	.L371:
2490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_CLKP:
2493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3733              		.loc 1 2495 27
 3734 06da 2F4B     		ldr	r3, .L430
 3735 06dc DB6C     		ldr	r3, [r3, #76]
 3736              		.loc 1 2495 25
 3737 06de 03F04053 		and	r3, r3, #805306368
 3738 06e2 7B63     		str	r3, [r7, #52]
2496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3739              		.loc 1 2497 15
 3740 06e4 2C4B     		ldr	r3, .L430
 3741 06e6 1B68     		ldr	r3, [r3]
 3742 06e8 03F00403 		and	r3, r3, #4
 3743              		.loc 1 2497 13
 3744 06ec 042B     		cmp	r3, #4
 3745 06ee 0CD1     		bne	.L380
 3746              		.loc 1 2497 55 discriminator 1
 3747 06f0 7B6B     		ldr	r3, [r7, #52]
 3748 06f2 002B     		cmp	r3, #0
 3749 06f4 09D1     		bne	.L380
2498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3750              		.loc 1 2500 40
 3751 06f6 284B     		ldr	r3, .L430
 3752 06f8 1B68     		ldr	r3, [r3]
 3753              		.loc 1 2500 67
 3754 06fa DB08     		lsrs	r3, r3, #3
 3755 06fc 03F00303 		and	r3, r3, #3
 3756              		.loc 1 2500 23
 3757 0700 264A     		ldr	r2, .L430+4
 3758 0702 22FA03F3 		lsr	r3, r2, r3
 3759 0706 FB63     		str	r3, [r7, #60]
 3760 0708 1EE0     		b	.L381
 3761              	.L380:
2501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3762              		.loc 1 2503 21
 3763 070a 234B     		ldr	r3, .L430
 3764 070c 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 112


 3765 070e 03F48073 		and	r3, r3, #256
 3766              		.loc 1 2503 19
 3767 0712 B3F5807F 		cmp	r3, #256
 3768 0716 06D1     		bne	.L382
 3769              		.loc 1 2503 61 discriminator 1
 3770 0718 7B6B     		ldr	r3, [r7, #52]
 3771 071a B3F1805F 		cmp	r3, #268435456
 3772 071e 02D1     		bne	.L382
2504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3773              		.loc 1 2506 23
 3774 0720 1F4B     		ldr	r3, .L430+8
 3775 0722 FB63     		str	r3, [r7, #60]
 3776 0724 10E0     		b	.L381
 3777              	.L382:
2507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3778              		.loc 1 2509 21
 3779 0726 1C4B     		ldr	r3, .L430
 3780 0728 1B68     		ldr	r3, [r3]
 3781 072a 03F40033 		and	r3, r3, #131072
 3782              		.loc 1 2509 19
 3783 072e B3F5003F 		cmp	r3, #131072
 3784 0732 06D1     		bne	.L383
 3785              		.loc 1 2509 61 discriminator 1
 3786 0734 7B6B     		ldr	r3, [r7, #52]
 3787 0736 B3F1005F 		cmp	r3, #536870912
 3788 073a 02D1     		bne	.L383
2510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3789              		.loc 1 2512 23
 3790 073c 194B     		ldr	r3, .L430+12
 3791 073e FB63     		str	r3, [r7, #60]
 3792 0740 02E0     		b	.L381
 3793              	.L383:
2513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3794              		.loc 1 2518 23
 3795 0742 0023     		movs	r3, #0
 3796 0744 FB63     		str	r3, [r7, #60]
2519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3797              		.loc 1 2521 11
 3798 0746 1FE1     		b	.L297
 3799              	.L381:
 3800 0748 1EE1     		b	.L297
 3801              	.L372:
2522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 113


2524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3802              		.loc 1 2526 21
 3803 074a 0023     		movs	r3, #0
 3804 074c FB63     		str	r3, [r7, #60]
2527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3805              		.loc 1 2527 11
 3806 074e 1BE1     		b	.L297
 3807              	.L370:
2528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 3808              		.loc 1 2531 11
 3809 0750 7B68     		ldr	r3, [r7, #4]
 3810 0752 B3F5803F 		cmp	r3, #65536
 3811 0756 3ED1     		bne	.L384
2532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SDMMC clock source */
2534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 3812              		.loc 1 2534 15
 3813 0758 0F4B     		ldr	r3, .L430
 3814 075a DB6C     		ldr	r3, [r3, #76]
 3815              		.loc 1 2534 13
 3816 075c 03F48033 		and	r3, r3, #65536
 3817 0760 BB63     		str	r3, [r7, #56]
2535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3818              		.loc 1 2536 7
 3819 0762 BB6B     		ldr	r3, [r7, #56]
 3820 0764 002B     		cmp	r3, #0
 3821 0766 04D0     		beq	.L385
 3822 0768 BB6B     		ldr	r3, [r7, #56]
 3823 076a B3F5803F 		cmp	r3, #65536
 3824 076e 1DD0     		beq	.L386
 3825 0770 2EE0     		b	.L425
 3826              	.L385:
2537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
2539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3827              		.loc 1 2540 14
 3828 0772 094B     		ldr	r3, .L430
 3829 0774 1B68     		ldr	r3, [r3]
 3830 0776 03F00073 		and	r3, r3, #33554432
 3831              		.loc 1 2540 13
 3832 077a B3F1007F 		cmp	r3, #33554432
 3833 077e 07D1     		bne	.L388
2541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3834              		.loc 1 2542 11
 3835 0780 07F12403 		add	r3, r7, #36
 3836 0784 1846     		mov	r0, r3
 3837 0786 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3838              		.loc 1 2543 21
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 114


 3839 078a BB6A     		ldr	r3, [r7, #40]
 3840 078c FB63     		str	r3, [r7, #60]
2544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3841              		.loc 1 2549 11
 3842 078e FBE0     		b	.L297
 3843              	.L388:
2547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3844              		.loc 1 2547 21
 3845 0790 0023     		movs	r3, #0
 3846 0792 FB63     		str	r3, [r7, #60]
 3847              		.loc 1 2549 11
 3848 0794 F8E0     		b	.L297
 3849              	.L431:
 3850 0796 00BF     		.align	2
 3851              	.L430:
 3852 0798 00440258 		.word	1476543488
 3853 079c 0090D003 		.word	64000000
 3854 07a0 00093D00 		.word	4000000
 3855 07a4 40787D01 		.word	25000000
 3856 07a8 0080BB00 		.word	12288000
 3857              	.L386:
2550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
2552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3858              		.loc 1 2553 15
 3859 07ac 794B     		ldr	r3, .L432
 3860 07ae 1B68     		ldr	r3, [r3]
 3861 07b0 03F00063 		and	r3, r3, #134217728
 3862              		.loc 1 2553 14
 3863 07b4 B3F1006F 		cmp	r3, #134217728
 3864 07b8 07D1     		bne	.L391
2554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3865              		.loc 1 2555 11
 3866 07ba 07F11803 		add	r3, r7, #24
 3867 07be 1846     		mov	r0, r3
 3868 07c0 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_R_Frequency;
 3869              		.loc 1 2556 21
 3870 07c4 3B6A     		ldr	r3, [r7, #32]
 3871 07c6 FB63     		str	r3, [r7, #60]
2557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3872              		.loc 1 2562 11
 3873 07c8 DEE0     		b	.L297
 3874              	.L391:
2560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 115


 3875              		.loc 1 2560 21
 3876 07ca 0023     		movs	r3, #0
 3877 07cc FB63     		str	r3, [r7, #60]
 3878              		.loc 1 2562 11
 3879 07ce DBE0     		b	.L297
 3880              	.L425:
2563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3881              		.loc 1 2567 21
 3882 07d0 0023     		movs	r3, #0
 3883 07d2 FB63     		str	r3, [r7, #60]
2568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3884              		.loc 1 2568 11
 3885 07d4 D8E0     		b	.L297
 3886              	.L384:
2569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 3887              		.loc 1 2572 11
 3888 07d6 7B68     		ldr	r3, [r7, #4]
 3889 07d8 B3F5804F 		cmp	r3, #16384
 3890 07dc 40F08580 		bne	.L393
2573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SPI6 clock source */
2575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 3891              		.loc 1 2575 15
 3892 07e0 6C4B     		ldr	r3, .L432
 3893 07e2 9B6D     		ldr	r3, [r3, #88]
 3894              		.loc 1 2575 13
 3895 07e4 03F0E043 		and	r3, r3, #1879048192
 3896 07e8 BB63     		str	r3, [r7, #56]
2576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3897              		.loc 1 2577 7
 3898 07ea BB6B     		ldr	r3, [r7, #56]
 3899 07ec B3F1A04F 		cmp	r3, #1342177280
 3900 07f0 6BD0     		beq	.L394
 3901 07f2 BB6B     		ldr	r3, [r7, #56]
 3902 07f4 B3F1A04F 		cmp	r3, #1342177280
 3903 07f8 74D8     		bhi	.L395
 3904 07fa BB6B     		ldr	r3, [r7, #56]
 3905 07fc B3F1804F 		cmp	r3, #1073741824
 3906 0800 56D0     		beq	.L396
 3907 0802 BB6B     		ldr	r3, [r7, #56]
 3908 0804 B3F1804F 		cmp	r3, #1073741824
 3909 0808 6CD8     		bhi	.L395
 3910 080a BB6B     		ldr	r3, [r7, #56]
 3911 080c B3F1405F 		cmp	r3, #805306368
 3912 0810 3BD0     		beq	.L397
 3913 0812 BB6B     		ldr	r3, [r7, #56]
 3914 0814 B3F1405F 		cmp	r3, #805306368
 3915 0818 64D8     		bhi	.L395
 3916 081a BB6B     		ldr	r3, [r7, #56]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 116


 3917 081c B3F1005F 		cmp	r3, #536870912
 3918 0820 21D0     		beq	.L398
 3919 0822 BB6B     		ldr	r3, [r7, #56]
 3920 0824 B3F1005F 		cmp	r3, #536870912
 3921 0828 5CD8     		bhi	.L395
 3922 082a BB6B     		ldr	r3, [r7, #56]
 3923 082c 002B     		cmp	r3, #0
 3924 082e 04D0     		beq	.L399
 3925 0830 BB6B     		ldr	r3, [r7, #56]
 3926 0832 B3F1805F 		cmp	r3, #268435456
 3927 0836 04D0     		beq	.L400
 3928 0838 54E0     		b	.L395
 3929              	.L399:
2578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
2580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HAL_RCCEx_GetD3PCLK1Freq();
 3930              		.loc 1 2581 23
 3931 083a FFF7FEFF 		bl	HAL_RCCEx_GetD3PCLK1Freq
 3932 083e F863     		str	r0, [r7, #60]
2582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3933              		.loc 1 2582 11
 3934 0840 A2E0     		b	.L297
 3935              	.L400:
2583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
2585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3936              		.loc 1 2586 14
 3937 0842 544B     		ldr	r3, .L432
 3938 0844 1B68     		ldr	r3, [r3]
 3939 0846 03F00063 		and	r3, r3, #134217728
 3940              		.loc 1 2586 13
 3941 084a B3F1006F 		cmp	r3, #134217728
 3942 084e 07D1     		bne	.L402
2587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3943              		.loc 1 2588 11
 3944 0850 07F11803 		add	r3, r7, #24
 3945 0854 1846     		mov	r0, r3
 3946 0856 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 3947              		.loc 1 2589 21
 3948 085a FB69     		ldr	r3, [r7, #28]
 3949 085c FB63     		str	r3, [r7, #60]
2590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3950              		.loc 1 2595 11
 3951 085e 93E0     		b	.L297
 3952              	.L402:
2593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3953              		.loc 1 2593 21
 3954 0860 0023     		movs	r3, #0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 117


 3955 0862 FB63     		str	r3, [r7, #60]
 3956              		.loc 1 2595 11
 3957 0864 90E0     		b	.L297
 3958              	.L398:
2596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
2598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3959              		.loc 1 2599 14
 3960 0866 4B4B     		ldr	r3, .L432
 3961 0868 1B68     		ldr	r3, [r3]
 3962 086a 03F00053 		and	r3, r3, #536870912
 3963              		.loc 1 2599 13
 3964 086e B3F1005F 		cmp	r3, #536870912
 3965 0872 07D1     		bne	.L404
2600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3966              		.loc 1 2601 11
 3967 0874 07F10C03 		add	r3, r7, #12
 3968 0878 1846     		mov	r0, r3
 3969 087a FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_Q_Frequency;
 3970              		.loc 1 2602 21
 3971 087e 3B69     		ldr	r3, [r7, #16]
 3972 0880 FB63     		str	r3, [r7, #60]
2603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3973              		.loc 1 2608 11
 3974 0882 81E0     		b	.L297
 3975              	.L404:
2606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3976              		.loc 1 2606 21
 3977 0884 0023     		movs	r3, #0
 3978 0886 FB63     		str	r3, [r7, #60]
 3979              		.loc 1 2608 11
 3980 0888 7EE0     		b	.L297
 3981              	.L397:
2609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
2611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 3982              		.loc 1 2612 14
 3983 088a 424B     		ldr	r3, .L432
 3984 088c 1B68     		ldr	r3, [r3]
 3985 088e 03F00403 		and	r3, r3, #4
 3986              		.loc 1 2612 13
 3987 0892 042B     		cmp	r3, #4
 3988 0894 09D1     		bne	.L406
2613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3989              		.loc 1 2614 38
 3990 0896 3F4B     		ldr	r3, .L432
 3991 0898 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 118


 3992              		.loc 1 2614 65
 3993 089a DB08     		lsrs	r3, r3, #3
 3994 089c 03F00303 		and	r3, r3, #3
 3995              		.loc 1 2614 21
 3996 08a0 3D4A     		ldr	r2, .L432+4
 3997 08a2 22FA03F3 		lsr	r3, r2, r3
 3998 08a6 FB63     		str	r3, [r7, #60]
2615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3999              		.loc 1 2620 11
 4000 08a8 6EE0     		b	.L297
 4001              	.L406:
2618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4002              		.loc 1 2618 21
 4003 08aa 0023     		movs	r3, #0
 4004 08ac FB63     		str	r3, [r7, #60]
 4005              		.loc 1 2620 11
 4006 08ae 6BE0     		b	.L297
 4007              	.L396:
2621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
2623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 4008              		.loc 1 2624 14
 4009 08b0 384B     		ldr	r3, .L432
 4010 08b2 1B68     		ldr	r3, [r3]
 4011 08b4 03F48073 		and	r3, r3, #256
 4012              		.loc 1 2624 13
 4013 08b8 B3F5807F 		cmp	r3, #256
 4014 08bc 02D1     		bne	.L408
2625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 4015              		.loc 1 2626 21
 4016 08be 374B     		ldr	r3, .L432+8
 4017 08c0 FB63     		str	r3, [r7, #60]
2627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4018              		.loc 1 2632 11
 4019 08c2 61E0     		b	.L297
 4020              	.L408:
2630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4021              		.loc 1 2630 22
 4022 08c4 0023     		movs	r3, #0
 4023 08c6 FB63     		str	r3, [r7, #60]
 4024              		.loc 1 2632 11
 4025 08c8 5EE0     		b	.L297
 4026              	.L394:
2633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 119


2635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 4027              		.loc 1 2636 14
 4028 08ca 324B     		ldr	r3, .L432
 4029 08cc 1B68     		ldr	r3, [r3]
 4030 08ce 03F40033 		and	r3, r3, #131072
 4031              		.loc 1 2636 13
 4032 08d2 B3F5003F 		cmp	r3, #131072
 4033 08d6 02D1     		bne	.L410
2637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4034              		.loc 1 2638 21
 4035 08d8 314B     		ldr	r3, .L432+12
 4036 08da FB63     		str	r3, [r7, #60]
2639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4037              		.loc 1 2644 11
 4038 08dc 54E0     		b	.L297
 4039              	.L410:
2642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4040              		.loc 1 2642 21
 4041 08de 0023     		movs	r3, #0
 4042 08e0 FB63     		str	r3, [r7, #60]
 4043              		.loc 1 2644 11
 4044 08e2 51E0     		b	.L297
 4045              	.L395:
2645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
2647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
2648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
2650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_SPI6CLKSOURCE_PIN */
2653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 4046              		.loc 1 2655 21
 4047 08e4 0023     		movs	r3, #0
 4048 08e6 FB63     		str	r3, [r7, #60]
2656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4049              		.loc 1 2656 11
 4050 08e8 4EE0     		b	.L297
 4051              	.L393:
2657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 4052              		.loc 1 2660 11
 4053 08ea 7B68     		ldr	r3, [r7, #4]
 4054 08ec B3F5004F 		cmp	r3, #32768
 4055 08f0 48D1     		bne	.L412
2661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 120


2662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get FDCAN clock source */
2663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 4056              		.loc 1 2663 15
 4057 08f2 284B     		ldr	r3, .L432
 4058 08f4 1B6D     		ldr	r3, [r3, #80]
 4059              		.loc 1 2663 13
 4060 08f6 03F04053 		and	r3, r3, #805306368
 4061 08fa BB63     		str	r3, [r7, #56]
2664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 4062              		.loc 1 2665 7
 4063 08fc BB6B     		ldr	r3, [r7, #56]
 4064 08fe B3F1005F 		cmp	r3, #536870912
 4065 0902 2AD0     		beq	.L413
 4066 0904 BB6B     		ldr	r3, [r7, #56]
 4067 0906 B3F1005F 		cmp	r3, #536870912
 4068 090a 38D8     		bhi	.L414
 4069 090c BB6B     		ldr	r3, [r7, #56]
 4070 090e 002B     		cmp	r3, #0
 4071 0910 04D0     		beq	.L415
 4072 0912 BB6B     		ldr	r3, [r7, #56]
 4073 0914 B3F1805F 		cmp	r3, #268435456
 4074 0918 0DD0     		beq	.L416
 4075 091a 30E0     		b	.L414
 4076              	.L415:
2666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
2668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 4077              		.loc 1 2669 14
 4078 091c 1D4B     		ldr	r3, .L432
 4079 091e 1B68     		ldr	r3, [r3]
 4080 0920 03F40033 		and	r3, r3, #131072
 4081              		.loc 1 2669 13
 4082 0924 B3F5003F 		cmp	r3, #131072
 4083 0928 02D1     		bne	.L417
2670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4084              		.loc 1 2671 21
 4085 092a 1D4B     		ldr	r3, .L432+12
 4086 092c FB63     		str	r3, [r7, #60]
2672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4087              		.loc 1 2677 11
 4088 092e 2BE0     		b	.L297
 4089              	.L417:
2675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4090              		.loc 1 2675 21
 4091 0930 0023     		movs	r3, #0
 4092 0932 FB63     		str	r3, [r7, #60]
 4093              		.loc 1 2677 11
 4094 0934 28E0     		b	.L297
 4095              	.L416:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 121


2678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
2680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 4096              		.loc 1 2681 14
 4097 0936 174B     		ldr	r3, .L432
 4098 0938 1B68     		ldr	r3, [r3]
 4099 093a 03F00073 		and	r3, r3, #33554432
 4100              		.loc 1 2681 13
 4101 093e B3F1007F 		cmp	r3, #33554432
 4102 0942 07D1     		bne	.L420
2682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 4103              		.loc 1 2683 11
 4104 0944 07F12403 		add	r3, r7, #36
 4105 0948 1846     		mov	r0, r3
 4106 094a FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 4107              		.loc 1 2684 21
 4108 094e BB6A     		ldr	r3, [r7, #40]
 4109 0950 FB63     		str	r3, [r7, #60]
2685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4110              		.loc 1 2690 11
 4111 0952 19E0     		b	.L297
 4112              	.L420:
2688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4113              		.loc 1 2688 21
 4114 0954 0023     		movs	r3, #0
 4115 0956 FB63     		str	r3, [r7, #60]
 4116              		.loc 1 2690 11
 4117 0958 16E0     		b	.L297
 4118              	.L413:
2691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
2693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4119              		.loc 1 2694 14
 4120 095a 0E4B     		ldr	r3, .L432
 4121 095c 1B68     		ldr	r3, [r3]
 4122 095e 03F00063 		and	r3, r3, #134217728
 4123              		.loc 1 2694 13
 4124 0962 B3F1006F 		cmp	r3, #134217728
 4125 0966 07D1     		bne	.L422
2695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 4126              		.loc 1 2696 11
 4127 0968 07F11803 		add	r3, r7, #24
 4128 096c 1846     		mov	r0, r3
 4129 096e FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 4130              		.loc 1 2697 21
 4131 0972 FB69     		ldr	r3, [r7, #28]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 122


 4132 0974 FB63     		str	r3, [r7, #60]
2698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4133              		.loc 1 2703 11
 4134 0976 07E0     		b	.L297
 4135              	.L422:
2701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4136              		.loc 1 2701 21
 4137 0978 0023     		movs	r3, #0
 4138 097a FB63     		str	r3, [r7, #60]
 4139              		.loc 1 2703 11
 4140 097c 04E0     		b	.L297
 4141              	.L414:
2704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 4142              		.loc 1 2707 21
 4143 097e 0023     		movs	r3, #0
 4144 0980 FB63     		str	r3, [r7, #60]
2708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4145              		.loc 1 2708 11
 4146 0982 01E0     		b	.L297
 4147              	.L412:
2709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       frequency = 0;
 4148              		.loc 1 2714 17
 4149 0984 0023     		movs	r3, #0
 4150 0986 FB63     		str	r3, [r7, #60]
 4151              	.L297:
2715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return frequency;
 4152              		.loc 1 2717 10
 4153 0988 FB6B     		ldr	r3, [r7, #60]
2718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4154              		.loc 1 2718 1
 4155 098a 1846     		mov	r0, r3
 4156 098c 4037     		adds	r7, r7, #64
 4157              	.LCFI14:
 4158              		.cfi_def_cfa_offset 8
 4159 098e BD46     		mov	sp, r7
 4160              	.LCFI15:
 4161              		.cfi_def_cfa_register 13
 4162              		@ sp needed
 4163 0990 80BD     		pop	{r7, pc}
 4164              	.L433:
 4165 0992 00BF     		.align	2
 4166              	.L432:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 123


 4167 0994 00440258 		.word	1476543488
 4168 0998 0090D003 		.word	64000000
 4169 099c 00093D00 		.word	4000000
 4170 09a0 40787D01 		.word	25000000
 4171              		.cfi_endproc
 4172              	.LFE335:
 4174              		.section	.text.HAL_RCCEx_GetD1PCLK1Freq,"ax",%progbits
 4175              		.align	1
 4176              		.global	HAL_RCCEx_GetD1PCLK1Freq
 4177              		.syntax unified
 4178              		.thumb
 4179              		.thumb_func
 4181              	HAL_RCCEx_GetD1PCLK1Freq:
 4182              	.LFB336:
2719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D1PCLK1 frequency
2723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D1PCLK1 changes, this function must be called to update the
2724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D1PCLK1 value. Otherwise, any configuration based on this function will be incorr
2725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D1PCLK1 frequency
2726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1PCLK1Freq(void)
2728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4183              		.loc 1 2728 1
 4184              		.cfi_startproc
 4185              		@ args = 0, pretend = 0, frame = 0
 4186              		@ frame_needed = 1, uses_anonymous_args = 0
 4187 0000 80B5     		push	{r7, lr}
 4188              	.LCFI16:
 4189              		.cfi_def_cfa_offset 8
 4190              		.cfi_offset 7, -8
 4191              		.cfi_offset 14, -4
 4192 0002 00AF     		add	r7, sp, #0
 4193              	.LCFI17:
 4194              		.cfi_def_cfa_register 7
2729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_D1PPRE)
2730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
2731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1PPRE)>> RCC_D1CFGR
 4195              		.loc 1 2731 11
 4196 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4197 0008 0246     		mov	r2, r0
 4198              		.loc 1 2731 58
 4199 000a 064B     		ldr	r3, .L436
 4200 000c 9B69     		ldr	r3, [r3, #24]
 4201              		.loc 1 2731 87
 4202 000e 1B09     		lsrs	r3, r3, #4
 4203 0010 03F00703 		and	r3, r3, #7
 4204              		.loc 1 2731 53
 4205 0014 0449     		ldr	r1, .L436+4
 4206 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 4207              		.loc 1 2731 113
 4208 0018 03F01F03 		and	r3, r3, #31
 4209              		.loc 1 2731 33
 4210 001c 22FA03F3 		lsr	r3, r2, r3
2732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 124


2734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE)>> RCC_CDCF
2735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4211              		.loc 1 2736 1
 4212 0020 1846     		mov	r0, r3
 4213 0022 80BD     		pop	{r7, pc}
 4214              	.L437:
 4215              		.align	2
 4216              	.L436:
 4217 0024 00440258 		.word	1476543488
 4218 0028 00000000 		.word	D1CorePrescTable
 4219              		.cfi_endproc
 4220              	.LFE336:
 4222              		.section	.text.HAL_RCCEx_GetD3PCLK1Freq,"ax",%progbits
 4223              		.align	1
 4224              		.global	HAL_RCCEx_GetD3PCLK1Freq
 4225              		.syntax unified
 4226              		.thumb
 4227              		.thumb_func
 4229              	HAL_RCCEx_GetD3PCLK1Freq:
 4230              	.LFB337:
2737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D3PCLK1 frequency
2740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D3PCLK1 changes, this function must be called to update the
2741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorr
2742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D3PCLK1 frequency
2743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
2745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4231              		.loc 1 2745 1
 4232              		.cfi_startproc
 4233              		@ args = 0, pretend = 0, frame = 0
 4234              		@ frame_needed = 1, uses_anonymous_args = 0
 4235 0000 80B5     		push	{r7, lr}
 4236              	.LCFI18:
 4237              		.cfi_def_cfa_offset 8
 4238              		.cfi_offset 7, -8
 4239              		.cfi_offset 14, -4
 4240 0002 00AF     		add	r7, sp, #0
 4241              	.LCFI19:
 4242              		.cfi_def_cfa_register 7
2746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D3CFGR_D3PPRE)
2747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
2748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR
 4243              		.loc 1 2748 11
 4244 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4245 0008 0246     		mov	r2, r0
 4246              		.loc 1 2748 58
 4247 000a 064B     		ldr	r3, .L440
 4248 000c 1B6A     		ldr	r3, [r3, #32]
 4249              		.loc 1 2748 87
 4250 000e 1B09     		lsrs	r3, r3, #4
 4251 0010 03F00703 		and	r3, r3, #7
 4252              		.loc 1 2748 53
 4253 0014 0449     		ldr	r1, .L440+4
 4254 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 125


 4255              		.loc 1 2748 113
 4256 0018 03F01F03 		and	r3, r3, #31
 4257              		.loc 1 2748 33
 4258 001c 22FA03F3 		lsr	r3, r2, r3
2749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
2751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRD
2752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4259              		.loc 1 2753 1
 4260 0020 1846     		mov	r0, r3
 4261 0022 80BD     		pop	{r7, pc}
 4262              	.L441:
 4263              		.align	2
 4264              	.L440:
 4265 0024 00440258 		.word	1476543488
 4266 0028 00000000 		.word	D1CorePrescTable
 4267              		.cfi_endproc
 4268              	.LFE337:
 4270              		.section	.text.HAL_RCCEx_GetPLL2ClockFreq,"ax",%progbits
 4271              		.align	1
 4272              		.global	HAL_RCCEx_GetPLL2ClockFreq
 4273              		.syntax unified
 4274              		.thumb
 4275              		.thumb_func
 4277              	HAL_RCCEx_GetPLL2ClockFreq:
 4278              	.LFB338:
2754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL2 clock frequencies :PLL2_P_Frequency,PLL2_R_Frequency and PLL2_Q_Frequenc
2756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL2 clock frequencies computed by this function is not the real
2757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL2CLK changes, this function must be called to update the
2764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorr
2765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL2_Clocks structure.
2766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
2769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4279              		.loc 1 2769 1
 4280              		.cfi_startproc
 4281              		@ args = 0, pretend = 0, frame = 32
 4282              		@ frame_needed = 1, uses_anonymous_args = 0
 4283              		@ link register save eliminated.
 4284 0000 80B4     		push	{r7}
 4285              	.LCFI20:
 4286              		.cfi_def_cfa_offset 4
 4287              		.cfi_offset 7, -4
 4288 0002 89B0     		sub	sp, sp, #36
 4289              	.LCFI21:
 4290              		.cfi_def_cfa_offset 40
 4291 0004 00AF     		add	r7, sp, #0
 4292              	.LCFI22:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 126


 4293              		.cfi_def_cfa_register 7
 4294 0006 7860     		str	r0, [r7, #4]
2770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t  pllsource, pll2m,  pll2fracen, hsivalue;
2771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn2, pll2vco;
2772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
2774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL2xCLK = PLL2_VCO / PLL2x
2775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 4295              		.loc 1 2776 19
 4296 0008 A14B     		ldr	r3, .L453
 4297 000a 9B6A     		ldr	r3, [r3, #40]
 4298              		.loc 1 2776 13
 4299 000c 03F00303 		and	r3, r3, #3
 4300 0010 BB61     		str	r3, [r7, #24]
2777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 4301              		.loc 1 2777 16
 4302 0012 9F4B     		ldr	r3, .L453
 4303 0014 9B6A     		ldr	r3, [r3, #40]
 4304              		.loc 1 2777 50
 4305 0016 1B0B     		lsrs	r3, r3, #12
 4306              		.loc 1 2777 9
 4307 0018 03F03F03 		and	r3, r3, #63
 4308 001c 7B61     		str	r3, [r7, #20]
2778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 4309              		.loc 1 2778 20
 4310 001e 9C4B     		ldr	r3, .L453
 4311 0020 DB6A     		ldr	r3, [r3, #44]
 4312              		.loc 1 2778 56
 4313 0022 1B09     		lsrs	r3, r3, #4
 4314              		.loc 1 2778 14
 4315 0024 03F00103 		and	r3, r3, #1
 4316 0028 3B61     		str	r3, [r7, #16]
2779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 4317              		.loc 1 2779 48
 4318 002a 994B     		ldr	r3, .L453
 4319 002c DB6B     		ldr	r3, [r3, #60]
 4320              		.loc 1 2779 83
 4321 002e DB08     		lsrs	r3, r3, #3
 4322 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 4323              		.loc 1 2779 20
 4324 0034 3A69     		ldr	r2, [r7, #16]
 4325 0036 02FB03F3 		mul	r3, r2, r3
 4326              		.loc 1 2779 10
 4327 003a 07EE903A 		vmov	s15, r3	@ int
 4328 003e F8EE677A 		vcvt.f32.u32	s15, s15
 4329 0042 C7ED037A 		vstr.32	s15, [r7, #12]
2780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll2m != 0U)
 4330              		.loc 1 2781 6
 4331 0046 7B69     		ldr	r3, [r7, #20]
 4332 0048 002B     		cmp	r3, #0
 4333 004a 00F01181 		beq	.L443
2782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4334              		.loc 1 2783 5
 4335 004e BB69     		ldr	r3, [r7, #24]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 127


 4336 0050 022B     		cmp	r3, #2
 4337 0052 00F08380 		beq	.L444
 4338 0056 BB69     		ldr	r3, [r7, #24]
 4339 0058 022B     		cmp	r3, #2
 4340 005a 00F2A180 		bhi	.L445
 4341 005e BB69     		ldr	r3, [r7, #24]
 4342 0060 002B     		cmp	r3, #0
 4343 0062 03D0     		beq	.L446
 4344 0064 BB69     		ldr	r3, [r7, #24]
 4345 0066 012B     		cmp	r3, #1
 4346 0068 56D0     		beq	.L447
 4347 006a 99E0     		b	.L445
 4348              	.L446:
2784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4349              		.loc 1 2788 11
 4350 006c 884B     		ldr	r3, .L453
 4351 006e 1B68     		ldr	r3, [r3]
 4352 0070 03F02003 		and	r3, r3, #32
 4353              		.loc 1 2788 10
 4354 0074 002B     		cmp	r3, #0
 4355 0076 2DD0     		beq	.L448
2789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 4356              		.loc 1 2790 35
 4357 0078 854B     		ldr	r3, .L453
 4358 007a 1B68     		ldr	r3, [r3]
 4359              		.loc 1 2790 62
 4360 007c DB08     		lsrs	r3, r3, #3
 4361 007e 03F00303 		and	r3, r3, #3
 4362              		.loc 1 2790 18
 4363 0082 844A     		ldr	r2, .L453+4
 4364 0084 22FA03F3 		lsr	r3, r2, r3
 4365 0088 BB60     		str	r3, [r7, #8]
2791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 4366              		.loc 1 2791 21
 4367 008a BB68     		ldr	r3, [r7, #8]
 4368 008c 07EE903A 		vmov	s15, r3	@ int
 4369 0090 F8EE676A 		vcvt.f32.u32	s13, s15
 4370              		.loc 1 2791 41
 4371 0094 7B69     		ldr	r3, [r7, #20]
 4372 0096 07EE903A 		vmov	s15, r3	@ int
 4373 009a F8EE677A 		vcvt.f32.u32	s15, s15
 4374              		.loc 1 2791 39
 4375 009e 86EEA77A 		vdiv.f32	s14, s13, s15
 4376              		.loc 1 2791 83
 4377 00a2 7B4B     		ldr	r3, .L453
 4378 00a4 9B6B     		ldr	r3, [r3, #56]
 4379              		.loc 1 2791 69
 4380 00a6 C3F30803 		ubfx	r3, r3, #0, #9
 4381              		.loc 1 2791 60
 4382 00aa 07EE903A 		vmov	s15, r3	@ int
 4383 00ae F8EE676A 		vcvt.f32.u32	s13, s15
 4384              		.loc 1 2791 122
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 128


 4385 00b2 97ED036A 		vldr.32	s12, [r7, #12]
 4386 00b6 DFED785A 		vldr.32	s11, .L453+8
 4387 00ba C6EE257A 		vdiv.f32	s15, s12, s11
 4388              		.loc 1 2791 113
 4389 00be 76EEA77A 		vadd.f32	s15, s13, s15
 4390              		.loc 1 2791 140
 4391 00c2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4392 00c6 77EEA67A 		vadd.f32	s15, s15, s13
 4393              		.loc 1 2791 17
 4394 00ca 67EE277A 		vmul.f32	s15, s14, s15
 4395 00ce C7ED077A 		vstr.32	s15, [r7, #28]
2792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
2796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4396              		.loc 1 2797 7
 4397 00d2 87E0     		b	.L450
 4398              	.L448:
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4399              		.loc 1 2795 41
 4400 00d4 7B69     		ldr	r3, [r7, #20]
 4401 00d6 07EE903A 		vmov	s15, r3	@ int
 4402 00da F8EE677A 		vcvt.f32.u32	s15, s15
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4403              		.loc 1 2795 39
 4404 00de DFED6F6A 		vldr.32	s13, .L453+12
 4405 00e2 86EEA77A 		vdiv.f32	s14, s13, s15
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4406              		.loc 1 2795 83
 4407 00e6 6A4B     		ldr	r3, .L453
 4408 00e8 9B6B     		ldr	r3, [r3, #56]
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4409              		.loc 1 2795 69
 4410 00ea C3F30803 		ubfx	r3, r3, #0, #9
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4411              		.loc 1 2795 60
 4412 00ee 07EE903A 		vmov	s15, r3	@ int
 4413 00f2 F8EE676A 		vcvt.f32.u32	s13, s15
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4414              		.loc 1 2795 122
 4415 00f6 97ED036A 		vldr.32	s12, [r7, #12]
 4416 00fa DFED675A 		vldr.32	s11, .L453+8
 4417 00fe C6EE257A 		vdiv.f32	s15, s12, s11
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4418              		.loc 1 2795 113
 4419 0102 76EEA77A 		vadd.f32	s15, s13, s15
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4420              		.loc 1 2795 140
 4421 0106 F7EE006A 		vmov.f32	s13, #1.0e+0
 4422 010a 77EEA67A 		vadd.f32	s15, s15, s13
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4423              		.loc 1 2795 17
 4424 010e 67EE277A 		vmul.f32	s15, s14, s15
 4425 0112 C7ED077A 		vstr.32	s15, [r7, #28]
 4426              		.loc 1 2797 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 129


 4427 0116 65E0     		b	.L450
 4428              	.L447:
2798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 4429              		.loc 1 2800 39
 4430 0118 7B69     		ldr	r3, [r7, #20]
 4431 011a 07EE903A 		vmov	s15, r3	@ int
 4432 011e F8EE677A 		vcvt.f32.u32	s15, s15
 4433              		.loc 1 2800 37
 4434 0122 DFED5F6A 		vldr.32	s13, .L453+16
 4435 0126 86EEA77A 		vdiv.f32	s14, s13, s15
 4436              		.loc 1 2800 81
 4437 012a 594B     		ldr	r3, .L453
 4438 012c 9B6B     		ldr	r3, [r3, #56]
 4439              		.loc 1 2800 67
 4440 012e C3F30803 		ubfx	r3, r3, #0, #9
 4441              		.loc 1 2800 58
 4442 0132 07EE903A 		vmov	s15, r3	@ int
 4443 0136 F8EE676A 		vcvt.f32.u32	s13, s15
 4444              		.loc 1 2800 120
 4445 013a 97ED036A 		vldr.32	s12, [r7, #12]
 4446 013e DFED565A 		vldr.32	s11, .L453+8
 4447 0142 C6EE257A 		vdiv.f32	s15, s12, s11
 4448              		.loc 1 2800 111
 4449 0146 76EEA77A 		vadd.f32	s15, s13, s15
 4450              		.loc 1 2800 138
 4451 014a F7EE006A 		vmov.f32	s13, #1.0e+0
 4452 014e 77EEA67A 		vadd.f32	s15, s15, s13
 4453              		.loc 1 2800 15
 4454 0152 67EE277A 		vmul.f32	s15, s14, s15
 4455 0156 C7ED077A 		vstr.32	s15, [r7, #28]
2801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4456              		.loc 1 2801 7
 4457 015a 43E0     		b	.L450
 4458              	.L444:
2802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 4459              		.loc 1 2804 39
 4460 015c 7B69     		ldr	r3, [r7, #20]
 4461 015e 07EE903A 		vmov	s15, r3	@ int
 4462 0162 F8EE677A 		vcvt.f32.u32	s15, s15
 4463              		.loc 1 2804 37
 4464 0166 DFED4F6A 		vldr.32	s13, .L453+20
 4465 016a 86EEA77A 		vdiv.f32	s14, s13, s15
 4466              		.loc 1 2804 81
 4467 016e 484B     		ldr	r3, .L453
 4468 0170 9B6B     		ldr	r3, [r3, #56]
 4469              		.loc 1 2804 67
 4470 0172 C3F30803 		ubfx	r3, r3, #0, #9
 4471              		.loc 1 2804 58
 4472 0176 07EE903A 		vmov	s15, r3	@ int
 4473 017a F8EE676A 		vcvt.f32.u32	s13, s15
 4474              		.loc 1 2804 120
 4475 017e 97ED036A 		vldr.32	s12, [r7, #12]
 4476 0182 DFED455A 		vldr.32	s11, .L453+8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 130


 4477 0186 C6EE257A 		vdiv.f32	s15, s12, s11
 4478              		.loc 1 2804 111
 4479 018a 76EEA77A 		vadd.f32	s15, s13, s15
 4480              		.loc 1 2804 138
 4481 018e F7EE006A 		vmov.f32	s13, #1.0e+0
 4482 0192 77EEA67A 		vadd.f32	s15, s15, s13
 4483              		.loc 1 2804 15
 4484 0196 67EE277A 		vmul.f32	s15, s14, s15
 4485 019a C7ED077A 		vstr.32	s15, [r7, #28]
2805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4486              		.loc 1 2805 7
 4487 019e 21E0     		b	.L450
 4488              	.L445:
2806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 4489              		.loc 1 2808 39
 4490 01a0 7B69     		ldr	r3, [r7, #20]
 4491 01a2 07EE903A 		vmov	s15, r3	@ int
 4492 01a6 F8EE677A 		vcvt.f32.u32	s15, s15
 4493              		.loc 1 2808 37
 4494 01aa DFED3D6A 		vldr.32	s13, .L453+16
 4495 01ae 86EEA77A 		vdiv.f32	s14, s13, s15
 4496              		.loc 1 2808 81
 4497 01b2 374B     		ldr	r3, .L453
 4498 01b4 9B6B     		ldr	r3, [r3, #56]
 4499              		.loc 1 2808 67
 4500 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 4501              		.loc 1 2808 58
 4502 01ba 07EE903A 		vmov	s15, r3	@ int
 4503 01be F8EE676A 		vcvt.f32.u32	s13, s15
 4504              		.loc 1 2808 120
 4505 01c2 97ED036A 		vldr.32	s12, [r7, #12]
 4506 01c6 DFED345A 		vldr.32	s11, .L453+8
 4507 01ca C6EE257A 		vdiv.f32	s15, s12, s11
 4508              		.loc 1 2808 111
 4509 01ce 76EEA77A 		vadd.f32	s15, s13, s15
 4510              		.loc 1 2808 138
 4511 01d2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4512 01d6 77EEA67A 		vadd.f32	s15, s15, s13
 4513              		.loc 1 2808 15
 4514 01da 67EE277A 		vmul.f32	s15, s14, s15
 4515 01de C7ED077A 		vstr.32	s15, [r7, #28]
2809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4516              		.loc 1 2809 7
 4517 01e2 00BF     		nop
 4518              	.L450:
2810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 4519              		.loc 1 2811 90
 4520 01e4 2A4B     		ldr	r3, .L453
 4521 01e6 9B6B     		ldr	r3, [r3, #56]
 4522              		.loc 1 2811 75
 4523 01e8 5B0A     		lsrs	r3, r3, #9
 4524 01ea 03F07F03 		and	r3, r3, #127
 4525              		.loc 1 2811 66
 4526 01ee 07EE903A 		vmov	s15, r3	@ int
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 131


 4527 01f2 F8EE677A 		vcvt.f32.u32	s15, s15
 4528              		.loc 1 2811 126
 4529 01f6 B7EE007A 		vmov.f32	s14, #1.0e+0
 4530 01fa 37EE877A 		vadd.f32	s14, s15, s14
 4531              		.loc 1 2811 47
 4532 01fe D7ED076A 		vldr.32	s13, [r7, #28]
 4533 0202 C6EE877A 		vdiv.f32	s15, s13, s14
 4534              		.loc 1 2811 37
 4535 0206 FCEEE77A 		vcvt.u32.f32	s15, s15
 4536 020a 17EE902A 		vmov	r2, s15	@ int
 4537              		.loc 1 2811 35
 4538 020e 7B68     		ldr	r3, [r7, #4]
 4539 0210 1A60     		str	r2, [r3]
2812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 4540              		.loc 1 2812 90
 4541 0212 1F4B     		ldr	r3, .L453
 4542 0214 9B6B     		ldr	r3, [r3, #56]
 4543              		.loc 1 2812 75
 4544 0216 1B0C     		lsrs	r3, r3, #16
 4545 0218 03F07F03 		and	r3, r3, #127
 4546              		.loc 1 2812 66
 4547 021c 07EE903A 		vmov	s15, r3	@ int
 4548 0220 F8EE677A 		vcvt.f32.u32	s15, s15
 4549              		.loc 1 2812 126
 4550 0224 B7EE007A 		vmov.f32	s14, #1.0e+0
 4551 0228 37EE877A 		vadd.f32	s14, s15, s14
 4552              		.loc 1 2812 47
 4553 022c D7ED076A 		vldr.32	s13, [r7, #28]
 4554 0230 C6EE877A 		vdiv.f32	s15, s13, s14
 4555              		.loc 1 2812 37
 4556 0234 FCEEE77A 		vcvt.u32.f32	s15, s15
 4557 0238 17EE902A 		vmov	r2, s15	@ int
 4558              		.loc 1 2812 35
 4559 023c 7B68     		ldr	r3, [r7, #4]
 4560 023e 5A60     		str	r2, [r3, #4]
2813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 4561              		.loc 1 2813 90
 4562 0240 134B     		ldr	r3, .L453
 4563 0242 9B6B     		ldr	r3, [r3, #56]
 4564              		.loc 1 2813 75
 4565 0244 1B0E     		lsrs	r3, r3, #24
 4566 0246 03F07F03 		and	r3, r3, #127
 4567              		.loc 1 2813 66
 4568 024a 07EE903A 		vmov	s15, r3	@ int
 4569 024e F8EE677A 		vcvt.f32.u32	s15, s15
 4570              		.loc 1 2813 126
 4571 0252 B7EE007A 		vmov.f32	s14, #1.0e+0
 4572 0256 37EE877A 		vadd.f32	s14, s15, s14
 4573              		.loc 1 2813 47
 4574 025a D7ED076A 		vldr.32	s13, [r7, #28]
 4575 025e C6EE877A 		vdiv.f32	s15, s13, s14
 4576              		.loc 1 2813 37
 4577 0262 FCEEE77A 		vcvt.u32.f32	s15, s15
 4578 0266 17EE902A 		vmov	r2, s15	@ int
 4579              		.loc 1 2813 35
 4580 026a 7B68     		ldr	r3, [r7, #4]
 4581 026c 9A60     		str	r2, [r3, #8]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 132


2814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = 0U;
2818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
2819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
2820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4582              		.loc 1 2821 1
 4583 026e 08E0     		b	.L452
 4584              	.L443:
2817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
 4585              		.loc 1 2817 35
 4586 0270 7B68     		ldr	r3, [r7, #4]
 4587 0272 0022     		movs	r2, #0
 4588 0274 1A60     		str	r2, [r3]
2818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
 4589              		.loc 1 2818 35
 4590 0276 7B68     		ldr	r3, [r7, #4]
 4591 0278 0022     		movs	r2, #0
 4592 027a 5A60     		str	r2, [r3, #4]
2819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4593              		.loc 1 2819 35
 4594 027c 7B68     		ldr	r3, [r7, #4]
 4595 027e 0022     		movs	r2, #0
 4596 0280 9A60     		str	r2, [r3, #8]
 4597              	.L452:
 4598              		.loc 1 2821 1
 4599 0282 00BF     		nop
 4600 0284 2437     		adds	r7, r7, #36
 4601              	.LCFI23:
 4602              		.cfi_def_cfa_offset 4
 4603 0286 BD46     		mov	sp, r7
 4604              	.LCFI24:
 4605              		.cfi_def_cfa_register 13
 4606              		@ sp needed
 4607 0288 5DF8047B 		ldr	r7, [sp], #4
 4608              	.LCFI25:
 4609              		.cfi_restore 7
 4610              		.cfi_def_cfa_offset 0
 4611 028c 7047     		bx	lr
 4612              	.L454:
 4613 028e 00BF     		.align	2
 4614              	.L453:
 4615 0290 00440258 		.word	1476543488
 4616 0294 0090D003 		.word	64000000
 4617 0298 00000046 		.word	1174405120
 4618 029c 0024744C 		.word	1282679808
 4619 02a0 0024744A 		.word	1249125376
 4620 02a4 20BCBE4B 		.word	1270791200
 4621              		.cfi_endproc
 4622              	.LFE338:
 4624              		.section	.text.HAL_RCCEx_GetPLL3ClockFreq,"ax",%progbits
 4625              		.align	1
 4626              		.global	HAL_RCCEx_GetPLL3ClockFreq
 4627              		.syntax unified
 4628              		.thumb
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 133


 4629              		.thumb_func
 4631              	HAL_RCCEx_GetPLL3ClockFreq:
 4632              	.LFB339:
2822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL3 clock frequencies :PLL3_P_Frequency,PLL3_R_Frequency and PLL3_Q_Frequenc
2825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL3 clock frequencies computed by this function is not the real
2826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL3CLK changes, this function must be called to update the
2833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorr
2834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL3_Clocks structure.
2835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
2838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4633              		.loc 1 2838 1
 4634              		.cfi_startproc
 4635              		@ args = 0, pretend = 0, frame = 32
 4636              		@ frame_needed = 1, uses_anonymous_args = 0
 4637              		@ link register save eliminated.
 4638 0000 80B4     		push	{r7}
 4639              	.LCFI26:
 4640              		.cfi_def_cfa_offset 4
 4641              		.cfi_offset 7, -4
 4642 0002 89B0     		sub	sp, sp, #36
 4643              	.LCFI27:
 4644              		.cfi_def_cfa_offset 40
 4645 0004 00AF     		add	r7, sp, #0
 4646              	.LCFI28:
 4647              		.cfi_def_cfa_register 7
 4648 0006 7860     		str	r0, [r7, #4]
2839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll3m, pll3fracen, hsivalue;
2840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn3, pll3vco;
2841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
2843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL3xCLK = PLL3_VCO / PLLxR
2844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 4649              		.loc 1 2845 19
 4650 0008 A14B     		ldr	r3, .L466
 4651 000a 9B6A     		ldr	r3, [r3, #40]
 4652              		.loc 1 2845 13
 4653 000c 03F00303 		and	r3, r3, #3
 4654 0010 BB61     		str	r3, [r7, #24]
2846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 4655              		.loc 1 2846 16
 4656 0012 9F4B     		ldr	r3, .L466
 4657 0014 9B6A     		ldr	r3, [r3, #40]
 4658              		.loc 1 2846 50
 4659 0016 1B0D     		lsrs	r3, r3, #20
 4660              		.loc 1 2846 9
 4661 0018 03F03F03 		and	r3, r3, #63
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 134


 4662 001c 7B61     		str	r3, [r7, #20]
2847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 4663              		.loc 1 2847 20
 4664 001e 9C4B     		ldr	r3, .L466
 4665 0020 DB6A     		ldr	r3, [r3, #44]
 4666              		.loc 1 2847 56
 4667 0022 1B0A     		lsrs	r3, r3, #8
 4668              		.loc 1 2847 14
 4669 0024 03F00103 		and	r3, r3, #1
 4670 0028 3B61     		str	r3, [r7, #16]
2848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 4671              		.loc 1 2848 49
 4672 002a 994B     		ldr	r3, .L466
 4673 002c 5B6C     		ldr	r3, [r3, #68]
 4674              		.loc 1 2848 84
 4675 002e DB08     		lsrs	r3, r3, #3
 4676 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 4677              		.loc 1 2848 21
 4678 0034 3A69     		ldr	r2, [r7, #16]
 4679 0036 02FB03F3 		mul	r3, r2, r3
 4680              		.loc 1 2848 10
 4681 003a 07EE903A 		vmov	s15, r3	@ int
 4682 003e F8EE677A 		vcvt.f32.u32	s15, s15
 4683 0042 C7ED037A 		vstr.32	s15, [r7, #12]
2849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll3m != 0U)
 4684              		.loc 1 2850 6
 4685 0046 7B69     		ldr	r3, [r7, #20]
 4686 0048 002B     		cmp	r3, #0
 4687 004a 00F01181 		beq	.L456
2851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4688              		.loc 1 2852 5
 4689 004e BB69     		ldr	r3, [r7, #24]
 4690 0050 022B     		cmp	r3, #2
 4691 0052 00F08380 		beq	.L457
 4692 0056 BB69     		ldr	r3, [r7, #24]
 4693 0058 022B     		cmp	r3, #2
 4694 005a 00F2A180 		bhi	.L458
 4695 005e BB69     		ldr	r3, [r7, #24]
 4696 0060 002B     		cmp	r3, #0
 4697 0062 03D0     		beq	.L459
 4698 0064 BB69     		ldr	r3, [r7, #24]
 4699 0066 012B     		cmp	r3, #1
 4700 0068 56D0     		beq	.L460
 4701 006a 99E0     		b	.L458
 4702              	.L459:
2853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4703              		.loc 1 2856 11
 4704 006c 884B     		ldr	r3, .L466
 4705 006e 1B68     		ldr	r3, [r3]
 4706 0070 03F02003 		and	r3, r3, #32
 4707              		.loc 1 2856 10
 4708 0074 002B     		cmp	r3, #0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 135


 4709 0076 2DD0     		beq	.L461
2857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 4710              		.loc 1 2858 35
 4711 0078 854B     		ldr	r3, .L466
 4712 007a 1B68     		ldr	r3, [r3]
 4713              		.loc 1 2858 62
 4714 007c DB08     		lsrs	r3, r3, #3
 4715 007e 03F00303 		and	r3, r3, #3
 4716              		.loc 1 2858 18
 4717 0082 844A     		ldr	r2, .L466+4
 4718 0084 22FA03F3 		lsr	r3, r2, r3
 4719 0088 BB60     		str	r3, [r7, #8]
2859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_P
 4720              		.loc 1 2859 20
 4721 008a BB68     		ldr	r3, [r7, #8]
 4722 008c 07EE903A 		vmov	s15, r3	@ int
 4723 0090 F8EE676A 		vcvt.f32.u32	s13, s15
 4724              		.loc 1 2859 40
 4725 0094 7B69     		ldr	r3, [r7, #20]
 4726 0096 07EE903A 		vmov	s15, r3	@ int
 4727 009a F8EE677A 		vcvt.f32.u32	s15, s15
 4728              		.loc 1 2859 38
 4729 009e 86EEA77A 		vdiv.f32	s14, s13, s15
 4730              		.loc 1 2859 82
 4731 00a2 7B4B     		ldr	r3, .L466
 4732 00a4 1B6C     		ldr	r3, [r3, #64]
 4733              		.loc 1 2859 68
 4734 00a6 C3F30803 		ubfx	r3, r3, #0, #9
 4735              		.loc 1 2859 59
 4736 00aa 07EE903A 		vmov	s15, r3	@ int
 4737 00ae F8EE676A 		vcvt.f32.u32	s13, s15
 4738              		.loc 1 2859 121
 4739 00b2 97ED036A 		vldr.32	s12, [r7, #12]
 4740 00b6 DFED785A 		vldr.32	s11, .L466+8
 4741 00ba C6EE257A 		vdiv.f32	s15, s12, s11
 4742              		.loc 1 2859 112
 4743 00be 76EEA77A 		vadd.f32	s15, s13, s15
 4744              		.loc 1 2859 139
 4745 00c2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4746 00c6 77EEA67A 		vadd.f32	s15, s15, s13
 4747              		.loc 1 2859 17
 4748 00ca 67EE277A 		vmul.f32	s15, s14, s15
 4749 00ce C7ED077A 		vstr.32	s15, [r7, #28]
2860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
2864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4750              		.loc 1 2865 7
 4751 00d2 87E0     		b	.L463
 4752              	.L461:
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4753              		.loc 1 2863 41
 4754 00d4 7B69     		ldr	r3, [r7, #20]
 4755 00d6 07EE903A 		vmov	s15, r3	@ int
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 136


 4756 00da F8EE677A 		vcvt.f32.u32	s15, s15
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4757              		.loc 1 2863 39
 4758 00de DFED6F6A 		vldr.32	s13, .L466+12
 4759 00e2 86EEA77A 		vdiv.f32	s14, s13, s15
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4760              		.loc 1 2863 83
 4761 00e6 6A4B     		ldr	r3, .L466
 4762 00e8 1B6C     		ldr	r3, [r3, #64]
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4763              		.loc 1 2863 69
 4764 00ea C3F30803 		ubfx	r3, r3, #0, #9
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4765              		.loc 1 2863 60
 4766 00ee 07EE903A 		vmov	s15, r3	@ int
 4767 00f2 F8EE676A 		vcvt.f32.u32	s13, s15
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4768              		.loc 1 2863 122
 4769 00f6 97ED036A 		vldr.32	s12, [r7, #12]
 4770 00fa DFED675A 		vldr.32	s11, .L466+8
 4771 00fe C6EE257A 		vdiv.f32	s15, s12, s11
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4772              		.loc 1 2863 113
 4773 0102 76EEA77A 		vadd.f32	s15, s13, s15
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4774              		.loc 1 2863 140
 4775 0106 F7EE006A 		vmov.f32	s13, #1.0e+0
 4776 010a 77EEA67A 		vadd.f32	s15, s15, s13
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4777              		.loc 1 2863 17
 4778 010e 67EE277A 		vmul.f32	s15, s14, s15
 4779 0112 C7ED077A 		vstr.32	s15, [r7, #28]
 4780              		.loc 1 2865 7
 4781 0116 65E0     		b	.L463
 4782              	.L460:
2866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 4783              		.loc 1 2867 39
 4784 0118 7B69     		ldr	r3, [r7, #20]
 4785 011a 07EE903A 		vmov	s15, r3	@ int
 4786 011e F8EE677A 		vcvt.f32.u32	s15, s15
 4787              		.loc 1 2867 37
 4788 0122 DFED5F6A 		vldr.32	s13, .L466+16
 4789 0126 86EEA77A 		vdiv.f32	s14, s13, s15
 4790              		.loc 1 2867 81
 4791 012a 594B     		ldr	r3, .L466
 4792 012c 1B6C     		ldr	r3, [r3, #64]
 4793              		.loc 1 2867 67
 4794 012e C3F30803 		ubfx	r3, r3, #0, #9
 4795              		.loc 1 2867 58
 4796 0132 07EE903A 		vmov	s15, r3	@ int
 4797 0136 F8EE676A 		vcvt.f32.u32	s13, s15
 4798              		.loc 1 2867 120
 4799 013a 97ED036A 		vldr.32	s12, [r7, #12]
 4800 013e DFED565A 		vldr.32	s11, .L466+8
 4801 0142 C6EE257A 		vdiv.f32	s15, s12, s11
 4802              		.loc 1 2867 111
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 137


 4803 0146 76EEA77A 		vadd.f32	s15, s13, s15
 4804              		.loc 1 2867 138
 4805 014a F7EE006A 		vmov.f32	s13, #1.0e+0
 4806 014e 77EEA67A 		vadd.f32	s15, s15, s13
 4807              		.loc 1 2867 15
 4808 0152 67EE277A 		vmul.f32	s15, s14, s15
 4809 0156 C7ED077A 		vstr.32	s15, [r7, #28]
2868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4810              		.loc 1 2868 7
 4811 015a 43E0     		b	.L463
 4812              	.L457:
2869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 4813              		.loc 1 2871 39
 4814 015c 7B69     		ldr	r3, [r7, #20]
 4815 015e 07EE903A 		vmov	s15, r3	@ int
 4816 0162 F8EE677A 		vcvt.f32.u32	s15, s15
 4817              		.loc 1 2871 37
 4818 0166 DFED4F6A 		vldr.32	s13, .L466+20
 4819 016a 86EEA77A 		vdiv.f32	s14, s13, s15
 4820              		.loc 1 2871 81
 4821 016e 484B     		ldr	r3, .L466
 4822 0170 1B6C     		ldr	r3, [r3, #64]
 4823              		.loc 1 2871 67
 4824 0172 C3F30803 		ubfx	r3, r3, #0, #9
 4825              		.loc 1 2871 58
 4826 0176 07EE903A 		vmov	s15, r3	@ int
 4827 017a F8EE676A 		vcvt.f32.u32	s13, s15
 4828              		.loc 1 2871 120
 4829 017e 97ED036A 		vldr.32	s12, [r7, #12]
 4830 0182 DFED455A 		vldr.32	s11, .L466+8
 4831 0186 C6EE257A 		vdiv.f32	s15, s12, s11
 4832              		.loc 1 2871 111
 4833 018a 76EEA77A 		vadd.f32	s15, s13, s15
 4834              		.loc 1 2871 138
 4835 018e F7EE006A 		vmov.f32	s13, #1.0e+0
 4836 0192 77EEA67A 		vadd.f32	s15, s15, s13
 4837              		.loc 1 2871 15
 4838 0196 67EE277A 		vmul.f32	s15, s14, s15
 4839 019a C7ED077A 		vstr.32	s15, [r7, #28]
2872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4840              		.loc 1 2872 7
 4841 019e 21E0     		b	.L463
 4842              	.L458:
2873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 4843              		.loc 1 2875 39
 4844 01a0 7B69     		ldr	r3, [r7, #20]
 4845 01a2 07EE903A 		vmov	s15, r3	@ int
 4846 01a6 F8EE677A 		vcvt.f32.u32	s15, s15
 4847              		.loc 1 2875 37
 4848 01aa DFED3D6A 		vldr.32	s13, .L466+16
 4849 01ae 86EEA77A 		vdiv.f32	s14, s13, s15
 4850              		.loc 1 2875 81
 4851 01b2 374B     		ldr	r3, .L466
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 138


 4852 01b4 1B6C     		ldr	r3, [r3, #64]
 4853              		.loc 1 2875 67
 4854 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 4855              		.loc 1 2875 58
 4856 01ba 07EE903A 		vmov	s15, r3	@ int
 4857 01be F8EE676A 		vcvt.f32.u32	s13, s15
 4858              		.loc 1 2875 120
 4859 01c2 97ED036A 		vldr.32	s12, [r7, #12]
 4860 01c6 DFED345A 		vldr.32	s11, .L466+8
 4861 01ca C6EE257A 		vdiv.f32	s15, s12, s11
 4862              		.loc 1 2875 111
 4863 01ce 76EEA77A 		vadd.f32	s15, s13, s15
 4864              		.loc 1 2875 138
 4865 01d2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4866 01d6 77EEA67A 		vadd.f32	s15, s15, s13
 4867              		.loc 1 2875 15
 4868 01da 67EE277A 		vmul.f32	s15, s14, s15
 4869 01de C7ED077A 		vstr.32	s15, [r7, #28]
2876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4870              		.loc 1 2876 7
 4871 01e2 00BF     		nop
 4872              	.L463:
2877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4873              		.loc 1 2878 90
 4874 01e4 2A4B     		ldr	r3, .L466
 4875 01e6 1B6C     		ldr	r3, [r3, #64]
 4876              		.loc 1 2878 75
 4877 01e8 5B0A     		lsrs	r3, r3, #9
 4878 01ea 03F07F03 		and	r3, r3, #127
 4879              		.loc 1 2878 66
 4880 01ee 07EE903A 		vmov	s15, r3	@ int
 4881 01f2 F8EE677A 		vcvt.f32.u32	s15, s15
 4882              		.loc 1 2878 126
 4883 01f6 B7EE007A 		vmov.f32	s14, #1.0e+0
 4884 01fa 37EE877A 		vadd.f32	s14, s15, s14
 4885              		.loc 1 2878 47
 4886 01fe D7ED076A 		vldr.32	s13, [r7, #28]
 4887 0202 C6EE877A 		vdiv.f32	s15, s13, s14
 4888              		.loc 1 2878 37
 4889 0206 FCEEE77A 		vcvt.u32.f32	s15, s15
 4890 020a 17EE902A 		vmov	r2, s15	@ int
 4891              		.loc 1 2878 35
 4892 020e 7B68     		ldr	r3, [r7, #4]
 4893 0210 1A60     		str	r2, [r3]
2879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4894              		.loc 1 2879 90
 4895 0212 1F4B     		ldr	r3, .L466
 4896 0214 1B6C     		ldr	r3, [r3, #64]
 4897              		.loc 1 2879 75
 4898 0216 1B0C     		lsrs	r3, r3, #16
 4899 0218 03F07F03 		and	r3, r3, #127
 4900              		.loc 1 2879 66
 4901 021c 07EE903A 		vmov	s15, r3	@ int
 4902 0220 F8EE677A 		vcvt.f32.u32	s15, s15
 4903              		.loc 1 2879 126
 4904 0224 B7EE007A 		vmov.f32	s14, #1.0e+0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 139


 4905 0228 37EE877A 		vadd.f32	s14, s15, s14
 4906              		.loc 1 2879 47
 4907 022c D7ED076A 		vldr.32	s13, [r7, #28]
 4908 0230 C6EE877A 		vdiv.f32	s15, s13, s14
 4909              		.loc 1 2879 37
 4910 0234 FCEEE77A 		vcvt.u32.f32	s15, s15
 4911 0238 17EE902A 		vmov	r2, s15	@ int
 4912              		.loc 1 2879 35
 4913 023c 7B68     		ldr	r3, [r7, #4]
 4914 023e 5A60     		str	r2, [r3, #4]
2880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4915              		.loc 1 2880 90
 4916 0240 134B     		ldr	r3, .L466
 4917 0242 1B6C     		ldr	r3, [r3, #64]
 4918              		.loc 1 2880 75
 4919 0244 1B0E     		lsrs	r3, r3, #24
 4920 0246 03F07F03 		and	r3, r3, #127
 4921              		.loc 1 2880 66
 4922 024a 07EE903A 		vmov	s15, r3	@ int
 4923 024e F8EE677A 		vcvt.f32.u32	s15, s15
 4924              		.loc 1 2880 126
 4925 0252 B7EE007A 		vmov.f32	s14, #1.0e+0
 4926 0256 37EE877A 		vadd.f32	s14, s15, s14
 4927              		.loc 1 2880 47
 4928 025a D7ED076A 		vldr.32	s13, [r7, #28]
 4929 025e C6EE877A 		vdiv.f32	s15, s13, s14
 4930              		.loc 1 2880 37
 4931 0262 FCEEE77A 		vcvt.u32.f32	s15, s15
 4932 0266 17EE902A 		vmov	r2, s15	@ int
 4933              		.loc 1 2880 35
 4934 026a 7B68     		ldr	r3, [r7, #4]
 4935 026c 9A60     		str	r2, [r3, #8]
2881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = 0U;
2885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
2886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
2887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4936              		.loc 1 2889 1
 4937 026e 08E0     		b	.L465
 4938              	.L456:
2884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
 4939              		.loc 1 2884 35
 4940 0270 7B68     		ldr	r3, [r7, #4]
 4941 0272 0022     		movs	r2, #0
 4942 0274 1A60     		str	r2, [r3]
2885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
 4943              		.loc 1 2885 35
 4944 0276 7B68     		ldr	r3, [r7, #4]
 4945 0278 0022     		movs	r2, #0
 4946 027a 5A60     		str	r2, [r3, #4]
2886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4947              		.loc 1 2886 35
 4948 027c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 140


 4949 027e 0022     		movs	r2, #0
 4950 0280 9A60     		str	r2, [r3, #8]
 4951              	.L465:
 4952              		.loc 1 2889 1
 4953 0282 00BF     		nop
 4954 0284 2437     		adds	r7, r7, #36
 4955              	.LCFI29:
 4956              		.cfi_def_cfa_offset 4
 4957 0286 BD46     		mov	sp, r7
 4958              	.LCFI30:
 4959              		.cfi_def_cfa_register 13
 4960              		@ sp needed
 4961 0288 5DF8047B 		ldr	r7, [sp], #4
 4962              	.LCFI31:
 4963              		.cfi_restore 7
 4964              		.cfi_def_cfa_offset 0
 4965 028c 7047     		bx	lr
 4966              	.L467:
 4967 028e 00BF     		.align	2
 4968              	.L466:
 4969 0290 00440258 		.word	1476543488
 4970 0294 0090D003 		.word	64000000
 4971 0298 00000046 		.word	1174405120
 4972 029c 0024744C 		.word	1282679808
 4973 02a0 0024744A 		.word	1249125376
 4974 02a4 20BCBE4B 		.word	1270791200
 4975              		.cfi_endproc
 4976              	.LFE339:
 4978              		.section	.text.HAL_RCCEx_GetPLL1ClockFreq,"ax",%progbits
 4979              		.align	1
 4980              		.global	HAL_RCCEx_GetPLL1ClockFreq
 4981              		.syntax unified
 4982              		.thumb
 4983              		.thumb_func
 4985              	HAL_RCCEx_GetPLL1ClockFreq:
 4986              	.LFB340:
2890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL1 clock frequencies :PLL1_P_Frequency,PLL1_R_Frequency and PLL1_Q_Frequenc
2893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL1 clock frequencies computed by this function is not the real
2894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL1CLK changes, this function must be called to update the
2901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorr
2902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL1_Clocks structure.
2903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
2906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4987              		.loc 1 2906 1
 4988              		.cfi_startproc
 4989              		@ args = 0, pretend = 0, frame = 32
 4990              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 141


 4991              		@ link register save eliminated.
 4992 0000 80B4     		push	{r7}
 4993              	.LCFI32:
 4994              		.cfi_def_cfa_offset 4
 4995              		.cfi_offset 7, -4
 4996 0002 89B0     		sub	sp, sp, #36
 4997              	.LCFI33:
 4998              		.cfi_def_cfa_offset 40
 4999 0004 00AF     		add	r7, sp, #0
 5000              	.LCFI34:
 5001              		.cfi_def_cfa_register 7
 5002 0006 7860     		str	r0, [r7, #4]
2907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll1m, pll1fracen, hsivalue;
2908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn1, pll1vco;
2909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 5003              		.loc 1 2910 19
 5004 0008 A04B     		ldr	r3, .L479
 5005 000a 9B6A     		ldr	r3, [r3, #40]
 5006              		.loc 1 2910 13
 5007 000c 03F00303 		and	r3, r3, #3
 5008 0010 BB61     		str	r3, [r7, #24]
2911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 5009              		.loc 1 2911 16
 5010 0012 9E4B     		ldr	r3, .L479
 5011 0014 9B6A     		ldr	r3, [r3, #40]
 5012              		.loc 1 2911 50
 5013 0016 1B09     		lsrs	r3, r3, #4
 5014              		.loc 1 2911 9
 5015 0018 03F03F03 		and	r3, r3, #63
 5016 001c 7B61     		str	r3, [r7, #20]
2912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 5017              		.loc 1 2912 19
 5018 001e 9B4B     		ldr	r3, .L479
 5019 0020 DB6A     		ldr	r3, [r3, #44]
 5020              		.loc 1 2912 14
 5021 0022 03F00103 		and	r3, r3, #1
 5022 0026 3B61     		str	r3, [r7, #16]
2913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 5023              		.loc 1 2913 50
 5024 0028 984B     		ldr	r3, .L479
 5025 002a 5B6B     		ldr	r3, [r3, #52]
 5026              		.loc 1 2913 85
 5027 002c DB08     		lsrs	r3, r3, #3
 5028 002e C3F30C03 		ubfx	r3, r3, #0, #13
 5029              		.loc 1 2913 21
 5030 0032 3A69     		ldr	r2, [r7, #16]
 5031 0034 02FB03F3 		mul	r3, r2, r3
 5032              		.loc 1 2913 10
 5033 0038 07EE903A 		vmov	s15, r3	@ int
 5034 003c F8EE677A 		vcvt.f32.u32	s15, s15
 5035 0040 C7ED037A 		vstr.32	s15, [r7, #12]
2914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll1m != 0U)
 5036              		.loc 1 2915 6
 5037 0044 7B69     		ldr	r3, [r7, #20]
 5038 0046 002B     		cmp	r3, #0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 142


 5039 0048 00F01181 		beq	.L469
2916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 5040              		.loc 1 2917 5
 5041 004c BB69     		ldr	r3, [r7, #24]
 5042 004e 022B     		cmp	r3, #2
 5043 0050 00F08380 		beq	.L470
 5044 0054 BB69     		ldr	r3, [r7, #24]
 5045 0056 022B     		cmp	r3, #2
 5046 0058 00F2A180 		bhi	.L471
 5047 005c BB69     		ldr	r3, [r7, #24]
 5048 005e 002B     		cmp	r3, #0
 5049 0060 03D0     		beq	.L472
 5050 0062 BB69     		ldr	r3, [r7, #24]
 5051 0064 012B     		cmp	r3, #1
 5052 0066 56D0     		beq	.L473
 5053 0068 99E0     		b	.L471
 5054              	.L472:
2918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 5055              		.loc 1 2922 11
 5056 006a 884B     		ldr	r3, .L479
 5057 006c 1B68     		ldr	r3, [r3]
 5058 006e 03F02003 		and	r3, r3, #32
 5059              		.loc 1 2922 10
 5060 0072 002B     		cmp	r3, #0
 5061 0074 2DD0     		beq	.L474
2923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 5062              		.loc 1 2924 35
 5063 0076 854B     		ldr	r3, .L479
 5064 0078 1B68     		ldr	r3, [r3]
 5065              		.loc 1 2924 62
 5066 007a DB08     		lsrs	r3, r3, #3
 5067 007c 03F00303 		and	r3, r3, #3
 5068              		.loc 1 2924 18
 5069 0080 834A     		ldr	r2, .L479+4
 5070 0082 22FA03F3 		lsr	r3, r2, r3
 5071 0086 BB60     		str	r3, [r7, #8]
2925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 5072              		.loc 1 2925 20
 5073 0088 BB68     		ldr	r3, [r7, #8]
 5074 008a 07EE903A 		vmov	s15, r3	@ int
 5075 008e F8EE676A 		vcvt.f32.u32	s13, s15
 5076              		.loc 1 2925 40
 5077 0092 7B69     		ldr	r3, [r7, #20]
 5078 0094 07EE903A 		vmov	s15, r3	@ int
 5079 0098 F8EE677A 		vcvt.f32.u32	s15, s15
 5080              		.loc 1 2925 38
 5081 009c 86EEA77A 		vdiv.f32	s14, s13, s15
 5082              		.loc 1 2925 82
 5083 00a0 7A4B     		ldr	r3, .L479
 5084 00a2 1B6B     		ldr	r3, [r3, #48]
 5085              		.loc 1 2925 68
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 143


 5086 00a4 C3F30803 		ubfx	r3, r3, #0, #9
 5087              		.loc 1 2925 59
 5088 00a8 07EE903A 		vmov	s15, r3	@ int
 5089 00ac F8EE676A 		vcvt.f32.u32	s13, s15
 5090              		.loc 1 2925 121
 5091 00b0 97ED036A 		vldr.32	s12, [r7, #12]
 5092 00b4 DFED775A 		vldr.32	s11, .L479+8
 5093 00b8 C6EE257A 		vdiv.f32	s15, s12, s11
 5094              		.loc 1 2925 112
 5095 00bc 76EEA77A 		vadd.f32	s15, s13, s15
 5096              		.loc 1 2925 139
 5097 00c0 F7EE006A 		vmov.f32	s13, #1.0e+0
 5098 00c4 77EEA67A 		vadd.f32	s15, s15, s13
 5099              		.loc 1 2925 17
 5100 00c8 67EE277A 		vmul.f32	s15, s14, s15
 5101 00cc C7ED077A 		vstr.32	s15, [r7, #28]
2926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
2930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 5102              		.loc 1 2931 7
 5103 00d0 87E0     		b	.L476
 5104              	.L474:
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5105              		.loc 1 2929 41
 5106 00d2 7B69     		ldr	r3, [r7, #20]
 5107 00d4 07EE903A 		vmov	s15, r3	@ int
 5108 00d8 F8EE677A 		vcvt.f32.u32	s15, s15
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5109              		.loc 1 2929 39
 5110 00dc DFED6E6A 		vldr.32	s13, .L479+12
 5111 00e0 86EEA77A 		vdiv.f32	s14, s13, s15
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5112              		.loc 1 2929 83
 5113 00e4 694B     		ldr	r3, .L479
 5114 00e6 1B6B     		ldr	r3, [r3, #48]
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5115              		.loc 1 2929 69
 5116 00e8 C3F30803 		ubfx	r3, r3, #0, #9
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5117              		.loc 1 2929 60
 5118 00ec 07EE903A 		vmov	s15, r3	@ int
 5119 00f0 F8EE676A 		vcvt.f32.u32	s13, s15
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5120              		.loc 1 2929 122
 5121 00f4 97ED036A 		vldr.32	s12, [r7, #12]
 5122 00f8 DFED665A 		vldr.32	s11, .L479+8
 5123 00fc C6EE257A 		vdiv.f32	s15, s12, s11
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5124              		.loc 1 2929 113
 5125 0100 76EEA77A 		vadd.f32	s15, s13, s15
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5126              		.loc 1 2929 140
 5127 0104 F7EE006A 		vmov.f32	s13, #1.0e+0
 5128 0108 77EEA67A 		vadd.f32	s15, s15, s13
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 144


2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5129              		.loc 1 2929 17
 5130 010c 67EE277A 		vmul.f32	s15, s14, s15
 5131 0110 C7ED077A 		vstr.32	s15, [r7, #28]
 5132              		.loc 1 2931 7
 5133 0114 65E0     		b	.L476
 5134              	.L473:
2932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 5135              		.loc 1 2933 39
 5136 0116 7B69     		ldr	r3, [r7, #20]
 5137 0118 07EE903A 		vmov	s15, r3	@ int
 5138 011c F8EE677A 		vcvt.f32.u32	s15, s15
 5139              		.loc 1 2933 37
 5140 0120 DFED5E6A 		vldr.32	s13, .L479+16
 5141 0124 86EEA77A 		vdiv.f32	s14, s13, s15
 5142              		.loc 1 2933 81
 5143 0128 584B     		ldr	r3, .L479
 5144 012a 1B6B     		ldr	r3, [r3, #48]
 5145              		.loc 1 2933 67
 5146 012c C3F30803 		ubfx	r3, r3, #0, #9
 5147              		.loc 1 2933 58
 5148 0130 07EE903A 		vmov	s15, r3	@ int
 5149 0134 F8EE676A 		vcvt.f32.u32	s13, s15
 5150              		.loc 1 2933 120
 5151 0138 97ED036A 		vldr.32	s12, [r7, #12]
 5152 013c DFED555A 		vldr.32	s11, .L479+8
 5153 0140 C6EE257A 		vdiv.f32	s15, s12, s11
 5154              		.loc 1 2933 111
 5155 0144 76EEA77A 		vadd.f32	s15, s13, s15
 5156              		.loc 1 2933 138
 5157 0148 F7EE006A 		vmov.f32	s13, #1.0e+0
 5158 014c 77EEA67A 		vadd.f32	s15, s15, s13
 5159              		.loc 1 2933 15
 5160 0150 67EE277A 		vmul.f32	s15, s14, s15
 5161 0154 C7ED077A 		vstr.32	s15, [r7, #28]
2934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 5162              		.loc 1 2934 7
 5163 0158 43E0     		b	.L476
 5164              	.L470:
2935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 5165              		.loc 1 2937 39
 5166 015a 7B69     		ldr	r3, [r7, #20]
 5167 015c 07EE903A 		vmov	s15, r3	@ int
 5168 0160 F8EE677A 		vcvt.f32.u32	s15, s15
 5169              		.loc 1 2937 37
 5170 0164 DFED4E6A 		vldr.32	s13, .L479+20
 5171 0168 86EEA77A 		vdiv.f32	s14, s13, s15
 5172              		.loc 1 2937 81
 5173 016c 474B     		ldr	r3, .L479
 5174 016e 1B6B     		ldr	r3, [r3, #48]
 5175              		.loc 1 2937 67
 5176 0170 C3F30803 		ubfx	r3, r3, #0, #9
 5177              		.loc 1 2937 58
 5178 0174 07EE903A 		vmov	s15, r3	@ int
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 145


 5179 0178 F8EE676A 		vcvt.f32.u32	s13, s15
 5180              		.loc 1 2937 120
 5181 017c 97ED036A 		vldr.32	s12, [r7, #12]
 5182 0180 DFED445A 		vldr.32	s11, .L479+8
 5183 0184 C6EE257A 		vdiv.f32	s15, s12, s11
 5184              		.loc 1 2937 111
 5185 0188 76EEA77A 		vadd.f32	s15, s13, s15
 5186              		.loc 1 2937 138
 5187 018c F7EE006A 		vmov.f32	s13, #1.0e+0
 5188 0190 77EEA67A 		vadd.f32	s15, s15, s13
 5189              		.loc 1 2937 15
 5190 0194 67EE277A 		vmul.f32	s15, s14, s15
 5191 0198 C7ED077A 		vstr.32	s15, [r7, #28]
2938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 5192              		.loc 1 2938 7
 5193 019c 21E0     		b	.L476
 5194              	.L471:
2939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 5195              		.loc 1 2941 39
 5196 019e 7B69     		ldr	r3, [r7, #20]
 5197 01a0 07EE903A 		vmov	s15, r3	@ int
 5198 01a4 F8EE677A 		vcvt.f32.u32	s15, s15
 5199              		.loc 1 2941 37
 5200 01a8 DFED3B6A 		vldr.32	s13, .L479+12
 5201 01ac 86EEA77A 		vdiv.f32	s14, s13, s15
 5202              		.loc 1 2941 81
 5203 01b0 364B     		ldr	r3, .L479
 5204 01b2 1B6B     		ldr	r3, [r3, #48]
 5205              		.loc 1 2941 67
 5206 01b4 C3F30803 		ubfx	r3, r3, #0, #9
 5207              		.loc 1 2941 58
 5208 01b8 07EE903A 		vmov	s15, r3	@ int
 5209 01bc F8EE676A 		vcvt.f32.u32	s13, s15
 5210              		.loc 1 2941 120
 5211 01c0 97ED036A 		vldr.32	s12, [r7, #12]
 5212 01c4 DFED335A 		vldr.32	s11, .L479+8
 5213 01c8 C6EE257A 		vdiv.f32	s15, s12, s11
 5214              		.loc 1 2941 111
 5215 01cc 76EEA77A 		vadd.f32	s15, s13, s15
 5216              		.loc 1 2941 138
 5217 01d0 F7EE006A 		vmov.f32	s13, #1.0e+0
 5218 01d4 77EEA67A 		vadd.f32	s15, s15, s13
 5219              		.loc 1 2941 15
 5220 01d8 67EE277A 		vmul.f32	s15, s14, s15
 5221 01dc C7ED077A 		vstr.32	s15, [r7, #28]
2942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 5222              		.loc 1 2942 7
 5223 01e0 00BF     		nop
 5224              	.L476:
2943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 5225              		.loc 1 2945 90
 5226 01e2 2A4B     		ldr	r3, .L479
 5227 01e4 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 146


 5228              		.loc 1 2945 75
 5229 01e6 5B0A     		lsrs	r3, r3, #9
 5230 01e8 03F07F03 		and	r3, r3, #127
 5231              		.loc 1 2945 66
 5232 01ec 07EE903A 		vmov	s15, r3	@ int
 5233 01f0 F8EE677A 		vcvt.f32.u32	s15, s15
 5234              		.loc 1 2945 126
 5235 01f4 B7EE007A 		vmov.f32	s14, #1.0e+0
 5236 01f8 37EE877A 		vadd.f32	s14, s15, s14
 5237              		.loc 1 2945 47
 5238 01fc D7ED076A 		vldr.32	s13, [r7, #28]
 5239 0200 C6EE877A 		vdiv.f32	s15, s13, s14
 5240              		.loc 1 2945 37
 5241 0204 FCEEE77A 		vcvt.u32.f32	s15, s15
 5242 0208 17EE902A 		vmov	r2, s15	@ int
 5243              		.loc 1 2945 35
 5244 020c 7B68     		ldr	r3, [r7, #4]
 5245 020e 1A60     		str	r2, [r3]
2946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 5246              		.loc 1 2946 90
 5247 0210 1E4B     		ldr	r3, .L479
 5248 0212 1B6B     		ldr	r3, [r3, #48]
 5249              		.loc 1 2946 75
 5250 0214 1B0C     		lsrs	r3, r3, #16
 5251 0216 03F07F03 		and	r3, r3, #127
 5252              		.loc 1 2946 66
 5253 021a 07EE903A 		vmov	s15, r3	@ int
 5254 021e F8EE677A 		vcvt.f32.u32	s15, s15
 5255              		.loc 1 2946 126
 5256 0222 B7EE007A 		vmov.f32	s14, #1.0e+0
 5257 0226 37EE877A 		vadd.f32	s14, s15, s14
 5258              		.loc 1 2946 47
 5259 022a D7ED076A 		vldr.32	s13, [r7, #28]
 5260 022e C6EE877A 		vdiv.f32	s15, s13, s14
 5261              		.loc 1 2946 37
 5262 0232 FCEEE77A 		vcvt.u32.f32	s15, s15
 5263 0236 17EE902A 		vmov	r2, s15	@ int
 5264              		.loc 1 2946 35
 5265 023a 7B68     		ldr	r3, [r7, #4]
 5266 023c 5A60     		str	r2, [r3, #4]
2947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 5267              		.loc 1 2947 90
 5268 023e 134B     		ldr	r3, .L479
 5269 0240 1B6B     		ldr	r3, [r3, #48]
 5270              		.loc 1 2947 75
 5271 0242 1B0E     		lsrs	r3, r3, #24
 5272 0244 03F07F03 		and	r3, r3, #127
 5273              		.loc 1 2947 66
 5274 0248 07EE903A 		vmov	s15, r3	@ int
 5275 024c F8EE677A 		vcvt.f32.u32	s15, s15
 5276              		.loc 1 2947 126
 5277 0250 B7EE007A 		vmov.f32	s14, #1.0e+0
 5278 0254 37EE877A 		vadd.f32	s14, s15, s14
 5279              		.loc 1 2947 47
 5280 0258 D7ED076A 		vldr.32	s13, [r7, #28]
 5281 025c C6EE877A 		vdiv.f32	s15, s13, s14
 5282              		.loc 1 2947 37
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 147


 5283 0260 FCEEE77A 		vcvt.u32.f32	s15, s15
 5284 0264 17EE902A 		vmov	r2, s15	@ int
 5285              		.loc 1 2947 35
 5286 0268 7B68     		ldr	r3, [r7, #4]
 5287 026a 9A60     		str	r2, [r3, #8]
2948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = 0U;
2952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
2953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
2954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5288              		.loc 1 2956 1
 5289 026c 08E0     		b	.L478
 5290              	.L469:
2951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
 5291              		.loc 1 2951 35
 5292 026e 7B68     		ldr	r3, [r7, #4]
 5293 0270 0022     		movs	r2, #0
 5294 0272 1A60     		str	r2, [r3]
2952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
 5295              		.loc 1 2952 35
 5296 0274 7B68     		ldr	r3, [r7, #4]
 5297 0276 0022     		movs	r2, #0
 5298 0278 5A60     		str	r2, [r3, #4]
2953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 5299              		.loc 1 2953 35
 5300 027a 7B68     		ldr	r3, [r7, #4]
 5301 027c 0022     		movs	r2, #0
 5302 027e 9A60     		str	r2, [r3, #8]
 5303              	.L478:
 5304              		.loc 1 2956 1
 5305 0280 00BF     		nop
 5306 0282 2437     		adds	r7, r7, #36
 5307              	.LCFI35:
 5308              		.cfi_def_cfa_offset 4
 5309 0284 BD46     		mov	sp, r7
 5310              	.LCFI36:
 5311              		.cfi_def_cfa_register 13
 5312              		@ sp needed
 5313 0286 5DF8047B 		ldr	r7, [sp], #4
 5314              	.LCFI37:
 5315              		.cfi_restore 7
 5316              		.cfi_def_cfa_offset 0
 5317 028a 7047     		bx	lr
 5318              	.L480:
 5319              		.align	2
 5320              	.L479:
 5321 028c 00440258 		.word	1476543488
 5322 0290 0090D003 		.word	64000000
 5323 0294 00000046 		.word	1174405120
 5324 0298 0024744C 		.word	1282679808
 5325 029c 0024744A 		.word	1249125376
 5326 02a0 20BCBE4B 		.word	1270791200
 5327              		.cfi_endproc
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 148


 5328              	.LFE340:
 5330              		.section	.text.HAL_RCCEx_GetD1SysClockFreq,"ax",%progbits
 5331              		.align	1
 5332              		.global	HAL_RCCEx_GetD1SysClockFreq
 5333              		.syntax unified
 5334              		.thumb
 5335              		.thumb_func
 5337              	HAL_RCCEx_GetD1SysClockFreq:
 5338              	.LFB341:
2957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the main System frequency
2960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time System clock changes, this function must be called to update the
2961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right core clock value. Otherwise, any configuration based on this function will be inc
2962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System current Core Clock Frequency
2963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         and updated within this function
2964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HCLK frequency
2965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
2967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5339              		.loc 1 2967 1
 5340              		.cfi_startproc
 5341              		@ args = 0, pretend = 0, frame = 8
 5342              		@ frame_needed = 1, uses_anonymous_args = 0
 5343 0000 80B5     		push	{r7, lr}
 5344              	.LCFI38:
 5345              		.cfi_def_cfa_offset 8
 5346              		.cfi_offset 7, -8
 5347              		.cfi_offset 14, -4
 5348 0002 82B0     		sub	sp, sp, #8
 5349              	.LCFI39:
 5350              		.cfi_def_cfa_offset 16
 5351 0004 00AF     		add	r7, sp, #0
 5352              	.LCFI40:
 5353              		.cfi_def_cfa_register 7
2968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t common_system_clock;
2969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_D1CPRE)
2971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1
 5354              		.loc 1 2971 25
 5355 0006 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 5356 000a 0246     		mov	r2, r0
 5357              		.loc 1 2971 76
 5358 000c 104B     		ldr	r3, .L483
 5359 000e 9B69     		ldr	r3, [r3, #24]
 5360              		.loc 1 2971 105
 5361 0010 1B0A     		lsrs	r3, r3, #8
 5362 0012 03F00F03 		and	r3, r3, #15
 5363              		.loc 1 2971 71
 5364 0016 0F49     		ldr	r1, .L483+4
 5365 0018 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 5366              		.loc 1 2971 131
 5367 001a 03F01F03 		and	r3, r3, #31
 5368              		.loc 1 2971 23
 5369 001e 22FA03F3 		lsr	r3, r2, r3
 5370 0022 7B60     		str	r3, [r7, #4]
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 149


2973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_
2974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Update the SystemD2Clock global variable */
2977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_HPRE)
2978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 5371              		.loc 1 2978 66
 5372 0024 0A4B     		ldr	r3, .L483
 5373 0026 9B69     		ldr	r3, [r3, #24]
 5374              		.loc 1 2978 93
 5375 0028 03F00F03 		and	r3, r3, #15
 5376              		.loc 1 2978 61
 5377 002c 094A     		ldr	r2, .L483+4
 5378 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 5379              		.loc 1 2978 118
 5380 0030 03F01F03 		and	r3, r3, #31
 5381              		.loc 1 2978 40
 5382 0034 7A68     		ldr	r2, [r7, #4]
 5383 0036 22FA03F3 		lsr	r3, r2, r3
 5384              		.loc 1 2978 17
 5385 003a 074A     		ldr	r2, .L483+8
 5386 003c 1360     		str	r3, [r2]
2979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
2981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
2984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = SystemD2Clock;
2985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = common_system_clock;
 5387              		.loc 1 2986 19
 5388 003e 074A     		ldr	r2, .L483+12
 5389 0040 7B68     		ldr	r3, [r7, #4]
 5390 0042 1360     		str	r3, [r2]
2987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DUAL_CORE && CORE_CM4 */
2988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return common_system_clock;
 5391              		.loc 1 2989 10
 5392 0044 7B68     		ldr	r3, [r7, #4]
2990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5393              		.loc 1 2990 1
 5394 0046 1846     		mov	r0, r3
 5395 0048 0837     		adds	r7, r7, #8
 5396              	.LCFI41:
 5397              		.cfi_def_cfa_offset 8
 5398 004a BD46     		mov	sp, r7
 5399              	.LCFI42:
 5400              		.cfi_def_cfa_register 13
 5401              		@ sp needed
 5402 004c 80BD     		pop	{r7, pc}
 5403              	.L484:
 5404 004e 00BF     		.align	2
 5405              	.L483:
 5406 0050 00440258 		.word	1476543488
 5407 0054 00000000 		.word	D1CorePrescTable
 5408 0058 00000000 		.word	SystemD2Clock
 5409 005c 00000000 		.word	SystemCoreClock
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 150


 5410              		.cfi_endproc
 5411              	.LFE341:
 5413              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 5414              		.align	1
 5415              		.global	HAL_RCCEx_EnableLSECSS
 5416              		.syntax unified
 5417              		.thumb
 5418              		.thumb_func
 5420              	HAL_RCCEx_EnableLSECSS:
 5421              	.LFB342:
2991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
2993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended System Control functions
2996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
2997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
2998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
3001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
3002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
3003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
3004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
3007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5422              		.loc 1 3007 1
 5423              		.cfi_startproc
 5424              		@ args = 0, pretend = 0, frame = 0
 5425              		@ frame_needed = 1, uses_anonymous_args = 0
 5426              		@ link register save eliminated.
 5427 0000 80B4     		push	{r7}
 5428              	.LCFI43:
 5429              		.cfi_def_cfa_offset 4
 5430              		.cfi_offset 7, -4
 5431 0002 00AF     		add	r7, sp, #0
 5432              	.LCFI44:
 5433              		.cfi_def_cfa_register 7
3008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5434              		.loc 1 3008 3
 5435 0004 054B     		ldr	r3, .L486
 5436 0006 1B6F     		ldr	r3, [r3, #112]
 5437 0008 044A     		ldr	r2, .L486
 5438 000a 43F02003 		orr	r3, r3, #32
 5439 000e 1367     		str	r3, [r2, #112]
3009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5440              		.loc 1 3009 1
 5441 0010 00BF     		nop
 5442 0012 BD46     		mov	sp, r7
 5443              	.LCFI45:
 5444              		.cfi_def_cfa_register 13
 5445              		@ sp needed
 5446 0014 5DF8047B 		ldr	r7, [sp], #4
 5447              	.LCFI46:
 5448              		.cfi_restore 7
 5449              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 151


 5450 0018 7047     		bx	lr
 5451              	.L487:
 5452 001a 00BF     		.align	2
 5453              	.L486:
 5454 001c 00440258 		.word	1476543488
 5455              		.cfi_endproc
 5456              	.LFE342:
 5458              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 5459              		.align	1
 5460              		.global	HAL_RCCEx_DisableLSECSS
 5461              		.syntax unified
 5462              		.thumb
 5463              		.thumb_func
 5465              	HAL_RCCEx_DisableLSECSS:
 5466              	.LFB343:
3010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
3013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
3014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
3017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5467              		.loc 1 3017 1
 5468              		.cfi_startproc
 5469              		@ args = 0, pretend = 0, frame = 0
 5470              		@ frame_needed = 1, uses_anonymous_args = 0
 5471              		@ link register save eliminated.
 5472 0000 80B4     		push	{r7}
 5473              	.LCFI47:
 5474              		.cfi_def_cfa_offset 4
 5475              		.cfi_offset 7, -4
 5476 0002 00AF     		add	r7, sp, #0
 5477              	.LCFI48:
 5478              		.cfi_def_cfa_register 7
3018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5479              		.loc 1 3018 3
 5480 0004 084B     		ldr	r3, .L489
 5481 0006 1B6F     		ldr	r3, [r3, #112]
 5482 0008 074A     		ldr	r2, .L489
 5483 000a 23F02003 		bic	r3, r3, #32
 5484 000e 1367     		str	r3, [r2, #112]
3019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
3020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 5485              		.loc 1 3020 3
 5486 0010 054B     		ldr	r3, .L489
 5487 0012 1B6E     		ldr	r3, [r3, #96]
 5488 0014 044A     		ldr	r2, .L489
 5489 0016 23F40073 		bic	r3, r3, #512
 5490 001a 1366     		str	r3, [r2, #96]
3021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5491              		.loc 1 3021 1
 5492 001c 00BF     		nop
 5493 001e BD46     		mov	sp, r7
 5494              	.LCFI49:
 5495              		.cfi_def_cfa_register 13
 5496              		@ sp needed
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 152


 5497 0020 5DF8047B 		ldr	r7, [sp], #4
 5498              	.LCFI50:
 5499              		.cfi_restore 7
 5500              		.cfi_def_cfa_offset 0
 5501 0024 7047     		bx	lr
 5502              	.L490:
 5503 0026 00BF     		.align	2
 5504              	.L489:
 5505 0028 00440258 		.word	1476543488
 5506              		.cfi_endproc
 5507              	.LFE343:
 5509              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 5510              		.align	1
 5511              		.global	HAL_RCCEx_EnableLSECSS_IT
 5512              		.syntax unified
 5513              		.thumb
 5514              		.thumb_func
 5516              	HAL_RCCEx_EnableLSECSS_IT:
 5517              	.LFB344:
3022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
3025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on EXTI line 18
3026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
3029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5518              		.loc 1 3029 1
 5519              		.cfi_startproc
 5520              		@ args = 0, pretend = 0, frame = 0
 5521              		@ frame_needed = 1, uses_anonymous_args = 0
 5522              		@ link register save eliminated.
 5523 0000 80B4     		push	{r7}
 5524              	.LCFI51:
 5525              		.cfi_def_cfa_offset 4
 5526              		.cfi_offset 7, -4
 5527 0002 00AF     		add	r7, sp, #0
 5528              	.LCFI52:
 5529              		.cfi_def_cfa_register 7
3030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
3031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5530              		.loc 1 3031 3
 5531 0004 114B     		ldr	r3, .L492
 5532 0006 1B6F     		ldr	r3, [r3, #112]
 5533 0008 104A     		ldr	r2, .L492
 5534 000a 43F02003 		orr	r3, r3, #32
 5535 000e 1367     		str	r3, [r2, #112]
3032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
3034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 5536              		.loc 1 3034 3
 5537 0010 0E4B     		ldr	r3, .L492
 5538 0012 1B6E     		ldr	r3, [r3, #96]
 5539 0014 0D4A     		ldr	r2, .L492
 5540 0016 43F40073 		orr	r3, r3, #512
 5541 001a 1366     		str	r3, [r2, #96]
3035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 153


3036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 18 */
3037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
3038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_C2_LSECSS_EXTI_ENABLE_IT();
3039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 5542              		.loc 1 3040 3
 5543 001c 4FF0B043 		mov	r3, #1476395008
 5544 0020 D3F88030 		ldr	r3, [r3, #128]
 5545 0024 4FF0B042 		mov	r2, #1476395008
 5546 0028 43F48023 		orr	r3, r3, #262144
 5547 002c C2F88030 		str	r3, [r2, #128]
3041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DUAL_CORE && CORE_CM4 */
3042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 5548              		.loc 1 3042 3
 5549 0030 4FF0B043 		mov	r3, #1476395008
 5550 0034 1B68     		ldr	r3, [r3]
 5551 0036 4FF0B042 		mov	r2, #1476395008
 5552 003a 43F48023 		orr	r3, r3, #262144
 5553 003e 1360     		str	r3, [r2]
3043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5554              		.loc 1 3043 1
 5555 0040 00BF     		nop
 5556 0042 BD46     		mov	sp, r7
 5557              	.LCFI53:
 5558              		.cfi_def_cfa_register 13
 5559              		@ sp needed
 5560 0044 5DF8047B 		ldr	r7, [sp], #4
 5561              	.LCFI54:
 5562              		.cfi_restore 7
 5563              		.cfi_def_cfa_offset 0
 5564 0048 7047     		bx	lr
 5565              	.L493:
 5566 004a 00BF     		.align	2
 5567              	.L492:
 5568 004c 00440258 		.word	1476543488
 5569              		.cfi_endproc
 5570              	.LFE344:
 5572              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 5573              		.align	1
 5574              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 5575              		.syntax unified
 5576              		.thumb
 5577              		.thumb_func
 5579              	HAL_RCCEx_WakeUpStopCLKConfig:
 5580              	.LFB345:
3044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock
3047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Wakeup clock
3048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_CSI: CSI oscillator selection
3050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_HSI: HSI oscillator selection
3051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
3052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         enabled.
3053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 154


3056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5581              		.loc 1 3056 1
 5582              		.cfi_startproc
 5583              		@ args = 0, pretend = 0, frame = 8
 5584              		@ frame_needed = 1, uses_anonymous_args = 0
 5585              		@ link register save eliminated.
 5586 0000 80B4     		push	{r7}
 5587              	.LCFI55:
 5588              		.cfi_def_cfa_offset 4
 5589              		.cfi_offset 7, -4
 5590 0002 83B0     		sub	sp, sp, #12
 5591              	.LCFI56:
 5592              		.cfi_def_cfa_offset 16
 5593 0004 00AF     		add	r7, sp, #0
 5594              	.LCFI57:
 5595              		.cfi_def_cfa_register 7
 5596 0006 7860     		str	r0, [r7, #4]
3057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
3058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 5597              		.loc 1 3059 3
 5598 0008 064B     		ldr	r3, .L495
 5599 000a 1B69     		ldr	r3, [r3, #16]
 5600 000c 23F04002 		bic	r2, r3, #64
 5601 0010 0449     		ldr	r1, .L495
 5602 0012 7B68     		ldr	r3, [r7, #4]
 5603 0014 1343     		orrs	r3, r3, r2
 5604 0016 0B61     		str	r3, [r1, #16]
3060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5605              		.loc 1 3060 1
 5606 0018 00BF     		nop
 5607 001a 0C37     		adds	r7, r7, #12
 5608              	.LCFI58:
 5609              		.cfi_def_cfa_offset 4
 5610 001c BD46     		mov	sp, r7
 5611              	.LCFI59:
 5612              		.cfi_def_cfa_register 13
 5613              		@ sp needed
 5614 001e 5DF8047B 		ldr	r7, [sp], #4
 5615              	.LCFI60:
 5616              		.cfi_restore 7
 5617              		.cfi_def_cfa_offset 0
 5618 0022 7047     		bx	lr
 5619              	.L496:
 5620              		.align	2
 5621              	.L495:
 5622 0024 00440258 		.word	1476543488
 5623              		.cfi_endproc
 5624              	.LFE345:
 5626              		.section	.text.HAL_RCCEx_KerWakeUpStopCLKConfig,"ax",%progbits
 5627              		.align	1
 5628              		.global	HAL_RCCEx_KerWakeUpStopCLKConfig
 5629              		.syntax unified
 5630              		.thumb
 5631              		.thumb_func
 5633              	HAL_RCCEx_KerWakeUpStopCLKConfig:
 5634              	.LFB346:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 155


3061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator Kernel clock source for wakeup from Stop
3064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Kernel Wakeup clock
3065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_CSI: CSI oscillator selection
3067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
3068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
3071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5635              		.loc 1 3071 1
 5636              		.cfi_startproc
 5637              		@ args = 0, pretend = 0, frame = 8
 5638              		@ frame_needed = 1, uses_anonymous_args = 0
 5639              		@ link register save eliminated.
 5640 0000 80B4     		push	{r7}
 5641              	.LCFI61:
 5642              		.cfi_def_cfa_offset 4
 5643              		.cfi_offset 7, -4
 5644 0002 83B0     		sub	sp, sp, #12
 5645              	.LCFI62:
 5646              		.cfi_def_cfa_offset 16
 5647 0004 00AF     		add	r7, sp, #0
 5648              	.LCFI63:
 5649              		.cfi_def_cfa_register 7
 5650 0006 7860     		str	r0, [r7, #4]
3072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));
3073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 5651              		.loc 1 3074 3
 5652 0008 064B     		ldr	r3, .L498
 5653 000a 1B69     		ldr	r3, [r3, #16]
 5654 000c 23F08002 		bic	r2, r3, #128
 5655 0010 0449     		ldr	r1, .L498
 5656 0012 7B68     		ldr	r3, [r7, #4]
 5657 0014 1343     		orrs	r3, r3, r2
 5658 0016 0B61     		str	r3, [r1, #16]
3075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5659              		.loc 1 3075 1
 5660 0018 00BF     		nop
 5661 001a 0C37     		adds	r7, r7, #12
 5662              	.LCFI64:
 5663              		.cfi_def_cfa_offset 4
 5664 001c BD46     		mov	sp, r7
 5665              	.LCFI65:
 5666              		.cfi_def_cfa_register 13
 5667              		@ sp needed
 5668 001e 5DF8047B 		ldr	r7, [sp], #4
 5669              	.LCFI66:
 5670              		.cfi_restore 7
 5671              		.cfi_def_cfa_offset 0
 5672 0022 7047     		bx	lr
 5673              	.L499:
 5674              		.align	2
 5675              	.L498:
 5676 0024 00440258 		.word	1476543488
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 156


 5677              		.cfi_endproc
 5678              	.LFE346:
 5680              		.section	.text.HAL_RCCEx_WWDGxSysResetConfig,"ax",%progbits
 5681              		.align	1
 5682              		.global	HAL_RCCEx_WWDGxSysResetConfig
 5683              		.syntax unified
 5684              		.thumb
 5685              		.thumb_func
 5687              	HAL_RCCEx_WWDGxSysResetConfig:
 5688              	.LFB347:
3076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
3078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable COREx boot independently of CMx_B option byte value
3080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_BootCx: Boot Core to be enabled
3081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C1: CM7 core selection
3083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C2: CM4 core selection
3084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware after a system reset or STAN
3085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableBootCore(uint32_t RCC_BootCx)
3089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
3090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_BOOT_CORE(RCC_BootCx));
3091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_BootCx) ;
3092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
3093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
3095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
3097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDGx to generate a system reset not only CPUx reset(default) when a time-out
3099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
3100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
3102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG2: WWDG2 generates system reset
3103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
3104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
3108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
3109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
3110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
3111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
3112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_GCR_WW1RSC)
3115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDG1 to generate a system reset not only CPU reset(default) when a time-out 
3117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
3118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
3120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
3121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 157


3123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
3125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5689              		.loc 1 3125 1
 5690              		.cfi_startproc
 5691              		@ args = 0, pretend = 0, frame = 8
 5692              		@ frame_needed = 1, uses_anonymous_args = 0
 5693              		@ link register save eliminated.
 5694 0000 80B4     		push	{r7}
 5695              	.LCFI67:
 5696              		.cfi_def_cfa_offset 4
 5697              		.cfi_offset 7, -4
 5698 0002 83B0     		sub	sp, sp, #12
 5699              	.LCFI68:
 5700              		.cfi_def_cfa_offset 16
 5701 0004 00AF     		add	r7, sp, #0
 5702              	.LCFI69:
 5703              		.cfi_def_cfa_register 7
 5704 0006 7860     		str	r0, [r7, #4]
3126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
3127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
 5705              		.loc 1 3127 3
 5706 0008 064B     		ldr	r3, .L501
 5707 000a D3F8A020 		ldr	r2, [r3, #160]
 5708 000e 0549     		ldr	r1, .L501
 5709 0010 7B68     		ldr	r3, [r7, #4]
 5710 0012 1343     		orrs	r3, r3, r2
 5711 0014 C1F8A030 		str	r3, [r1, #160]
3128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5712              		.loc 1 3128 1
 5713 0018 00BF     		nop
 5714 001a 0C37     		adds	r7, r7, #12
 5715              	.LCFI70:
 5716              		.cfi_def_cfa_offset 4
 5717 001c BD46     		mov	sp, r7
 5718              	.LCFI71:
 5719              		.cfi_def_cfa_register 13
 5720              		@ sp needed
 5721 001e 5DF8047B 		ldr	r7, [sp], #4
 5722              	.LCFI72:
 5723              		.cfi_restore 7
 5724              		.cfi_def_cfa_offset 0
 5725 0022 7047     		bx	lr
 5726              	.L502:
 5727              		.align	2
 5728              	.L501:
 5729 0024 00440258 		.word	1476543488
 5730              		.cfi_endproc
 5731              	.LFE347:
 5733              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 5734              		.align	1
 5735              		.global	HAL_RCCEx_CRSConfig
 5736              		.syntax unified
 5737              		.thumb
 5738              		.thumb_func
 5740              	HAL_RCCEx_CRSConfig:
 5741              	.LFB348:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 158


3129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
3130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
3131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
3137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
3138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
3139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
3140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
3141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
3142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
3143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
3144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as
3145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
3147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
3149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
3151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
3152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
3153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
3154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
3155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
3156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
3157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
3158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
3159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
3160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
3161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
3162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
3163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
3164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            should be used as SYNC signal.
3165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
3167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
3168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
3169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         application if synchronization is OK
3170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
3172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
3173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
3175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
3176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the down-counting phase (before reaching th
3177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
3178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            incremented), while when it is detected during the up-counting phase it means that the a
3179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
3180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
3182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
3183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
3184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
3185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 159


3186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
3187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
3188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
3189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
3190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
3191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
3192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
3194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
3195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
3197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
3198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
3199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
3202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
3203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
3206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5742              		.loc 1 3206 1
 5743              		.cfi_startproc
 5744              		@ args = 0, pretend = 0, frame = 16
 5745              		@ frame_needed = 1, uses_anonymous_args = 0
 5746 0000 80B5     		push	{r7, lr}
 5747              	.LCFI73:
 5748              		.cfi_def_cfa_offset 8
 5749              		.cfi_offset 7, -8
 5750              		.cfi_offset 14, -4
 5751 0002 84B0     		sub	sp, sp, #16
 5752              	.LCFI74:
 5753              		.cfi_def_cfa_offset 24
 5754 0004 00AF     		add	r7, sp, #0
 5755              	.LCFI75:
 5756              		.cfi_def_cfa_register 7
 5757 0006 7860     		str	r0, [r7, #4]
3207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t value;
3208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameters */
3210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
3211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
3212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
3213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
3214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
3215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
3216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* CONFIGURATION */
3218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
3220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 5758              		.loc 1 3220 3
 5759 0008 264B     		ldr	r3, .L506
 5760 000a D3F89430 		ldr	r3, [r3, #148]
 5761 000e 254A     		ldr	r2, .L506
 5762 0010 43F00203 		orr	r3, r3, #2
 5763 0014 C2F89430 		str	r3, [r2, #148]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 160


3221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 5764              		.loc 1 3221 3
 5765 0018 224B     		ldr	r3, .L506
 5766 001a D3F89430 		ldr	r3, [r3, #148]
 5767 001e 214A     		ldr	r2, .L506
 5768 0020 23F00203 		bic	r3, r3, #2
 5769 0024 C2F89430 		str	r3, [r2, #148]
3222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
3224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
3225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
3226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 5770              		.loc 1 3226 8
 5771 0028 FFF7FEFF 		bl	HAL_GetREVID
 5772 002c 0346     		mov	r3, r0
 5773              		.loc 1 3226 6
 5774 002e 41F20302 		movw	r2, #4099
 5775 0032 9342     		cmp	r3, r2
 5776 0034 0BD8     		bhi	.L504
 5777              		.loc 1 3226 45 discriminator 1
 5778 0036 7B68     		ldr	r3, [r7, #4]
 5779 0038 5B68     		ldr	r3, [r3, #4]
 5780              		.loc 1 3226 36 discriminator 1
 5781 003a B3F1405F 		cmp	r3, #805306368
 5782 003e 06D1     		bne	.L504
3227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Use Rev.Y value of USB2 */
3229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 5783              		.loc 1 3229 19
 5784 0040 7B68     		ldr	r3, [r7, #4]
 5785 0042 1A68     		ldr	r2, [r3]
 5786              		.loc 1 3229 64
 5787 0044 7B68     		ldr	r3, [r7, #4]
 5788 0046 9B68     		ldr	r3, [r3, #8]
 5789              		.loc 1 3229 11
 5790 0048 1343     		orrs	r3, r3, r2
 5791 004a FB60     		str	r3, [r7, #12]
 5792 004c 08E0     		b	.L505
 5793              	.L504:
3230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 5794              		.loc 1 3233 19
 5795 004e 7B68     		ldr	r3, [r7, #4]
 5796 0050 1A68     		ldr	r2, [r3]
 5797              		.loc 1 3233 38
 5798 0052 7B68     		ldr	r3, [r7, #4]
 5799 0054 5B68     		ldr	r3, [r3, #4]
 5800              		.loc 1 3233 31
 5801 0056 1A43     		orrs	r2, r2, r3
 5802              		.loc 1 3233 54
 5803 0058 7B68     		ldr	r3, [r7, #4]
 5804 005a 9B68     		ldr	r3, [r3, #8]
 5805              		.loc 1 3233 11
 5806 005c 1343     		orrs	r3, r3, r2
 5807 005e FB60     		str	r3, [r7, #12]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 161


 5808              	.L505:
3234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
3236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 5809              		.loc 1 3236 17
 5810 0060 7B68     		ldr	r3, [r7, #4]
 5811 0062 DB68     		ldr	r3, [r3, #12]
 5812              		.loc 1 3236 9
 5813 0064 FA68     		ldr	r2, [r7, #12]
 5814 0066 1343     		orrs	r3, r3, r2
 5815 0068 FB60     		str	r3, [r7, #12]
3237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
3238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 5816              		.loc 1 3238 18
 5817 006a 7B68     		ldr	r3, [r7, #4]
 5818 006c 1B69     		ldr	r3, [r3, #16]
 5819              		.loc 1 3238 36
 5820 006e 1B04     		lsls	r3, r3, #16
 5821              		.loc 1 3238 9
 5822 0070 FA68     		ldr	r2, [r7, #12]
 5823 0072 1343     		orrs	r3, r3, r2
 5824 0074 FB60     		str	r3, [r7, #12]
3239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 5825              		.loc 1 3239 3
 5826 0076 0C4A     		ldr	r2, .L506+4
 5827 0078 FB68     		ldr	r3, [r7, #12]
 5828 007a 5360     		str	r3, [r2, #4]
3240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
3242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
3243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 5829              		.loc 1 3243 3
 5830 007c 0A4B     		ldr	r3, .L506+4
 5831 007e 1B68     		ldr	r3, [r3]
 5832 0080 23F47C52 		bic	r2, r3, #16128
 5833 0084 7B68     		ldr	r3, [r7, #4]
 5834 0086 5B69     		ldr	r3, [r3, #20]
 5835 0088 1B02     		lsls	r3, r3, #8
 5836 008a 0749     		ldr	r1, .L506+4
 5837 008c 1343     		orrs	r3, r3, r2
 5838 008e 0B60     		str	r3, [r1]
3244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
3246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
3248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 5839              		.loc 1 3248 3
 5840 0090 054B     		ldr	r3, .L506+4
 5841 0092 1B68     		ldr	r3, [r3]
 5842 0094 044A     		ldr	r2, .L506+4
 5843 0096 43F06003 		orr	r3, r3, #96
 5844 009a 1360     		str	r3, [r2]
3249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5845              		.loc 1 3249 1
 5846 009c 00BF     		nop
 5847 009e 1037     		adds	r7, r7, #16
 5848              	.LCFI76:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 162


 5849              		.cfi_def_cfa_offset 8
 5850 00a0 BD46     		mov	sp, r7
 5851              	.LCFI77:
 5852              		.cfi_def_cfa_register 13
 5853              		@ sp needed
 5854 00a2 80BD     		pop	{r7, pc}
 5855              	.L507:
 5856              		.align	2
 5857              	.L506:
 5858 00a4 00440258 		.word	1476543488
 5859 00a8 00840040 		.word	1073775616
 5860              		.cfi_endproc
 5861              	.LFE348:
 5863              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 5864              		.align	1
 5865              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 5866              		.syntax unified
 5867              		.thumb
 5868              		.thumb_func
 5870              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 5871              	.LFB349:
3250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
3253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
3256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5872              		.loc 1 3256 1
 5873              		.cfi_startproc
 5874              		@ args = 0, pretend = 0, frame = 0
 5875              		@ frame_needed = 1, uses_anonymous_args = 0
 5876              		@ link register save eliminated.
 5877 0000 80B4     		push	{r7}
 5878              	.LCFI78:
 5879              		.cfi_def_cfa_offset 4
 5880              		.cfi_offset 7, -4
 5881 0002 00AF     		add	r7, sp, #0
 5882              	.LCFI79:
 5883              		.cfi_def_cfa_register 7
3257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 5884              		.loc 1 3257 3
 5885 0004 054B     		ldr	r3, .L509
 5886 0006 1B68     		ldr	r3, [r3]
 5887 0008 044A     		ldr	r2, .L509
 5888 000a 43F08003 		orr	r3, r3, #128
 5889 000e 1360     		str	r3, [r2]
3258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5890              		.loc 1 3258 1
 5891 0010 00BF     		nop
 5892 0012 BD46     		mov	sp, r7
 5893              	.LCFI80:
 5894              		.cfi_def_cfa_register 13
 5895              		@ sp needed
 5896 0014 5DF8047B 		ldr	r7, [sp], #4
 5897              	.LCFI81:
 5898              		.cfi_restore 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 163


 5899              		.cfi_def_cfa_offset 0
 5900 0018 7047     		bx	lr
 5901              	.L510:
 5902 001a 00BF     		.align	2
 5903              	.L509:
 5904 001c 00840040 		.word	1073775616
 5905              		.cfi_endproc
 5906              	.LFE349:
 5908              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 5909              		.align	1
 5910              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 5911              		.syntax unified
 5912              		.thumb
 5913              		.thumb_func
 5915              	HAL_RCCEx_CRSGetSynchronizationInfo:
 5916              	.LFB350:
3259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
3262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
3263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
3266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5917              		.loc 1 3266 1
 5918              		.cfi_startproc
 5919              		@ args = 0, pretend = 0, frame = 8
 5920              		@ frame_needed = 1, uses_anonymous_args = 0
 5921              		@ link register save eliminated.
 5922 0000 80B4     		push	{r7}
 5923              	.LCFI82:
 5924              		.cfi_def_cfa_offset 4
 5925              		.cfi_offset 7, -4
 5926 0002 83B0     		sub	sp, sp, #12
 5927              	.LCFI83:
 5928              		.cfi_def_cfa_offset 16
 5929 0004 00AF     		add	r7, sp, #0
 5930              	.LCFI84:
 5931              		.cfi_def_cfa_register 7
 5932 0006 7860     		str	r0, [r7, #4]
3267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameter */
3268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
3269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the reload value */
3271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 5933              		.loc 1 3271 42
 5934 0008 0E4B     		ldr	r3, .L512
 5935 000a 5B68     		ldr	r3, [r3, #4]
 5936              		.loc 1 3271 31
 5937 000c 9AB2     		uxth	r2, r3
 5938              		.loc 1 3271 29
 5939 000e 7B68     		ldr	r3, [r7, #4]
 5940 0010 1A60     		str	r2, [r3]
3272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
3274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Po
 5941              		.loc 1 3274 52
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 164


 5942 0012 0C4B     		ldr	r3, .L512
 5943 0014 1B68     		ldr	r3, [r3]
 5944              		.loc 1 3274 41
 5945 0016 1B0A     		lsrs	r3, r3, #8
 5946 0018 03F03F02 		and	r2, r3, #63
 5947              		.loc 1 3274 39
 5948 001c 7B68     		ldr	r3, [r7, #4]
 5949 001e 5A60     		str	r2, [r3, #4]
3275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
3277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Po
 5950              		.loc 1 3277 47
 5951 0020 084B     		ldr	r3, .L512
 5952 0022 9B68     		ldr	r3, [r3, #8]
 5953              		.loc 1 3277 36
 5954 0024 1B0C     		lsrs	r3, r3, #16
 5955 0026 9AB2     		uxth	r2, r3
 5956              		.loc 1 3277 34
 5957 0028 7B68     		ldr	r3, [r7, #4]
 5958 002a 9A60     		str	r2, [r3, #8]
3278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
3280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 5959              		.loc 1 3280 49
 5960 002c 054B     		ldr	r3, .L512
 5961 002e 9B68     		ldr	r3, [r3, #8]
 5962              		.loc 1 3280 38
 5963 0030 03F40042 		and	r2, r3, #32768
 5964              		.loc 1 3280 36
 5965 0034 7B68     		ldr	r3, [r7, #4]
 5966 0036 DA60     		str	r2, [r3, #12]
3281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5967              		.loc 1 3281 1
 5968 0038 00BF     		nop
 5969 003a 0C37     		adds	r7, r7, #12
 5970              	.LCFI85:
 5971              		.cfi_def_cfa_offset 4
 5972 003c BD46     		mov	sp, r7
 5973              	.LCFI86:
 5974              		.cfi_def_cfa_register 13
 5975              		@ sp needed
 5976 003e 5DF8047B 		ldr	r7, [sp], #4
 5977              	.LCFI87:
 5978              		.cfi_restore 7
 5979              		.cfi_def_cfa_offset 0
 5980 0042 7047     		bx	lr
 5981              	.L513:
 5982              		.align	2
 5983              	.L512:
 5984 0044 00840040 		.word	1073775616
 5985              		.cfi_endproc
 5986              	.LFE350:
 5988              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 5989              		.align	1
 5990              		.global	HAL_RCCEx_CRSWaitSynchronization
 5991              		.syntax unified
 5992              		.thumb
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 165


 5993              		.thumb_func
 5995              	HAL_RCCEx_CRSWaitSynchronization:
 5996              	.LFB351:
3282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
3285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @param Timeout  Duration of the time-out
3286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
3287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *        frequency.
3288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note    If Time-out set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
3289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
3290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
3291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
3292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
3293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
3294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
3295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
3296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
3297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** */
3298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
3299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5997              		.loc 1 3299 1
 5998              		.cfi_startproc
 5999              		@ args = 0, pretend = 0, frame = 16
 6000              		@ frame_needed = 1, uses_anonymous_args = 0
 6001 0000 80B5     		push	{r7, lr}
 6002              	.LCFI88:
 6003              		.cfi_def_cfa_offset 8
 6004              		.cfi_offset 7, -8
 6005              		.cfi_offset 14, -4
 6006 0002 84B0     		sub	sp, sp, #16
 6007              	.LCFI89:
 6008              		.cfi_def_cfa_offset 24
 6009 0004 00AF     		add	r7, sp, #0
 6010              	.LCFI90:
 6011              		.cfi_def_cfa_register 7
 6012 0006 7860     		str	r0, [r7, #4]
3300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 6013              		.loc 1 3300 12
 6014 0008 0023     		movs	r3, #0
 6015 000a FB60     		str	r3, [r7, #12]
3301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get time-out */
3304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 6016              		.loc 1 3304 15
 6017 000c FFF7FEFF 		bl	HAL_GetTick
 6018 0010 B860     		str	r0, [r7, #8]
 6019              	.L523:
3305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Wait for CRS flag or time-out detection */
3307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   do
3308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
 6020              		.loc 1 3309 7
 6021 0012 7B68     		ldr	r3, [r7, #4]
 6022 0014 B3F1FF3F 		cmp	r3, #-1
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 166


 6023 0018 0CD0     		beq	.L515
3310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 6024              		.loc 1 3311 12
 6025 001a FFF7FEFF 		bl	HAL_GetTick
 6026 001e 0246     		mov	r2, r0
 6027              		.loc 1 3311 26
 6028 0020 BB68     		ldr	r3, [r7, #8]
 6029 0022 D31A     		subs	r3, r2, r3
 6030              		.loc 1 3311 9
 6031 0024 7A68     		ldr	r2, [r7, #4]
 6032 0026 9A42     		cmp	r2, r3
 6033 0028 02D3     		bcc	.L516
 6034              		.loc 1 3311 50 discriminator 1
 6035 002a 7B68     		ldr	r3, [r7, #4]
 6036 002c 002B     		cmp	r3, #0
 6037 002e 01D1     		bne	.L515
 6038              	.L516:
3312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 6039              		.loc 1 3313 19
 6040 0030 0123     		movs	r3, #1
 6041 0032 FB60     		str	r3, [r7, #12]
 6042              	.L515:
3314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
3317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 6043              		.loc 1 3317 8
 6044 0034 2A4B     		ldr	r3, .L525
 6045 0036 9B68     		ldr	r3, [r3, #8]
 6046 0038 03F00103 		and	r3, r3, #1
 6047              		.loc 1 3317 7
 6048 003c 012B     		cmp	r3, #1
 6049 003e 06D1     		bne	.L517
3318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
3320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 6050              		.loc 1 3320 17
 6051 0040 FB68     		ldr	r3, [r7, #12]
 6052 0042 43F00203 		orr	r3, r3, #2
 6053 0046 FB60     		str	r3, [r7, #12]
3321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
3323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 6054              		.loc 1 3323 7
 6055 0048 254B     		ldr	r3, .L525
 6056 004a 0122     		movs	r2, #1
 6057 004c DA60     		str	r2, [r3, #12]
 6058              	.L517:
3324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
3327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 6059              		.loc 1 3327 8
 6060 004e 244B     		ldr	r3, .L525
 6061 0050 9B68     		ldr	r3, [r3, #8]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 167


 6062 0052 03F00203 		and	r3, r3, #2
 6063              		.loc 1 3327 7
 6064 0056 022B     		cmp	r3, #2
 6065 0058 06D1     		bne	.L518
3328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
3330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 6066              		.loc 1 3330 17
 6067 005a FB68     		ldr	r3, [r7, #12]
 6068 005c 43F00403 		orr	r3, r3, #4
 6069 0060 FB60     		str	r3, [r7, #12]
3331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
3333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 6070              		.loc 1 3333 7
 6071 0062 1F4B     		ldr	r3, .L525
 6072 0064 0222     		movs	r2, #2
 6073 0066 DA60     		str	r2, [r3, #12]
 6074              	.L518:
3334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
3337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 6075              		.loc 1 3337 8
 6076 0068 1D4B     		ldr	r3, .L525
 6077 006a 9B68     		ldr	r3, [r3, #8]
 6078 006c 03F48063 		and	r3, r3, #1024
 6079              		.loc 1 3337 7
 6080 0070 B3F5806F 		cmp	r3, #1024
 6081 0074 06D1     		bne	.L519
3338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
3340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
 6082              		.loc 1 3340 17
 6083 0076 FB68     		ldr	r3, [r7, #12]
 6084 0078 43F02003 		orr	r3, r3, #32
 6085 007c FB60     		str	r3, [r7, #12]
3341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
3343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 6086              		.loc 1 3343 7
 6087 007e 184B     		ldr	r3, .L525
 6088 0080 0422     		movs	r2, #4
 6089 0082 DA60     		str	r2, [r3, #12]
 6090              	.L519:
3344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
3347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 6091              		.loc 1 3347 8
 6092 0084 164B     		ldr	r3, .L525
 6093 0086 9B68     		ldr	r3, [r3, #8]
 6094 0088 03F48073 		and	r3, r3, #256
 6095              		.loc 1 3347 7
 6096 008c B3F5807F 		cmp	r3, #256
 6097 0090 06D1     		bne	.L520
3348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 168


3349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
3350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 6098              		.loc 1 3350 17
 6099 0092 FB68     		ldr	r3, [r7, #12]
 6100 0094 43F00803 		orr	r3, r3, #8
 6101 0098 FB60     		str	r3, [r7, #12]
3351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
3353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 6102              		.loc 1 3353 7
 6103 009a 114B     		ldr	r3, .L525
 6104 009c 0422     		movs	r2, #4
 6105 009e DA60     		str	r2, [r3, #12]
 6106              	.L520:
3354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
3357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 6107              		.loc 1 3357 8
 6108 00a0 0F4B     		ldr	r3, .L525
 6109 00a2 9B68     		ldr	r3, [r3, #8]
 6110 00a4 03F40073 		and	r3, r3, #512
 6111              		.loc 1 3357 7
 6112 00a8 B3F5007F 		cmp	r3, #512
 6113 00ac 06D1     		bne	.L521
3358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
3360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
 6114              		.loc 1 3360 17
 6115 00ae FB68     		ldr	r3, [r7, #12]
 6116 00b0 43F01003 		orr	r3, r3, #16
 6117 00b4 FB60     		str	r3, [r7, #12]
3361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
3363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 6118              		.loc 1 3363 7
 6119 00b6 0A4B     		ldr	r3, .L525
 6120 00b8 0422     		movs	r2, #4
 6121 00ba DA60     		str	r2, [r3, #12]
 6122              	.L521:
3364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
3367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 6123              		.loc 1 3367 8
 6124 00bc 084B     		ldr	r3, .L525
 6125 00be 9B68     		ldr	r3, [r3, #8]
 6126 00c0 03F00803 		and	r3, r3, #8
 6127              		.loc 1 3367 7
 6128 00c4 082B     		cmp	r3, #8
 6129 00c6 02D1     		bne	.L522
3368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
3370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 6130              		.loc 1 3370 7 discriminator 2
 6131 00c8 054B     		ldr	r3, .L525
 6132 00ca 0822     		movs	r2, #8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 169


 6133 00cc DA60     		str	r2, [r3, #12]
 6134              	.L522:
3371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
 6135              		.loc 1 3372 3
 6136 00ce FB68     		ldr	r3, [r7, #12]
 6137 00d0 002B     		cmp	r3, #0
 6138 00d2 9ED0     		beq	.L523
3373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return crsstatus;
 6139              		.loc 1 3374 10
 6140 00d4 FB68     		ldr	r3, [r7, #12]
3375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6141              		.loc 1 3375 1
 6142 00d6 1846     		mov	r0, r3
 6143 00d8 1037     		adds	r7, r7, #16
 6144              	.LCFI91:
 6145              		.cfi_def_cfa_offset 8
 6146 00da BD46     		mov	sp, r7
 6147              	.LCFI92:
 6148              		.cfi_def_cfa_register 13
 6149              		@ sp needed
 6150 00dc 80BD     		pop	{r7, pc}
 6151              	.L526:
 6152 00de 00BF     		.align	2
 6153              	.L525:
 6154 00e0 00840040 		.word	1073775616
 6155              		.cfi_endproc
 6156              	.LFE351:
 6158              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 6159              		.align	1
 6160              		.global	HAL_RCCEx_CRS_IRQHandler
 6161              		.syntax unified
 6162              		.thumb
 6163              		.thumb_func
 6165              	HAL_RCCEx_CRS_IRQHandler:
 6166              	.LFB352:
3376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
3379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
3382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6167              		.loc 1 3382 1
 6168              		.cfi_startproc
 6169              		@ args = 0, pretend = 0, frame = 16
 6170              		@ frame_needed = 1, uses_anonymous_args = 0
 6171 0000 80B5     		push	{r7, lr}
 6172              	.LCFI93:
 6173              		.cfi_def_cfa_offset 8
 6174              		.cfi_offset 7, -8
 6175              		.cfi_offset 14, -4
 6176 0002 84B0     		sub	sp, sp, #16
 6177              	.LCFI94:
 6178              		.cfi_def_cfa_offset 24
 6179 0004 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 170


 6180              	.LCFI95:
 6181              		.cfi_def_cfa_register 7
3383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 6182              		.loc 1 3383 12
 6183 0006 0023     		movs	r3, #0
 6184 0008 FB60     		str	r3, [r7, #12]
3384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
3385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 6185              		.loc 1 3385 22
 6186 000a 334B     		ldr	r3, .L536
 6187              		.loc 1 3385 12
 6188 000c 9B68     		ldr	r3, [r3, #8]
 6189 000e BB60     		str	r3, [r7, #8]
3386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 6190              		.loc 1 3386 24
 6191 0010 314B     		ldr	r3, .L536
 6192              		.loc 1 3386 12
 6193 0012 1B68     		ldr	r3, [r3]
 6194 0014 7B60     		str	r3, [r7, #4]
3387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
3389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 6195              		.loc 1 3389 16
 6196 0016 BB68     		ldr	r3, [r7, #8]
 6197 0018 03F00103 		and	r3, r3, #1
 6198              		.loc 1 3389 5
 6199 001c 002B     		cmp	r3, #0
 6200 001e 0AD0     		beq	.L528
 6201              		.loc 1 3389 61 discriminator 1
 6202 0020 7B68     		ldr	r3, [r7, #4]
 6203 0022 03F00103 		and	r3, r3, #1
 6204              		.loc 1 3389 46 discriminator 1
 6205 0026 002B     		cmp	r3, #0
 6206 0028 05D0     		beq	.L528
3390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
3392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 6207              		.loc 1 3392 5
 6208 002a 2B4B     		ldr	r3, .L536
 6209 002c 0122     		movs	r2, #1
 6210 002e DA60     		str	r2, [r3, #12]
3393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
 6211              		.loc 1 3395 5
 6212 0030 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 6213 0034 4BE0     		b	.L529
 6214              	.L528:
3396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
3398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 6215              		.loc 1 3398 21
 6216 0036 BB68     		ldr	r3, [r7, #8]
 6217 0038 03F00203 		and	r3, r3, #2
 6218              		.loc 1 3398 10
 6219 003c 002B     		cmp	r3, #0
 6220 003e 0AD0     		beq	.L530
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 171


 6221              		.loc 1 3398 68 discriminator 1
 6222 0040 7B68     		ldr	r3, [r7, #4]
 6223 0042 03F00203 		and	r3, r3, #2
 6224              		.loc 1 3398 53 discriminator 1
 6225 0046 002B     		cmp	r3, #0
 6226 0048 05D0     		beq	.L530
3399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
3401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 6227              		.loc 1 3401 5
 6228 004a 234B     		ldr	r3, .L536
 6229 004c 0222     		movs	r2, #2
 6230 004e DA60     		str	r2, [r3, #12]
3402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 6231              		.loc 1 3404 5
 6232 0050 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 6233 0054 3BE0     		b	.L529
 6234              	.L530:
3405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
3407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 6235              		.loc 1 3407 21
 6236 0056 BB68     		ldr	r3, [r7, #8]
 6237 0058 03F00803 		and	r3, r3, #8
 6238              		.loc 1 3407 10
 6239 005c 002B     		cmp	r3, #0
 6240 005e 0AD0     		beq	.L531
 6241              		.loc 1 3407 65 discriminator 1
 6242 0060 7B68     		ldr	r3, [r7, #4]
 6243 0062 03F00803 		and	r3, r3, #8
 6244              		.loc 1 3407 50 discriminator 1
 6245 0066 002B     		cmp	r3, #0
 6246 0068 05D0     		beq	.L531
3408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
3410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 6247              		.loc 1 3410 5
 6248 006a 1B4B     		ldr	r3, .L536
 6249 006c 0822     		movs	r2, #8
 6250 006e DA60     		str	r2, [r3, #12]
3411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 6251              		.loc 1 3413 5
 6252 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 6253 0074 2BE0     		b	.L529
 6254              	.L531:
3414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
3416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 6255              		.loc 1 3418 18
 6256 0076 BB68     		ldr	r3, [r7, #8]
 6257 0078 03F00403 		and	r3, r3, #4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 172


 6258              		.loc 1 3418 7
 6259 007c 002B     		cmp	r3, #0
 6260 007e 26D0     		beq	.L535
 6261              		.loc 1 3418 60 discriminator 1
 6262 0080 7B68     		ldr	r3, [r7, #4]
 6263 0082 03F00403 		and	r3, r3, #4
 6264              		.loc 1 3418 45 discriminator 1
 6265 0086 002B     		cmp	r3, #0
 6266 0088 21D0     		beq	.L535
3419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 6267              		.loc 1 3420 19
 6268 008a BB68     		ldr	r3, [r7, #8]
 6269 008c 03F48073 		and	r3, r3, #256
 6270              		.loc 1 3420 9
 6271 0090 002B     		cmp	r3, #0
 6272 0092 03D0     		beq	.L532
3421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 6273              		.loc 1 3422 18
 6274 0094 FB68     		ldr	r3, [r7, #12]
 6275 0096 43F00803 		orr	r3, r3, #8
 6276 009a FB60     		str	r3, [r7, #12]
 6277              	.L532:
3423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 6278              		.loc 1 3424 19
 6279 009c BB68     		ldr	r3, [r7, #8]
 6280 009e 03F40073 		and	r3, r3, #512
 6281              		.loc 1 3424 9
 6282 00a2 002B     		cmp	r3, #0
 6283 00a4 03D0     		beq	.L533
3425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 6284              		.loc 1 3426 18
 6285 00a6 FB68     		ldr	r3, [r7, #12]
 6286 00a8 43F01003 		orr	r3, r3, #16
 6287 00ac FB60     		str	r3, [r7, #12]
 6288              	.L533:
3427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 6289              		.loc 1 3428 19
 6290 00ae BB68     		ldr	r3, [r7, #8]
 6291 00b0 03F48063 		and	r3, r3, #1024
 6292              		.loc 1 3428 9
 6293 00b4 002B     		cmp	r3, #0
 6294 00b6 03D0     		beq	.L534
3429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 6295              		.loc 1 3430 18
 6296 00b8 FB68     		ldr	r3, [r7, #12]
 6297 00ba 43F02003 		orr	r3, r3, #32
 6298 00be FB60     		str	r3, [r7, #12]
 6299              	.L534:
3431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 173


3434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 6300              		.loc 1 3434 7
 6301 00c0 054B     		ldr	r3, .L536
 6302 00c2 0422     		movs	r2, #4
 6303 00c4 DA60     		str	r2, [r3, #12]
3435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* user error callback */
3437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 6304              		.loc 1 3437 7
 6305 00c6 F868     		ldr	r0, [r7, #12]
 6306 00c8 FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
3438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6307              		.loc 1 3440 1
 6308 00cc FFE7     		b	.L535
 6309              	.L529:
 6310              	.L535:
 6311 00ce 00BF     		nop
 6312 00d0 1037     		adds	r7, r7, #16
 6313              	.LCFI96:
 6314              		.cfi_def_cfa_offset 8
 6315 00d2 BD46     		mov	sp, r7
 6316              	.LCFI97:
 6317              		.cfi_def_cfa_register 13
 6318              		@ sp needed
 6319 00d4 80BD     		pop	{r7, pc}
 6320              	.L537:
 6321 00d6 00BF     		.align	2
 6322              	.L536:
 6323 00d8 00840040 		.word	1073775616
 6324              		.cfi_endproc
 6325              	.LFE352:
 6327              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 6328              		.align	1
 6329              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 6330              		.syntax unified
 6331              		.thumb
 6332              		.thumb_func
 6334              	HAL_RCCEx_CRS_SyncOkCallback:
 6335              	.LFB353:
3441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
3444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
3447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6336              		.loc 1 3447 1
 6337              		.cfi_startproc
 6338              		@ args = 0, pretend = 0, frame = 0
 6339              		@ frame_needed = 1, uses_anonymous_args = 0
 6340              		@ link register save eliminated.
 6341 0000 80B4     		push	{r7}
 6342              	.LCFI98:
 6343              		.cfi_def_cfa_offset 4
 6344              		.cfi_offset 7, -4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 174


 6345 0002 00AF     		add	r7, sp, #0
 6346              	.LCFI99:
 6347              		.cfi_def_cfa_register 7
3448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
3450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6348              		.loc 1 3451 1
 6349 0004 00BF     		nop
 6350 0006 BD46     		mov	sp, r7
 6351              	.LCFI100:
 6352              		.cfi_def_cfa_register 13
 6353              		@ sp needed
 6354 0008 5DF8047B 		ldr	r7, [sp], #4
 6355              	.LCFI101:
 6356              		.cfi_restore 7
 6357              		.cfi_def_cfa_offset 0
 6358 000c 7047     		bx	lr
 6359              		.cfi_endproc
 6360              	.LFE353:
 6362              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 6363              		.align	1
 6364              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 6365              		.syntax unified
 6366              		.thumb
 6367              		.thumb_func
 6369              	HAL_RCCEx_CRS_SyncWarnCallback:
 6370              	.LFB354:
3452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
3455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
3458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6371              		.loc 1 3458 1
 6372              		.cfi_startproc
 6373              		@ args = 0, pretend = 0, frame = 0
 6374              		@ frame_needed = 1, uses_anonymous_args = 0
 6375              		@ link register save eliminated.
 6376 0000 80B4     		push	{r7}
 6377              	.LCFI102:
 6378              		.cfi_def_cfa_offset 4
 6379              		.cfi_offset 7, -4
 6380 0002 00AF     		add	r7, sp, #0
 6381              	.LCFI103:
 6382              		.cfi_def_cfa_register 7
3459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
3461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6383              		.loc 1 3462 1
 6384 0004 00BF     		nop
 6385 0006 BD46     		mov	sp, r7
 6386              	.LCFI104:
 6387              		.cfi_def_cfa_register 13
 6388              		@ sp needed
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 175


 6389 0008 5DF8047B 		ldr	r7, [sp], #4
 6390              	.LCFI105:
 6391              		.cfi_restore 7
 6392              		.cfi_def_cfa_offset 0
 6393 000c 7047     		bx	lr
 6394              		.cfi_endproc
 6395              	.LFE354:
 6397              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 6398              		.align	1
 6399              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 6400              		.syntax unified
 6401              		.thumb
 6402              		.thumb_func
 6404              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 6405              	.LFB355:
3463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
3466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
3469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6406              		.loc 1 3469 1
 6407              		.cfi_startproc
 6408              		@ args = 0, pretend = 0, frame = 0
 6409              		@ frame_needed = 1, uses_anonymous_args = 0
 6410              		@ link register save eliminated.
 6411 0000 80B4     		push	{r7}
 6412              	.LCFI106:
 6413              		.cfi_def_cfa_offset 4
 6414              		.cfi_offset 7, -4
 6415 0002 00AF     		add	r7, sp, #0
 6416              	.LCFI107:
 6417              		.cfi_def_cfa_register 7
3470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
3472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6418              		.loc 1 3473 1
 6419 0004 00BF     		nop
 6420 0006 BD46     		mov	sp, r7
 6421              	.LCFI108:
 6422              		.cfi_def_cfa_register 13
 6423              		@ sp needed
 6424 0008 5DF8047B 		ldr	r7, [sp], #4
 6425              	.LCFI109:
 6426              		.cfi_restore 7
 6427              		.cfi_def_cfa_offset 0
 6428 000c 7047     		bx	lr
 6429              		.cfi_endproc
 6430              	.LFE355:
 6432              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 6433              		.align	1
 6434              		.weak	HAL_RCCEx_CRS_ErrorCallback
 6435              		.syntax unified
 6436              		.thumb
 6437              		.thumb_func
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 176


 6439              	HAL_RCCEx_CRS_ErrorCallback:
 6440              	.LFB356:
3474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
3477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
3478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
3479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
3480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
3481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
3482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
3485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6441              		.loc 1 3485 1
 6442              		.cfi_startproc
 6443              		@ args = 0, pretend = 0, frame = 8
 6444              		@ frame_needed = 1, uses_anonymous_args = 0
 6445              		@ link register save eliminated.
 6446 0000 80B4     		push	{r7}
 6447              	.LCFI110:
 6448              		.cfi_def_cfa_offset 4
 6449              		.cfi_offset 7, -4
 6450 0002 83B0     		sub	sp, sp, #12
 6451              	.LCFI111:
 6452              		.cfi_def_cfa_offset 16
 6453 0004 00AF     		add	r7, sp, #0
 6454              	.LCFI112:
 6455              		.cfi_def_cfa_register 7
 6456 0006 7860     		str	r0, [r7, #4]
3486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
3487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   UNUSED(Error);
3488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
3491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6457              		.loc 1 3492 1
 6458 0008 00BF     		nop
 6459 000a 0C37     		adds	r7, r7, #12
 6460              	.LCFI113:
 6461              		.cfi_def_cfa_offset 4
 6462 000c BD46     		mov	sp, r7
 6463              	.LCFI114:
 6464              		.cfi_def_cfa_register 13
 6465              		@ sp needed
 6466 000e 5DF8047B 		ldr	r7, [sp], #4
 6467              	.LCFI115:
 6468              		.cfi_restore 7
 6469              		.cfi_def_cfa_offset 0
 6470 0012 7047     		bx	lr
 6471              		.cfi_endproc
 6472              	.LFE356:
 6474              		.section	.text.RCCEx_PLL2_Config,"ax",%progbits
 6475              		.align	1
 6476              		.syntax unified
 6477              		.thumb
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 177


 6478              		.thumb_func
 6480              	RCCEx_PLL2_Config:
 6481              	.LFB357:
3493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_functions RCCEx Private Functions
3504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
3505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
3506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL2 VCI,VCO ranges, multiplication and division factors and enable it
3508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll2: Pointer to an RCC_PLL2InitTypeDef structure that
3509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
3510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL2 is temporary disabled to apply new parameters
3512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
3514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
3516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6482              		.loc 1 3516 1
 6483              		.cfi_startproc
 6484              		@ args = 0, pretend = 0, frame = 16
 6485              		@ frame_needed = 1, uses_anonymous_args = 0
 6486 0000 80B5     		push	{r7, lr}
 6487              	.LCFI116:
 6488              		.cfi_def_cfa_offset 8
 6489              		.cfi_offset 7, -8
 6490              		.cfi_offset 14, -4
 6491 0002 84B0     		sub	sp, sp, #16
 6492              	.LCFI117:
 6493              		.cfi_def_cfa_offset 24
 6494 0004 00AF     		add	r7, sp, #0
 6495              	.LCFI118:
 6496              		.cfi_def_cfa_register 7
 6497 0006 7860     		str	r0, [r7, #4]
 6498 0008 3960     		str	r1, [r7]
3517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6499              		.loc 1 3519 21
 6500 000a 0023     		movs	r3, #0
 6501 000c FB73     		strb	r3, [r7, #15]
3520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
3521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
3522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
3523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
3524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
3525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
3526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 178


3527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
3528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL2 OSC clock source is already set */
3530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 6502              		.loc 1 3530 6
 6503 000e 534B     		ldr	r3, .L552
 6504 0010 9B6A     		ldr	r3, [r3, #40]
 6505 0012 03F00303 		and	r3, r3, #3
 6506              		.loc 1 3530 5
 6507 0016 032B     		cmp	r3, #3
 6508 0018 01D1     		bne	.L543
3531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 6509              		.loc 1 3532 12
 6510 001a 0123     		movs	r3, #1
 6511 001c 99E0     		b	.L544
 6512              	.L543:
3533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL2. */
3539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_DISABLE();
 6513              		.loc 1 3539 5
 6514 001e 4F4B     		ldr	r3, .L552
 6515 0020 1B68     		ldr	r3, [r3]
 6516 0022 4E4A     		ldr	r2, .L552
 6517 0024 23F08063 		bic	r3, r3, #67108864
 6518 0028 1360     		str	r3, [r2]
3540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6519              		.loc 1 3542 17
 6520 002a FFF7FEFF 		bl	HAL_GetTick
 6521 002e B860     		str	r0, [r7, #8]
3543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL is disabled */
3545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 6522              		.loc 1 3545 10
 6523 0030 08E0     		b	.L545
 6524              	.L546:
3546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 6525              		.loc 1 3547 12
 6526 0032 FFF7FEFF 		bl	HAL_GetTick
 6527 0036 0246     		mov	r2, r0
 6528              		.loc 1 3547 26
 6529 0038 BB68     		ldr	r3, [r7, #8]
 6530 003a D31A     		subs	r3, r2, r3
 6531              		.loc 1 3547 9
 6532 003c 022B     		cmp	r3, #2
 6533 003e 01D9     		bls	.L545
3548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6534              		.loc 1 3549 16
 6535 0040 0323     		movs	r3, #3
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 179


 6536 0042 86E0     		b	.L544
 6537              	.L545:
3545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6538              		.loc 1 3545 11
 6539 0044 454B     		ldr	r3, .L552
 6540 0046 1B68     		ldr	r3, [r3]
 6541 0048 03F00063 		and	r3, r3, #134217728
3545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6542              		.loc 1 3545 10
 6543 004c 002B     		cmp	r3, #0
 6544 004e F0D1     		bne	.L546
3550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure PLL2 multiplication and division factors. */
3554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 6545              		.loc 1 3554 5
 6546 0050 424B     		ldr	r3, .L552
 6547 0052 9B6A     		ldr	r3, [r3, #40]
 6548 0054 23F47C32 		bic	r2, r3, #258048
 6549 0058 7B68     		ldr	r3, [r7, #4]
 6550 005a 1B68     		ldr	r3, [r3]
 6551 005c 1B03     		lsls	r3, r3, #12
 6552 005e 3F49     		ldr	r1, .L552
 6553 0060 1343     		orrs	r3, r3, r2
 6554 0062 8B62     		str	r3, [r1, #40]
 6555 0064 7B68     		ldr	r3, [r7, #4]
 6556 0066 5B68     		ldr	r3, [r3, #4]
 6557 0068 013B     		subs	r3, r3, #1
 6558 006a C3F30802 		ubfx	r2, r3, #0, #9
 6559 006e 7B68     		ldr	r3, [r7, #4]
 6560 0070 9B68     		ldr	r3, [r3, #8]
 6561 0072 013B     		subs	r3, r3, #1
 6562 0074 5B02     		lsls	r3, r3, #9
 6563 0076 9BB2     		uxth	r3, r3
 6564 0078 1A43     		orrs	r2, r2, r3
 6565 007a 7B68     		ldr	r3, [r7, #4]
 6566 007c DB68     		ldr	r3, [r3, #12]
 6567 007e 013B     		subs	r3, r3, #1
 6568 0080 1B04     		lsls	r3, r3, #16
 6569 0082 03F4FE03 		and	r3, r3, #8323072
 6570 0086 1A43     		orrs	r2, r2, r3
 6571 0088 7B68     		ldr	r3, [r7, #4]
 6572 008a 1B69     		ldr	r3, [r3, #16]
 6573 008c 013B     		subs	r3, r3, #1
 6574 008e 1B06     		lsls	r3, r3, #24
 6575 0090 03F0FE43 		and	r3, r3, #2130706432
 6576 0094 3149     		ldr	r1, .L552
 6577 0096 1343     		orrs	r3, r3, r2
 6578 0098 8B63     		str	r3, [r1, #56]
3555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2N,
3556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2P,
3557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2Q,
3558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2R);
3559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 input reference frequency range: VCI */
3561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 180


 6579              		.loc 1 3561 5
 6580 009a 304B     		ldr	r3, .L552
 6581 009c DB6A     		ldr	r3, [r3, #44]
 6582 009e 23F0C002 		bic	r2, r3, #192
 6583 00a2 7B68     		ldr	r3, [r7, #4]
 6584 00a4 5B69     		ldr	r3, [r3, #20]
 6585 00a6 2D49     		ldr	r1, .L552
 6586 00a8 1343     		orrs	r3, r3, r2
 6587 00aa CB62     		str	r3, [r1, #44]
3562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 output frequency range : VCO */
3564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 6588              		.loc 1 3564 5
 6589 00ac 2B4B     		ldr	r3, .L552
 6590 00ae DB6A     		ldr	r3, [r3, #44]
 6591 00b0 23F02002 		bic	r2, r3, #32
 6592 00b4 7B68     		ldr	r3, [r7, #4]
 6593 00b6 9B69     		ldr	r3, [r3, #24]
 6594 00b8 2849     		ldr	r1, .L552
 6595 00ba 1343     		orrs	r3, r3, r2
 6596 00bc CB62     		str	r3, [r1, #44]
3565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL2FRACN . */
3567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_DISABLE();
 6597              		.loc 1 3567 5
 6598 00be 274B     		ldr	r3, .L552
 6599 00c0 DB6A     		ldr	r3, [r3, #44]
 6600 00c2 264A     		ldr	r2, .L552
 6601 00c4 23F01003 		bic	r3, r3, #16
 6602 00c8 D362     		str	r3, [r2, #44]
3568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
3570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 6603              		.loc 1 3570 5
 6604 00ca 244B     		ldr	r3, .L552
 6605 00cc DA6B     		ldr	r2, [r3, #60]
 6606 00ce 244B     		ldr	r3, .L552+4
 6607 00d0 1340     		ands	r3, r3, r2
 6608 00d2 7A68     		ldr	r2, [r7, #4]
 6609 00d4 D269     		ldr	r2, [r2, #28]
 6610 00d6 D200     		lsls	r2, r2, #3
 6611 00d8 2049     		ldr	r1, .L552
 6612 00da 1343     		orrs	r3, r3, r2
 6613 00dc CB63     		str	r3, [r1, #60]
3571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL2FRACN . */
3573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_ENABLE();
 6614              		.loc 1 3573 5
 6615 00de 1F4B     		ldr	r3, .L552
 6616 00e0 DB6A     		ldr	r3, [r3, #44]
 6617 00e2 1E4A     		ldr	r2, .L552
 6618 00e4 43F01003 		orr	r3, r3, #16
 6619 00e8 D362     		str	r3, [r2, #44]
3574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL2 clock output */
3576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Divider == DIVIDER_P_UPDATE)
 6620              		.loc 1 3576 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 181


 6621 00ea 3B68     		ldr	r3, [r7]
 6622 00ec 002B     		cmp	r3, #0
 6623 00ee 06D1     		bne	.L547
3577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 6624              		.loc 1 3578 7
 6625 00f0 1A4B     		ldr	r3, .L552
 6626 00f2 DB6A     		ldr	r3, [r3, #44]
 6627 00f4 194A     		ldr	r2, .L552
 6628 00f6 43F40023 		orr	r3, r3, #524288
 6629 00fa D362     		str	r3, [r2, #44]
 6630 00fc 0FE0     		b	.L548
 6631              	.L547:
3579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if(Divider == DIVIDER_Q_UPDATE)
 6632              		.loc 1 3580 12
 6633 00fe 3B68     		ldr	r3, [r7]
 6634 0100 012B     		cmp	r3, #1
 6635 0102 06D1     		bne	.L549
3581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 6636              		.loc 1 3582 7
 6637 0104 154B     		ldr	r3, .L552
 6638 0106 DB6A     		ldr	r3, [r3, #44]
 6639 0108 144A     		ldr	r2, .L552
 6640 010a 43F48013 		orr	r3, r3, #1048576
 6641 010e D362     		str	r3, [r2, #44]
 6642 0110 05E0     		b	.L548
 6643              	.L549:
3583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
3585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 6644              		.loc 1 3586 7
 6645 0112 124B     		ldr	r3, .L552
 6646 0114 DB6A     		ldr	r3, [r3, #44]
 6647 0116 114A     		ldr	r2, .L552
 6648 0118 43F40013 		orr	r3, r3, #2097152
 6649 011c D362     		str	r3, [r2, #44]
 6650              	.L548:
3587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL2. */
3590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_ENABLE();
 6651              		.loc 1 3590 5
 6652 011e 0F4B     		ldr	r3, .L552
 6653 0120 1B68     		ldr	r3, [r3]
 6654 0122 0E4A     		ldr	r2, .L552
 6655 0124 43F08063 		orr	r3, r3, #67108864
 6656 0128 1360     		str	r3, [r2]
3591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6657              		.loc 1 3593 17
 6658 012a FFF7FEFF 		bl	HAL_GetTick
 6659 012e B860     		str	r0, [r7, #8]
3594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 182


3595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL2 is ready */
3596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 6660              		.loc 1 3596 10
 6661 0130 08E0     		b	.L550
 6662              	.L551:
3597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 6663              		.loc 1 3598 12
 6664 0132 FFF7FEFF 		bl	HAL_GetTick
 6665 0136 0246     		mov	r2, r0
 6666              		.loc 1 3598 26
 6667 0138 BB68     		ldr	r3, [r7, #8]
 6668 013a D31A     		subs	r3, r2, r3
 6669              		.loc 1 3598 9
 6670 013c 022B     		cmp	r3, #2
 6671 013e 01D9     		bls	.L550
3599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6672              		.loc 1 3600 16
 6673 0140 0323     		movs	r3, #3
 6674 0142 06E0     		b	.L544
 6675              	.L550:
3596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6676              		.loc 1 3596 11
 6677 0144 054B     		ldr	r3, .L552
 6678 0146 1B68     		ldr	r3, [r3]
 6679 0148 03F00063 		and	r3, r3, #134217728
3596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6680              		.loc 1 3596 10
 6681 014c 002B     		cmp	r3, #0
 6682 014e F0D0     		beq	.L551
3601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 6683              		.loc 1 3607 10
 6684 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 6685              	.L544:
3608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6686              		.loc 1 3608 1
 6687 0152 1846     		mov	r0, r3
 6688 0154 1037     		adds	r7, r7, #16
 6689              	.LCFI119:
 6690              		.cfi_def_cfa_offset 8
 6691 0156 BD46     		mov	sp, r7
 6692              	.LCFI120:
 6693              		.cfi_def_cfa_register 13
 6694              		@ sp needed
 6695 0158 80BD     		pop	{r7, pc}
 6696              	.L553:
 6697 015a 00BF     		.align	2
 6698              	.L552:
 6699 015c 00440258 		.word	1476543488
 6700 0160 0700FFFF 		.word	-65529
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 183


 6701              		.cfi_endproc
 6702              	.LFE357:
 6704              		.section	.text.RCCEx_PLL3_Config,"ax",%progbits
 6705              		.align	1
 6706              		.syntax unified
 6707              		.thumb
 6708              		.thumb_func
 6710              	RCCEx_PLL3_Config:
 6711              	.LFB358:
3609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL3 VCI,VCO ranges, multiplication and division factors and enable it
3613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll3: Pointer to an RCC_PLL3InitTypeDef structure that
3614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
3615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL3 is temporary disabled to apply new parameters
3617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
3619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
3621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6712              		.loc 1 3621 1
 6713              		.cfi_startproc
 6714              		@ args = 0, pretend = 0, frame = 16
 6715              		@ frame_needed = 1, uses_anonymous_args = 0
 6716 0000 80B5     		push	{r7, lr}
 6717              	.LCFI121:
 6718              		.cfi_def_cfa_offset 8
 6719              		.cfi_offset 7, -8
 6720              		.cfi_offset 14, -4
 6721 0002 84B0     		sub	sp, sp, #16
 6722              	.LCFI122:
 6723              		.cfi_def_cfa_offset 24
 6724 0004 00AF     		add	r7, sp, #0
 6725              	.LCFI123:
 6726              		.cfi_def_cfa_register 7
 6727 0006 7860     		str	r0, [r7, #4]
 6728 0008 3960     		str	r1, [r7]
3622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6729              		.loc 1 3623 21
 6730 000a 0023     		movs	r3, #0
 6731 000c FB73     		strb	r3, [r7, #15]
3624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
3625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
3626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
3627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
3628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
3629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
3630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
3631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
3632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL3 OSC clock source is already set */
3634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 6732              		.loc 1 3634 6
 6733 000e 534B     		ldr	r3, .L564
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 184


 6734 0010 9B6A     		ldr	r3, [r3, #40]
 6735 0012 03F00303 		and	r3, r3, #3
 6736              		.loc 1 3634 5
 6737 0016 032B     		cmp	r3, #3
 6738 0018 01D1     		bne	.L555
3635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 6739              		.loc 1 3636 12
 6740 001a 0123     		movs	r3, #1
 6741 001c 99E0     		b	.L556
 6742              	.L555:
3637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL3. */
3643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_DISABLE();
 6743              		.loc 1 3643 5
 6744 001e 4F4B     		ldr	r3, .L564
 6745 0020 1B68     		ldr	r3, [r3]
 6746 0022 4E4A     		ldr	r2, .L564
 6747 0024 23F08053 		bic	r3, r3, #268435456
 6748 0028 1360     		str	r3, [r2]
3644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6749              		.loc 1 3646 17
 6750 002a FFF7FEFF 		bl	HAL_GetTick
 6751 002e B860     		str	r0, [r7, #8]
3647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
3648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 6752              		.loc 1 3648 10
 6753 0030 08E0     		b	.L557
 6754              	.L558:
3649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 6755              		.loc 1 3650 12
 6756 0032 FFF7FEFF 		bl	HAL_GetTick
 6757 0036 0246     		mov	r2, r0
 6758              		.loc 1 3650 26
 6759 0038 BB68     		ldr	r3, [r7, #8]
 6760 003a D31A     		subs	r3, r2, r3
 6761              		.loc 1 3650 9
 6762 003c 022B     		cmp	r3, #2
 6763 003e 01D9     		bls	.L557
3651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6764              		.loc 1 3652 16
 6765 0040 0323     		movs	r3, #3
 6766 0042 86E0     		b	.L556
 6767              	.L557:
3648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6768              		.loc 1 3648 11
 6769 0044 454B     		ldr	r3, .L564
 6770 0046 1B68     		ldr	r3, [r3]
 6771 0048 03F00053 		and	r3, r3, #536870912
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 185


3648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6772              		.loc 1 3648 10
 6773 004c 002B     		cmp	r3, #0
 6774 004e F0D1     		bne	.L558
3653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the PLL3  multiplication and division factors. */
3657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 6775              		.loc 1 3657 5
 6776 0050 424B     		ldr	r3, .L564
 6777 0052 9B6A     		ldr	r3, [r3, #40]
 6778 0054 23F07C72 		bic	r2, r3, #66060288
 6779 0058 7B68     		ldr	r3, [r7, #4]
 6780 005a 1B68     		ldr	r3, [r3]
 6781 005c 1B05     		lsls	r3, r3, #20
 6782 005e 3F49     		ldr	r1, .L564
 6783 0060 1343     		orrs	r3, r3, r2
 6784 0062 8B62     		str	r3, [r1, #40]
 6785 0064 7B68     		ldr	r3, [r7, #4]
 6786 0066 5B68     		ldr	r3, [r3, #4]
 6787 0068 013B     		subs	r3, r3, #1
 6788 006a C3F30802 		ubfx	r2, r3, #0, #9
 6789 006e 7B68     		ldr	r3, [r7, #4]
 6790 0070 9B68     		ldr	r3, [r3, #8]
 6791 0072 013B     		subs	r3, r3, #1
 6792 0074 5B02     		lsls	r3, r3, #9
 6793 0076 9BB2     		uxth	r3, r3
 6794 0078 1A43     		orrs	r2, r2, r3
 6795 007a 7B68     		ldr	r3, [r7, #4]
 6796 007c DB68     		ldr	r3, [r3, #12]
 6797 007e 013B     		subs	r3, r3, #1
 6798 0080 1B04     		lsls	r3, r3, #16
 6799 0082 03F4FE03 		and	r3, r3, #8323072
 6800 0086 1A43     		orrs	r2, r2, r3
 6801 0088 7B68     		ldr	r3, [r7, #4]
 6802 008a 1B69     		ldr	r3, [r3, #16]
 6803 008c 013B     		subs	r3, r3, #1
 6804 008e 1B06     		lsls	r3, r3, #24
 6805 0090 03F0FE43 		and	r3, r3, #2130706432
 6806 0094 3149     		ldr	r1, .L564
 6807 0096 1343     		orrs	r3, r3, r2
 6808 0098 0B64     		str	r3, [r1, #64]
3658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3N,
3659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3P,
3660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3Q,
3661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3R);
3662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 input reference frequency range: VCI */
3664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 6809              		.loc 1 3664 5
 6810 009a 304B     		ldr	r3, .L564
 6811 009c DB6A     		ldr	r3, [r3, #44]
 6812 009e 23F44062 		bic	r2, r3, #3072
 6813 00a2 7B68     		ldr	r3, [r7, #4]
 6814 00a4 5B69     		ldr	r3, [r3, #20]
 6815 00a6 2D49     		ldr	r1, .L564
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 186


 6816 00a8 1343     		orrs	r3, r3, r2
 6817 00aa CB62     		str	r3, [r1, #44]
3665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 output frequency range : VCO */
3667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 6818              		.loc 1 3667 5
 6819 00ac 2B4B     		ldr	r3, .L564
 6820 00ae DB6A     		ldr	r3, [r3, #44]
 6821 00b0 23F40072 		bic	r2, r3, #512
 6822 00b4 7B68     		ldr	r3, [r7, #4]
 6823 00b6 9B69     		ldr	r3, [r3, #24]
 6824 00b8 2849     		ldr	r1, .L564
 6825 00ba 1343     		orrs	r3, r3, r2
 6826 00bc CB62     		str	r3, [r1, #44]
3668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL3FRACN . */
3670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_DISABLE();
 6827              		.loc 1 3670 5
 6828 00be 274B     		ldr	r3, .L564
 6829 00c0 DB6A     		ldr	r3, [r3, #44]
 6830 00c2 264A     		ldr	r2, .L564
 6831 00c4 23F48073 		bic	r3, r3, #256
 6832 00c8 D362     		str	r3, [r2, #44]
3671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
3673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 6833              		.loc 1 3673 5
 6834 00ca 244B     		ldr	r3, .L564
 6835 00cc 5A6C     		ldr	r2, [r3, #68]
 6836 00ce 244B     		ldr	r3, .L564+4
 6837 00d0 1340     		ands	r3, r3, r2
 6838 00d2 7A68     		ldr	r2, [r7, #4]
 6839 00d4 D269     		ldr	r2, [r2, #28]
 6840 00d6 D200     		lsls	r2, r2, #3
 6841 00d8 2049     		ldr	r1, .L564
 6842 00da 1343     		orrs	r3, r3, r2
 6843 00dc 4B64     		str	r3, [r1, #68]
3674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL3FRACN . */
3676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_ENABLE();
 6844              		.loc 1 3676 5
 6845 00de 1F4B     		ldr	r3, .L564
 6846 00e0 DB6A     		ldr	r3, [r3, #44]
 6847 00e2 1E4A     		ldr	r2, .L564
 6848 00e4 43F48073 		orr	r3, r3, #256
 6849 00e8 D362     		str	r3, [r2, #44]
3677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL3 clock output */
3679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Divider == DIVIDER_P_UPDATE)
 6850              		.loc 1 3679 7
 6851 00ea 3B68     		ldr	r3, [r7]
 6852 00ec 002B     		cmp	r3, #0
 6853 00ee 06D1     		bne	.L559
3680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 6854              		.loc 1 3681 7
 6855 00f0 1A4B     		ldr	r3, .L564
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 187


 6856 00f2 DB6A     		ldr	r3, [r3, #44]
 6857 00f4 194A     		ldr	r2, .L564
 6858 00f6 43F48003 		orr	r3, r3, #4194304
 6859 00fa D362     		str	r3, [r2, #44]
 6860 00fc 0FE0     		b	.L560
 6861              	.L559:
3682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if(Divider == DIVIDER_Q_UPDATE)
 6862              		.loc 1 3683 12
 6863 00fe 3B68     		ldr	r3, [r7]
 6864 0100 012B     		cmp	r3, #1
 6865 0102 06D1     		bne	.L561
3684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 6866              		.loc 1 3685 7
 6867 0104 154B     		ldr	r3, .L564
 6868 0106 DB6A     		ldr	r3, [r3, #44]
 6869 0108 144A     		ldr	r2, .L564
 6870 010a 43F40003 		orr	r3, r3, #8388608
 6871 010e D362     		str	r3, [r2, #44]
 6872 0110 05E0     		b	.L560
 6873              	.L561:
3686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
3688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 6874              		.loc 1 3689 7
 6875 0112 124B     		ldr	r3, .L564
 6876 0114 DB6A     		ldr	r3, [r3, #44]
 6877 0116 114A     		ldr	r2, .L564
 6878 0118 43F08073 		orr	r3, r3, #16777216
 6879 011c D362     		str	r3, [r2, #44]
 6880              	.L560:
3690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL3. */
3693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_ENABLE();
 6881              		.loc 1 3693 5
 6882 011e 0F4B     		ldr	r3, .L564
 6883 0120 1B68     		ldr	r3, [r3]
 6884 0122 0E4A     		ldr	r2, .L564
 6885 0124 43F08053 		orr	r3, r3, #268435456
 6886 0128 1360     		str	r3, [r2]
3694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6887              		.loc 1 3696 17
 6888 012a FFF7FEFF 		bl	HAL_GetTick
 6889 012e B860     		str	r0, [r7, #8]
3697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
3699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 6890              		.loc 1 3699 10
 6891 0130 08E0     		b	.L562
 6892              	.L563:
3700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 188


 6893              		.loc 1 3701 12
 6894 0132 FFF7FEFF 		bl	HAL_GetTick
 6895 0136 0246     		mov	r2, r0
 6896              		.loc 1 3701 26
 6897 0138 BB68     		ldr	r3, [r7, #8]
 6898 013a D31A     		subs	r3, r2, r3
 6899              		.loc 1 3701 9
 6900 013c 022B     		cmp	r3, #2
 6901 013e 01D9     		bls	.L562
3702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6902              		.loc 1 3703 16
 6903 0140 0323     		movs	r3, #3
 6904 0142 06E0     		b	.L556
 6905              	.L562:
3699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6906              		.loc 1 3699 11
 6907 0144 054B     		ldr	r3, .L564
 6908 0146 1B68     		ldr	r3, [r3]
 6909 0148 03F00053 		and	r3, r3, #536870912
3699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6910              		.loc 1 3699 10
 6911 014c 002B     		cmp	r3, #0
 6912 014e F0D0     		beq	.L563
3704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 6913              		.loc 1 3710 10
 6914 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 6915              	.L556:
3711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6916              		.loc 1 3711 1
 6917 0152 1846     		mov	r0, r3
 6918 0154 1037     		adds	r7, r7, #16
 6919              	.LCFI124:
 6920              		.cfi_def_cfa_offset 8
 6921 0156 BD46     		mov	sp, r7
 6922              	.LCFI125:
 6923              		.cfi_def_cfa_register 13
 6924              		@ sp needed
 6925 0158 80BD     		pop	{r7, pc}
 6926              	.L565:
 6927 015a 00BF     		.align	2
 6928              	.L564:
 6929 015c 00440258 		.word	1476543488
 6930 0160 0700FFFF 		.word	-65529
 6931              		.cfi_endproc
 6932              	.LFE358:
 6934              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 6935              		.align	1
 6936              		.global	HAL_RCCEx_LSECSS_IRQHandler
 6937              		.syntax unified
 6938              		.thumb
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 189


 6939              		.thumb_func
 6941              	HAL_RCCEx_LSECSS_IRQHandler:
 6942              	.LFB359:
3712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
3715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
3718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6943              		.loc 1 3718 1
 6944              		.cfi_startproc
 6945              		@ args = 0, pretend = 0, frame = 0
 6946              		@ frame_needed = 1, uses_anonymous_args = 0
 6947 0000 80B5     		push	{r7, lr}
 6948              	.LCFI126:
 6949              		.cfi_def_cfa_offset 8
 6950              		.cfi_offset 7, -8
 6951              		.cfi_offset 14, -4
 6952 0002 00AF     		add	r7, sp, #0
 6953              	.LCFI127:
 6954              		.cfi_def_cfa_register 7
3719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
3720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 6955              		.loc 1 3720 6
 6956 0004 074B     		ldr	r3, .L569
 6957 0006 5B6E     		ldr	r3, [r3, #100]
 6958 0008 03F40073 		and	r3, r3, #512
 6959              		.loc 1 3720 5
 6960 000c B3F5007F 		cmp	r3, #512
 6961 0010 05D1     		bne	.L568
3721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
3724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 6962              		.loc 1 3724 5
 6963 0012 044B     		ldr	r3, .L569
 6964 0014 4FF40072 		mov	r2, #512
 6965 0018 9A66     		str	r2, [r3, #104]
3725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
3727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 6966              		.loc 1 3727 5
 6967 001a FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 6968              	.L568:
3728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6969              		.loc 1 3730 1
 6970 001e 00BF     		nop
 6971 0020 80BD     		pop	{r7, pc}
 6972              	.L570:
 6973 0022 00BF     		.align	2
 6974              	.L569:
 6975 0024 00440258 		.word	1476543488
 6976              		.cfi_endproc
 6977              	.LFE359:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 190


 6979              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 6980              		.align	1
 6981              		.weak	HAL_RCCEx_LSECSS_Callback
 6982              		.syntax unified
 6983              		.thumb
 6984              		.thumb_func
 6986              	HAL_RCCEx_LSECSS_Callback:
 6987              	.LFB360:
3731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
3734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
3737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6988              		.loc 1 3737 1
 6989              		.cfi_startproc
 6990              		@ args = 0, pretend = 0, frame = 0
 6991              		@ frame_needed = 1, uses_anonymous_args = 0
 6992              		@ link register save eliminated.
 6993 0000 80B4     		push	{r7}
 6994              	.LCFI128:
 6995              		.cfi_def_cfa_offset 4
 6996              		.cfi_offset 7, -4
 6997 0002 00AF     		add	r7, sp, #0
 6998              	.LCFI129:
 6999              		.cfi_def_cfa_register 7
3738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
3740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7000              		.loc 1 3741 1
 7001 0004 00BF     		nop
 7002 0006 BD46     		mov	sp, r7
 7003              	.LCFI130:
 7004              		.cfi_def_cfa_register 13
 7005              		@ sp needed
 7006 0008 5DF8047B 		ldr	r7, [sp], #4
 7007              	.LCFI131:
 7008              		.cfi_restore 7
 7009              		.cfi_def_cfa_offset 0
 7010 000c 7047     		bx	lr
 7011              		.cfi_endproc
 7012              	.LFE360:
 7014              		.text
 7015              	.Letext0:
 7016              		.file 2 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/machine/_default_types.h"
 7017              		.file 3 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/sys/_stdint.h"
 7018              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 7019              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 7020              		.file 6 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/math.h"
 7021              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 7022              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 191


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_rcc_ex.c
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:19     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:25     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6480   .text.RCCEx_PLL2_Config:0000000000000000 RCCEx_PLL2_Config
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6710   .text.RCCEx_PLL3_Config:0000000000000000 RCCEx_PLL3_Config
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:153    .text.HAL_RCCEx_PeriphCLKConfig:00000000000000b8 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:158    .text.HAL_RCCEx_PeriphCLKConfig:00000000000000cc $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:478    .text.HAL_RCCEx_PeriphCLKConfig:00000000000002d4 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:481    .text.HAL_RCCEx_PeriphCLKConfig:00000000000002d8 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:857    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000548 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:860    .text.HAL_RCCEx_PeriphCLKConfig:000000000000054c $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:949    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005d8 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:953    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005e8 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:1192   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000764 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:1233   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000808 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:1265   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000834 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:1270   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000840 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:1309   .text.HAL_RCCEx_PeriphCLKConfig:000000000000087c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:1315   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000894 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:1385   .text.HAL_RCCEx_PeriphCLKConfig:00000000000008fc $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:1391   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000914 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:1629   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000aa4 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:1632   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000aa8 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2099   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000dac $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2102   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000db0 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2239   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000e88 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2244   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2250   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2650   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000298 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2653   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000000002a0 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2694   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000000002d4 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2699   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2705   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2741   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000002c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:2746   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000040 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4985   .text.HAL_RCCEx_GetPLL1ClockFreq:0000000000000000 HAL_RCCEx_GetPLL1ClockFreq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4277   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000000 HAL_RCCEx_GetPLL2ClockFreq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4631   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000000 HAL_RCCEx_GetPLL3ClockFreq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:3087   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000270 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:3094   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000284 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:3463   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000504 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:3470   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000518 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:3852   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000798 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:3859   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000007ac $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4229   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000000 HAL_RCCEx_GetD3PCLK1Freq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4167   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000994 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4175   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4181   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000000 HAL_RCCEx_GetD1PCLK1Freq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4217   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000024 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4223   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4265   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000024 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4271   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4615   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000290 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4625   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4969   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000290 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:4979   .text.HAL_RCCEx_GetPLL1ClockFreq:0000000000000000 $t
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 192


/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5321   .text.HAL_RCCEx_GetPLL1ClockFreq:000000000000028c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5331   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5337   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000000 HAL_RCCEx_GetD1SysClockFreq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5406   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000050 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5414   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5420   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5454   .text.HAL_RCCEx_EnableLSECSS:000000000000001c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5459   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5465   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5505   .text.HAL_RCCEx_DisableLSECSS:0000000000000028 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5510   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5516   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5568   .text.HAL_RCCEx_EnableLSECSS_IT:000000000000004c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5573   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5579   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_WakeUpStopCLKConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5622   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000024 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5627   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5633   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_KerWakeUpStopCLKConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5676   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000024 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5681   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5687   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000000 HAL_RCCEx_WWDGxSysResetConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5729   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000024 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5734   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5740   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5858   .text.HAL_RCCEx_CRSConfig:00000000000000a4 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5864   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5870   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5904   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000001c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5909   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5915   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5984   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000044 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5989   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:5995   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6154   .text.HAL_RCCEx_CRSWaitSynchronization:00000000000000e0 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6159   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6165   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6334   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6369   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6404   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6439   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6323   .text.HAL_RCCEx_CRS_IRQHandler:00000000000000d8 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6328   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6363   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6398   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6433   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6475   .text.RCCEx_PLL2_Config:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6699   .text.RCCEx_PLL2_Config:000000000000015c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6705   .text.RCCEx_PLL3_Config:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6929   .text.RCCEx_PLL3_Config:000000000000015c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6935   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6941   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6986   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6975   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000024 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s:6980   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t

UNDEFINED SYMBOLS
HAL_GetTick
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccu5pREk.s 			page 193


HAL_RCC_GetHCLKFreq
D1CorePrescTable
HAL_RCC_GetSysClockFreq
SystemD2Clock
SystemCoreClock
HAL_GetREVID
