vlib fifo_tb_lib
** Warning: (vlib-34) Library already exists at "fifo_tb_lib".
vmap work fifo_tb_lib
Model Technology ModelSim SE-64 vmap 10.7d Lib Mapping Utility 2019.02 Feb 15 2019
vmap work fifo_tb_lib 
Modifying modelsim.ini
vcom ../rtl/fifo1.vhd
Model Technology ModelSim SE-64 vcom 10.7d Compiler 2019.02 Feb 15 2019
Start time: 11:38:34 on Apr 14,2022
vcom ../rtl/fifo1.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fifo
-- Compiling architecture behavioral of fifo
End time: 11:38:35 on Apr 14,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +cover=s ../fifo_tb_pkg/dut_if.sv ../fifo_tb_pkg/fifo_tb_pkg.sv ../fifo_tb_top.sv
Model Technology ModelSim SE-64 vlog 10.7d Compiler 2019.02 Feb 15 2019
Start time: 11:38:35 on Apr 14,2022
vlog "+cover=s" ../fifo_tb_pkg/dut_if.sv ../fifo_tb_pkg/fifo_tb_pkg.sv ../fifo_tb_top.sv 
-- Compiling interface dut_if
-- Compiling package fifo_tb_pkg
** Note: (vlog-2286) ../fifo_tb_pkg/fifo_tb_pkg.sv(17): Using implicit +incdir+/opt/lintula/modelsim/10.7d/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Warning: ../fifo_tb_pkg/scoreboard.svh(51): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
-- Compiling module fifo_tb_top
-- Importing package fifo_tb_pkg

Top level modules:
	fifo_tb_top
End time: 11:38:35 on Apr 14,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
vsim -do vsim.do -c -coverage -suppress 3829 +UVM_MAX_QUIT_COUNT=2 +UVM_VERBOSITY=UVM_HIGH +UVM_TESTNAME=test_rst fifo_tb_top
Reading pref.tcl

# 10.7d

# vsim -do "vsim.do" -c -coverage -suppress 3829 "+UVM_MAX_QUIT_COUNT=2" "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=test_rst" fifo_tb_top 
# Start time: 11:38:36 on Apr 14,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  ModelSim SE-64 10.7d Feb 15 2019 Linux 4.18.0-348.20.1.el8_5.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dut_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_tb_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.fifo_tb_top(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fifo(behavioral)#1
# Loading /opt/lintula/modelsim/10.7d/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
# do vsim.do
# resume
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'test_rst' because it is not registered with the factory.
# UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=test_rst not found.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    2
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [BDTYP]     1
# [INVTST]     1
# [Questa UVM]     2
# ** Note: $finish    : /opt/lintula/modelsim/10.7d/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 0  Instance: /fifo_tb_top
# Saving coverage database on exit...
# End time: 11:38:37 on Apr 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
