
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.14

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency active_row[1][10]$_DFFE_PP_/CK ^
  -0.11 target latency addr_reg[7]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: refresh_counter[13]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[13]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   36.67    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_0_0_clk/A (CLKBUF_X3)
    12   20.31    0.02    0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk (net)
                  0.02    0.00    0.11 ^ refresh_counter[13]$_SDFF_PN0_/CK (DFF_X1)
     1    1.81    0.01    0.07    0.18 ^ refresh_counter[13]$_SDFF_PN0_/QN (DFF_X1)
                                         _0045_ (net)
                  0.01    0.00    0.18 ^ _1902_/A1 (NOR2_X1)
     1    1.33    0.00    0.01    0.19 v _1902_/ZN (NOR2_X1)
                                         _0262_ (net)
                  0.00    0.00    0.19 v refresh_counter[13]$_SDFF_PN0_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   36.67    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_0_0_clk/A (CLKBUF_X3)
    12   20.31    0.02    0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk (net)
                  0.02    0.00    0.11 ^ refresh_counter[13]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: timer[4]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cmd_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   36.67    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
     8   23.30    0.02    0.05    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.02    0.00    0.11 ^ timer[4]$_SDFF_PN0_/CK (DFF_X1)
     4    5.29    0.01    0.09    0.20 v timer[4]$_SDFF_PN0_/Q (DFF_X1)
                                         timer[4] (net)
                  0.01    0.00    0.20 v _1205_/A2 (OR3_X1)
     2    2.37    0.01    0.08    0.28 v _1205_/ZN (OR3_X1)
                                         _0814_ (net)
                  0.01    0.00    0.28 v _1206_/A4 (OR4_X1)
     1    3.11    0.02    0.12    0.40 v _1206_/ZN (OR4_X1)
                                         _0815_ (net)
                  0.02    0.00    0.40 v _1207_/A (BUF_X4)
     8   26.60    0.01    0.04    0.44 v _1207_/Z (BUF_X4)
                                         _0816_ (net)
                  0.01    0.00    0.44 v _1208_/A2 (NOR2_X4)
     5   22.67    0.03    0.05    0.49 ^ _1208_/ZN (NOR2_X4)
                                         _0817_ (net)
                  0.03    0.00    0.49 ^ _1209_/A (INV_X1)
     3    7.09    0.01    0.02    0.51 v _1209_/ZN (INV_X1)
                                         _0818_ (net)
                  0.01    0.00    0.51 v _1210_/A (BUF_X4)
    10   26.96    0.01    0.03    0.55 v _1210_/Z (BUF_X4)
                                         _0819_ (net)
                  0.01    0.00    0.55 v _1211_/A (BUF_X4)
    10   25.11    0.01    0.03    0.58 v _1211_/Z (BUF_X4)
                                         _0820_ (net)
                  0.01    0.00    0.58 v _1246_/A (BUF_X4)
    11   23.76    0.01    0.03    0.61 v _1246_/Z (BUF_X4)
                                         _1170_ (net)
                  0.01    0.00    0.61 v _2094_/A1 (NOR2_X1)
     1    2.00    0.02    0.02    0.64 ^ _2094_/ZN (NOR2_X1)
                                         net99 (net)
                  0.02    0.00    0.64 ^ output99/A (BUF_X1)
     1    0.71    0.01    0.02    0.66 ^ output99/Z (BUF_X1)
                                         cmd_ready (net)
                  0.01    0.00    0.66 ^ cmd_ready (out)
                                  0.66   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: timer[4]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cmd_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   36.67    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
     8   23.30    0.02    0.05    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.02    0.00    0.11 ^ timer[4]$_SDFF_PN0_/CK (DFF_X1)
     4    5.29    0.01    0.09    0.20 v timer[4]$_SDFF_PN0_/Q (DFF_X1)
                                         timer[4] (net)
                  0.01    0.00    0.20 v _1205_/A2 (OR3_X1)
     2    2.37    0.01    0.08    0.28 v _1205_/ZN (OR3_X1)
                                         _0814_ (net)
                  0.01    0.00    0.28 v _1206_/A4 (OR4_X1)
     1    3.11    0.02    0.12    0.40 v _1206_/ZN (OR4_X1)
                                         _0815_ (net)
                  0.02    0.00    0.40 v _1207_/A (BUF_X4)
     8   26.60    0.01    0.04    0.44 v _1207_/Z (BUF_X4)
                                         _0816_ (net)
                  0.01    0.00    0.44 v _1208_/A2 (NOR2_X4)
     5   22.67    0.03    0.05    0.49 ^ _1208_/ZN (NOR2_X4)
                                         _0817_ (net)
                  0.03    0.00    0.49 ^ _1209_/A (INV_X1)
     3    7.09    0.01    0.02    0.51 v _1209_/ZN (INV_X1)
                                         _0818_ (net)
                  0.01    0.00    0.51 v _1210_/A (BUF_X4)
    10   26.96    0.01    0.03    0.55 v _1210_/Z (BUF_X4)
                                         _0819_ (net)
                  0.01    0.00    0.55 v _1211_/A (BUF_X4)
    10   25.11    0.01    0.03    0.58 v _1211_/Z (BUF_X4)
                                         _0820_ (net)
                  0.01    0.00    0.58 v _1246_/A (BUF_X4)
    11   23.76    0.01    0.03    0.61 v _1246_/Z (BUF_X4)
                                         _1170_ (net)
                  0.01    0.00    0.61 v _2094_/A1 (NOR2_X1)
     1    2.00    0.02    0.02    0.64 ^ _2094_/ZN (NOR2_X1)
                                         net99 (net)
                  0.02    0.00    0.64 ^ output99/A (BUF_X1)
     1    0.71    0.01    0.02    0.66 ^ output99/Z (BUF_X1)
                                         cmd_ready (net)
                  0.01    0.00    0.66 ^ cmd_ready (out)
                                  0.66   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.10168127715587616

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5122

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
7.523761749267578

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7185

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: timer[4]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ timer[4]$_SDFF_PN0_/CK (DFF_X1)
   0.09    0.20 v timer[4]$_SDFF_PN0_/Q (DFF_X1)
   0.08    0.28 v _1205_/ZN (OR3_X1)
   0.12    0.40 v _1206_/ZN (OR4_X1)
   0.04    0.44 v _1207_/Z (BUF_X4)
   0.05    0.49 ^ _1208_/ZN (NOR2_X4)
   0.02    0.51 v _1209_/ZN (INV_X1)
   0.03    0.55 v _1210_/Z (BUF_X4)
   0.03    0.58 v _1211_/Z (BUF_X4)
   0.03    0.61 v _1246_/Z (BUF_X4)
   0.06    0.68 v _2106_/S (HA_X1)
   0.06    0.73 v _1943_/Z (MUX2_X1)
   0.08    0.81 v _1944_/ZN (OR3_X1)
   0.02    0.84 ^ _1945_/ZN (OAI21_X1)
   0.02    0.86 v _1949_/ZN (AOI221_X1)
   0.05    0.91 ^ _1951_/ZN (AOI221_X1)
   0.00    0.91 ^ timer[0]$_SDFF_PN0_/D (DFF_X2)
           0.91   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ timer[0]$_SDFF_PN0_/CK (DFF_X2)
   0.00    1.11   clock reconvergence pessimism
  -0.04    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -0.91   data arrival time
---------------------------------------------------------
           0.16   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: refresh_counter[13]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[13]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ refresh_counter[13]$_SDFF_PN0_/CK (DFF_X1)
   0.07    0.18 ^ refresh_counter[13]$_SDFF_PN0_/QN (DFF_X1)
   0.01    0.19 v _1902_/ZN (NOR2_X1)
   0.00    0.19 v refresh_counter[13]$_SDFF_PN0_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ refresh_counter[13]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.07   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.1102

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.1096

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.6614

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.1386

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
20.955549

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.71e-03   1.79e-04   1.99e-05   1.91e-03  33.7%
Combinational          1.45e-03   1.49e-03   3.87e-05   2.99e-03  52.6%
Clock                  3.04e-04   4.71e-04   1.48e-06   7.77e-04  13.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.47e-03   2.15e-03   6.01e-05   5.67e-03 100.0%
                          61.1%      37.8%       1.1%
