# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/imports/new/fulladder.v"
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/new/adder.v"
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/new/comparator.v"
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/new/shifter.v"
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/new/logical.v"
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/new/addsub.v"
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../Lab3.srcs/sim_2/new/ALUcomp_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
