#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0117BD78 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_0116ED9C .param/l "AWIDTH" 2 6, +C4<0101>;
P_0116EDB0 .param/l "AWIDTH_MEM" 2 9, +C4<0100000>;
P_0116EDC4 .param/l "DEPTH" 2 8, +C4<0101>;
P_0116EDD8 .param/l "DWIDTH" 2 4, +C4<0100000>;
P_0116EDEC .param/l "IMM_WIDTH" 2 10, +C4<010000>;
P_0116EE00 .param/l "IWIDTH" 2 5, +C4<0100000>;
P_0116EE14 .param/l "PC_WIDTH" 2 7, +C4<0100000>;
v011C1ED8_0 .var "p_clk", 0 0;
v011C2350_0 .var "p_i_ce", 0 0;
v011C2610_0 .net "p_o_pc", 31 0, v011C0188_0; 1 drivers
v011C23A8_0 .var "p_rst", 0 0;
v011C2668_0 .net "p_wb_data", 31 0, L_011C42B0; 1 drivers
S_0117C460 .scope task, "reset" "reset" 2 44, 2 44, S_0117BD78;
 .timescale 0 0;
v011C22F8_0 .var/i "counter", 31 0;
E_0117ABF0 .event posedge, v011BC810_0;
TD_tb.reset ;
    %set/v v011C23A8_0, 0, 1;
    %load/v 8, v011C22F8_0, 32;
T_0.0 %cmp/s 0, 8, 32;
    %jmp/0xz T_0.1, 5;
    %add 8, 1, 32;
    %wait E_0117ABF0;
    %jmp T_0.0;
T_0.1 ;
    %set/v v011C23A8_0, 1, 1;
    %end;
S_0117CBD0 .scope module, "p" "processor" 2 26, 3 6, S_0117BD78;
 .timescale 0 0;
P_011726D4 .param/l "AWIDTH" 3 9, +C4<0101>;
P_011726E8 .param/l "AWIDTH_MEM" 3 11, +C4<0100000>;
P_011726FC .param/l "DEPTH" 3 13, +C4<0101>;
P_01172710 .param/l "DWIDTH" 3 7, +C4<0100000>;
P_01172724 .param/l "IMM_WIDTH" 3 12, +C4<010000>;
P_01172738 .param/l "IWIDTH" 3 8, +C4<0100000>;
P_0117274C .param/l "PC_WIDTH" 3 10, +C4<0100000>;
v011C2458_0 .net "c_d_o_ALUSrc", 0 0, v01175610_0; 1 drivers
v011C2140_0 .net "c_d_o_Branch", 0 0, v01175508_0; 1 drivers
v011C26C0_0 .net "c_d_o_MemRead", 0 0, v01175770_0; 1 drivers
v011C2508_0 .net "c_d_o_MemWrite", 0 0, v01175718_0; 1 drivers
v011C2820_0 .net "c_d_o_MemtoReg", 0 0, v011757C8_0; 1 drivers
v011C22A0_0 .net "c_d_o_RegDst", 0 0, v01175878_0; 1 drivers
v011C20E8_0 .net "c_d_o_RegWrite", 0 0, v011758D0_0; 1 drivers
v011C1E80_0 .net "d_c_o_opcode", 5 0, v011C09C8_0; 1 drivers
v011C2770_0 .net "p_clk", 0 0, v011C1ED8_0; 1 drivers
v011C2198_0 .net "p_i_ce", 0 0, v011C2350_0; 1 drivers
v011C21F0_0 .alias "p_o_pc", 31 0, v011C2610_0;
v011C2560_0 .net "p_rst", 0 0, v011C23A8_0; 1 drivers
v011C2248_0 .alias "p_wb_data", 31 0, v011C2668_0;
S_0117C790 .scope module, "d" "datapath" 3 31, 4 8, S_0117CBD0;
 .timescale 0 0;
P_01165B04 .param/l "AWIDTH" 4 11, +C4<0101>;
P_01165B18 .param/l "AWIDTH_MEM" 4 14, +C4<0100000>;
P_01165B2C .param/l "DEPTH" 4 13, +C4<0101>;
P_01165B40 .param/l "DWIDTH" 4 9, +C4<0100000>;
P_01165B54 .param/l "IMM_WIDTH" 4 15, +C4<010000>;
P_01165B68 .param/l "IWIDTH" 4 10, +C4<0100000>;
P_01165B7C .param/l "PC_WIDTH" 4 12, +C4<0100000>;
v011BFEC8_0 .alias "d_clk", 0 0, v011C2770_0;
v011C0810_0 .alias "d_i_ALUSrc", 0 0, v011C2458_0;
v011C0028_0 .alias "d_i_MemRead", 0 0, v011C26C0_0;
v011BFD68_0 .alias "d_i_MemWrite", 0 0, v011C2508_0;
v011C0080_0 .alias "d_i_MemtoReg", 0 0, v011C2820_0;
v011C0A20_0 .alias "d_i_RegDst", 0 0, v011C22A0_0;
v011C0AD0_0 .alias "d_i_RegWrite", 0 0, v011C20E8_0;
v011C0C88_0 .alias "d_i_ce", 0 0, v011C2198_0;
v011C0B28_0 .alias "d_o_pc", 31 0, v011C2610_0;
v011C0A78_0 .alias "d_rst", 0 0, v011C2560_0;
v011C0918_0 .var "ds_es_o_ce", 0 0;
v011C0CE0_0 .var "ds_es_o_data_rs", 31 0;
v011C0B80_0 .var "ds_es_o_data_rt", 31 0;
v011C0868_0 .var "ds_es_o_funct", 5 0;
v011C0970_0 .var "ds_es_o_imm", 15 0;
v011C09C8_0 .var "ds_es_o_opcode", 5 0;
v011C08C0_0 .net "ds_o_ce", 0 0, v011BECD0_0; 1 drivers
v011C0BD8_0 .net "ds_o_data_rs", 31 0, L_011C64C8; 1 drivers
v011C0C30_0 .net "ds_o_data_rt", 31 0, L_0112F860; 1 drivers
v011C2B38_0 .net "ds_o_funct", 5 0, v011BEE88_0; 1 drivers
v011C2C40_0 .net "ds_o_imm", 15 0, v011BEA10_0; 1 drivers
v011C28D0_0 .net "ds_o_opcode", 5 0, v011BEB18_0; 1 drivers
v011C2980_0 .var "es_ds_load_data", 31 0;
v011C29D8_0 .var "es_ms_alu_value", 31 0;
v011C2A30_0 .var "es_ms_o_ce", 0 0;
v011C2A88_0 .var "es_ms_o_funct", 5 0;
v011C2CF0_0 .var "es_ms_o_opcode", 5 0;
v011C2AE0_0 .var "es_ms_o_zero", 0 0;
v011C2B90_0 .net "es_o_alu_value", 31 0, v011BD7C0_0; 1 drivers
v011C2BE8_0 .net "es_o_ce", 0 0, v011BD870_0; 1 drivers
v011C2C98_0 .net "es_o_funct", 5 0, v011BD818_0; 1 drivers
v011C2878_0 .net "es_o_opcode", 5 0, v011BD5B0_0; 1 drivers
v011C2928_0 .net "es_o_zero", 0 0, v011BE090_0; 1 drivers
v011C2400_0 .var "fs_ds_o_ce", 0 0;
v011C2038_0 .var "fs_ds_o_instr", 31 0;
v011C1F88_0 .var "fs_ds_o_valid", 0 0;
v011C2090_0 .net "fs_o_ce", 0 0, v011C05A8_0; 1 drivers
v011C24B0_0 .net "fs_o_instr", 31 0, v011C0130_0; 1 drivers
v011C1F30_0 .net "fs_o_valid", 0 0, v011C06B0_0; 1 drivers
v011C25B8_0 .net "ms_o_load_data", 31 0, v011BC6B0_0; 1 drivers
v011C1E28_0 .alias "write_back_data", 31 0, v011C2668_0;
L_011C42B0 .functor MUXZ 32, v011C29D8_0, v011C2980_0, v011757C8_0, C4<>;
S_0117BE88 .scope module, "is" "instruction_fetch" 4 44, 5 5, S_0117C790;
 .timescale 0 0;
P_01163344 .param/l "DEPTH" 5 8, +C4<0101>;
P_01163358 .param/l "IWIDTH" 5 7, +C4<0100000>;
P_0116336C .param/l "PC_WIDTH" 5 6, +C4<0100000>;
v011C0448_0 .alias "f_clk", 0 0, v011C2770_0;
v011C0760_0 .net "f_i_ack", 0 0, v011C03F0_0; 1 drivers
v011BFE70_0 .alias "f_i_ce", 0 0, v011C2198_0;
v011BFFD0_0 .net "f_i_instr", 31 0, v011BFDC0_0; 1 drivers
v011C04A0_0 .net "f_i_last", 0 0, v011C0340_0; 1 drivers
v011C05A8_0 .var "f_o_ce", 0 0;
v011C0130_0 .var "f_o_instr", 31 0;
v011C0188_0 .var "f_o_pc", 31 0;
v011C0658_0 .var "f_o_syn", 0 0;
v011C06B0_0 .var "f_o_valid", 0 0;
v011C0708_0 .alias "f_rst", 0 0, v011C2560_0;
S_0117C3D8 .scope module, "t" "transmit" 5 26, 6 4, S_0117BE88;
 .timescale 0 0;
P_0112FB04 .param/l "DEPTH" 6 6, +C4<0101>;
P_0112FB18 .param/l "IWIDTH" 6 5, +C4<0100000>;
v011C07B8_0 .var/i "counter", 31 0;
v011BFF20 .array "mem_instr", 4 0, 31 0;
v011BFF78_0 .alias "t_clk", 0 0, v011C2770_0;
v011C0398_0 .net "t_i_syn", 0 0, v011C0658_0; 1 drivers
v011C03F0_0 .var "t_o_ack", 0 0;
v011BFDC0_0 .var "t_o_instr", 31 0;
v011C0340_0 .var "t_o_last", 0 0;
v011C00D8_0 .alias "t_rst", 0 0, v011C2560_0;
S_0117CC58 .scope module, "ds" "decoder_stage" 4 86, 7 6, S_0117C790;
 .timescale 0 0;
P_01181FAC .param/l "AWIDTH" 7 7, +C4<0101>;
P_01181FC0 .param/l "DWIDTH" 7 8, +C4<0100000>;
P_01181FD4 .param/l "IMM_WIDTH" 7 10, +C4<010000>;
P_01181FE8 .param/l "IWIDTH" 7 9, +C4<0100000>;
v011BF460_0 .net "d_o_addr_rs", 4 0, v011BE960_0; 1 drivers
v011BF510_0 .net "d_o_addr_rt", 4 0, v011BE9B8_0; 1 drivers
v011BF5C0_0 .alias "ds_clk", 0 0, v011C2770_0;
v011BF778_0 .net "ds_i_addr_rd", 4 0, v011BEBC8_0; 1 drivers
v011BF720_0 .net "ds_i_ce", 0 0, v011C2400_0; 1 drivers
v011BF618_0 .alias "ds_i_data_rd", 31 0, v011C2668_0;
v011BF7D0_0 .net "ds_i_instr", 31 0, v011C2038_0; 1 drivers
v011BF8D8_0 .alias "ds_i_reg_dst", 0 0, v011C22A0_0;
v011BF4B8_0 .alias "ds_i_reg_wr", 0 0, v011C20E8_0;
v011C0238_0 .alias "ds_o_ce", 0 0, v011C08C0_0;
v011C0290_0 .alias "ds_o_data_rs", 31 0, v011C0BD8_0;
v011BFE18_0 .alias "ds_o_data_rt", 31 0, v011C0C30_0;
v011C04F8_0 .alias "ds_o_funct", 5 0, v011C2B38_0;
v011C0550_0 .alias "ds_o_imm", 15 0, v011C2C40_0;
v011C01E0_0 .alias "ds_o_opcode", 5 0, v011C28D0_0;
v011C02E8_0 .alias "ds_rst", 0 0, v011C2560_0;
v011C0600_0 .net "write_register", 4 0, L_011C4938; 1 drivers
L_011C4938 .functor MUXZ 5, v011BE9B8_0, v011BEBC8_0, v01175878_0, C4<>;
S_0117C350 .scope module, "d" "decode" 7 34, 8 4, S_0117CC58;
 .timescale 0 0;
P_01181E8C .param/l "AWIDTH" 8 5, +C4<0101>;
P_01181EA0 .param/l "DWIDTH" 8 7, +C4<0100000>;
P_01181EB4 .param/l "IMM_WIDTH" 8 8, +C4<010000>;
P_01181EC8 .param/l "IWIDTH" 8 6, +C4<0100000>;
v011BE198_0 .net *"_s100", 5 0, C4<100010>; 1 drivers
v011BDD78_0 .net *"_s104", 5 0, C4<100011>; 1 drivers
v011BE038_0 .net *"_s108", 5 0, C4<100100>; 1 drivers
v011BDDD0_0 .net *"_s12", 6 0, L_011C1DD0; 1 drivers
v011BDE80_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v011BE248_0 .net *"_s16", 6 0, C4<0000001>; 1 drivers
v011BE2F8_0 .net *"_s20", 6 0, L_011C4D58; 1 drivers
v011BDFE0_0 .net *"_s23", 0 0, C4<0>; 1 drivers
v011BE350_0 .net *"_s24", 6 0, C4<0000010>; 1 drivers
v011BDED8_0 .net *"_s28", 6 0, L_011C4990; 1 drivers
v011BDF30_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v011BE400_0 .net *"_s32", 6 0, C4<0000011>; 1 drivers
v011BD958_0 .net *"_s36", 6 0, L_011C4E08; 1 drivers
v011BDA08_0 .net *"_s39", 0 0, C4<0>; 1 drivers
v011BDA60_0 .net *"_s4", 6 0, L_011C2718; 1 drivers
v011BDAB8_0 .net *"_s40", 6 0, C4<0000100>; 1 drivers
v011BDB10_0 .net *"_s44", 6 0, L_011C4C50; 1 drivers
v011BE5B8_0 .net *"_s47", 0 0, C4<0>; 1 drivers
v011BE4B0_0 .net *"_s48", 6 0, C4<0000101>; 1 drivers
v011BE668_0 .net *"_s52", 6 0, L_011C4E60; 1 drivers
v011BE878_0 .net *"_s55", 0 0, C4<0>; 1 drivers
v011BE718_0 .net *"_s56", 6 0, C4<0000110>; 1 drivers
v011BE610_0 .net *"_s60", 6 0, L_011C4F10; 1 drivers
v011BE6C0_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v011BE8D0_0 .net *"_s64", 6 0, C4<0000111>; 1 drivers
v011BE820_0 .net *"_s68", 6 0, L_011C4B48; 1 drivers
v011BE770_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v011BE560_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v011BE7C8_0 .net *"_s72", 6 0, C4<0001000>; 1 drivers
v011BE458_0 .net *"_s76", 6 0, L_011C4BF8; 1 drivers
v011BE508_0 .net *"_s79", 0 0, C4<0>; 1 drivers
v011BF2A8_0 .net *"_s8", 6 0, C4<0000000>; 1 drivers
v011BF300_0 .net *"_s80", 6 0, C4<0001001>; 1 drivers
v011BEDD8_0 .net *"_s84", 6 0, L_011C4FC0; 1 drivers
v011BED28_0 .net *"_s87", 0 0, C4<0>; 1 drivers
v011BF3B0_0 .net *"_s88", 6 0, C4<0001010>; 1 drivers
v011BF1A0_0 .net *"_s92", 5 0, C4<100000>; 1 drivers
v011BEAC0_0 .net *"_s96", 5 0, C4<100001>; 1 drivers
v011BEB70_0 .alias "d_clk", 0 0, v011C2770_0;
v011BED80_0 .alias "d_i_ce", 0 0, v011BF720_0;
v011BEE30_0 .net "d_i_funct", 5 0, L_011C1FE0; 1 drivers
v011BF408_0 .alias "d_i_instr", 31 0, v011BF7D0_0;
v011BF358_0 .net "d_i_opcode", 5 0, L_011C27C8; 1 drivers
v011BEBC8_0 .var "d_o_addr_rd", 4 0;
v011BE960_0 .var "d_o_addr_rs", 4 0;
v011BE9B8_0 .var "d_o_addr_rt", 4 0;
v011BECD0_0 .var "d_o_ce", 0 0;
v011BEE88_0 .var "d_o_funct", 5 0;
v011BEA10_0 .var "d_o_imm", 15 0;
v011BEB18_0 .var "d_o_opcode", 5 0;
v011BEC20_0 .alias "d_rst", 0 0, v011C2560_0;
v011BEEE0_0 .net "funct_add", 0 0, L_011C5018; 1 drivers
v011BEA68_0 .net "funct_and", 0 0, L_011C5280; 1 drivers
v011BF1F8_0 .net "funct_or", 0 0, L_011C52D8; 1 drivers
v011BEC78_0 .net "funct_sub", 0 0, L_011C5070; 1 drivers
v011BEF38_0 .net "funct_xor", 0 0, L_011C48E0; 1 drivers
v011BEF90_0 .net "op_addi", 0 0, L_011C4AF0; 1 drivers
v011BEFE8_0 .net "op_addiu", 0 0, L_011C49E8; 1 drivers
v011BF040_0 .net "op_andi", 0 0, L_011C4F68; 1 drivers
v011BF098_0 .net "op_branch", 0 0, L_011C4888; 1 drivers
v011BF250_0 .net "op_load", 0 0, L_011C4D00; 1 drivers
v011BF0F0_0 .net "op_ori", 0 0, L_011C5228; 1 drivers
v011BF148_0 .net "op_rtype", 0 0, L_011C1D78; 1 drivers
v011BF828_0 .net "op_slti", 0 0, L_011C4EB8; 1 drivers
v011BF880_0 .net "op_sltiu", 0 0, L_011C51D0; 1 drivers
v011BF670_0 .net "op_store", 0 0, L_011C4DB0; 1 drivers
v011BF568_0 .net "op_xori", 0 0, L_011C4CA8; 1 drivers
v011BF6C8_0 .var "temp_instr", 31 0;
L_011C27C8 .part v011BF6C8_0, 26, 6;
L_011C1FE0 .part v011BF6C8_0, 0, 6;
L_011C2718 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C1D78 .cmp/eq 7, L_011C2718, C4<0000000>;
L_011C1DD0 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C4D00 .cmp/eq 7, L_011C1DD0, C4<0000001>;
L_011C4D58 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C4DB0 .cmp/eq 7, L_011C4D58, C4<0000010>;
L_011C4990 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C4888 .cmp/eq 7, L_011C4990, C4<0000011>;
L_011C4E08 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C4AF0 .cmp/eq 7, L_011C4E08, C4<0000100>;
L_011C4C50 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C49E8 .cmp/eq 7, L_011C4C50, C4<0000101>;
L_011C4E60 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C4EB8 .cmp/eq 7, L_011C4E60, C4<0000110>;
L_011C4F10 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C51D0 .cmp/eq 7, L_011C4F10, C4<0000111>;
L_011C4B48 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C4F68 .cmp/eq 7, L_011C4B48, C4<0001000>;
L_011C4BF8 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C5228 .cmp/eq 7, L_011C4BF8, C4<0001001>;
L_011C4FC0 .concat [ 6 1 0 0], L_011C27C8, C4<0>;
L_011C4CA8 .cmp/eq 7, L_011C4FC0, C4<0001010>;
L_011C5018 .cmp/eq 6, L_011C1FE0, C4<100000>;
L_011C5070 .cmp/eq 6, L_011C1FE0, C4<100001>;
L_011C5280 .cmp/eq 6, L_011C1FE0, C4<100010>;
L_011C52D8 .cmp/eq 6, L_011C1FE0, C4<100011>;
L_011C48E0 .cmp/eq 6, L_011C1FE0, C4<100100>;
S_0117C8A0 .scope module, "r" "register" 7 54, 9 3, S_0117CC58;
 .timescale 0 0;
P_0112F9EC .param/l "AWIDTH" 9 5, +C4<0101>;
P_0112FA00 .param/l "DWIDTH" 9 4, +C4<0100000>;
L_011C64C8 .functor BUFZ 32, L_011C4A98, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0112F860 .functor BUFZ 32, L_011C50C8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v011BDC18_0 .net *"_s0", 31 0, L_011C4A98; 1 drivers
v011BE1F0_0 .net *"_s4", 31 0, L_011C50C8; 1 drivers
v011BE0E8 .array "data_reg", 31 0, 31 0;
v011BDF88_0 .var/i "i", 31 0;
v011BE2A0_0 .alias "r_addr_in", 4 0, v011C0600_0;
v011BDC70_0 .alias "r_addr_out1", 4 0, v011BF460_0;
v011BE3A8_0 .alias "r_addr_out2", 4 0, v011BF510_0;
v011BE140_0 .alias "r_clk", 0 0, v011C2770_0;
v011BDB68_0 .alias "r_data_in", 31 0, v011C2668_0;
v011BDE28_0 .alias "r_data_out1", 31 0, v011C0BD8_0;
v011BDCC8_0 .alias "r_data_out2", 31 0, v011C0C30_0;
v011BDD20_0 .alias "r_rst", 0 0, v011C2560_0;
v011BD9B0_0 .alias "r_wr_en", 0 0, v011C20E8_0;
L_011C4A98 .array/port v011BE0E8, v011BE960_0;
L_011C50C8 .array/port v011BE0E8, v011BE9B8_0;
S_0117C240 .scope module, "es" "execute" 4 143, 10 6, S_0117C790;
 .timescale 0 0;
P_0112F7F4 .param/l "DWIDTH" 10 7, +C4<0100000>;
P_0112F808 .param/l "IMM_WIDTH" 10 8, +C4<010000>;
v011BCBB8_0 .net *"_s1", 0 0, L_011C5120; 1 drivers
v011BCE78_0 .net *"_s2", 15 0, L_011C5178; 1 drivers
v011BCA00_0 .var "alu_control", 3 0;
v011BCB60_0 .net "alu_value", 31 0, v011BD1E8_0; 1 drivers
v011BCD70_0 .net "done", 0 0, v011BCC68_0; 1 drivers
v011BD8C8_0 .alias "es_clk", 0 0, v011C2770_0;
v011BD500_0 .net "es_i_alu_funct", 5 0, v011C0868_0; 1 drivers
v011BD6B8_0 .alias "es_i_alu_op", 5 0, v011C1E80_0;
v011BD450_0 .alias "es_i_alu_src", 0 0, v011C2458_0;
v011BD4A8_0 .net "es_i_ce", 0 0, v011C0918_0; 1 drivers
v011BD768_0 .net "es_i_data_rs", 31 0, v011C0CE0_0; 1 drivers
v011BD608_0 .net "es_i_data_rt", 31 0, v011C0B80_0; 1 drivers
v011BD660_0 .net "es_i_imm", 15 0, v011C0970_0; 1 drivers
v011BD710_0 .net "es_imm", 31 0, L_011C4BA0; 1 drivers
v011BD7C0_0 .var "es_o_alu_value", 31 0;
v011BD870_0 .var "es_o_ce", 0 0;
v011BD558_0 .net "es_o_data_2", 31 0, L_011C5330; 1 drivers
v011BD818_0 .var "es_o_funct", 5 0;
v011BD5B0_0 .var "es_o_opcode", 5 0;
v011BE090_0 .var "es_o_zero", 0 0;
v011BDBC0_0 .alias "es_rst", 0 0, v011C2560_0;
E_0117AAF0 .event edge, v01175928_0, v011BD500_0;
L_011C5120 .part v011C0970_0, 15, 1;
LS_011C5178_0_0 .concat [ 1 1 1 1], L_011C5120, L_011C5120, L_011C5120, L_011C5120;
LS_011C5178_0_4 .concat [ 1 1 1 1], L_011C5120, L_011C5120, L_011C5120, L_011C5120;
LS_011C5178_0_8 .concat [ 1 1 1 1], L_011C5120, L_011C5120, L_011C5120, L_011C5120;
LS_011C5178_0_12 .concat [ 1 1 1 1], L_011C5120, L_011C5120, L_011C5120, L_011C5120;
L_011C5178 .concat [ 4 4 4 4], LS_011C5178_0_0, LS_011C5178_0_4, LS_011C5178_0_8, LS_011C5178_0_12;
L_011C4BA0 .concat [ 16 16 0 0], v011C0970_0, L_011C5178;
L_011C5330 .functor MUXZ 32, v011C0B80_0, L_011C4BA0, v01175610_0, C4<>;
S_0117CA38 .scope module, "a" "alu" 10 84, 11 4, S_0117C240;
 .timescale 0 0;
P_0117AB14 .param/l "DWIDTH" 11 5, +C4<0100000>;
v011BC4F8_0 .net *"_s0", 4 0, L_011C4A40; 1 drivers
v011BC708_0 .net *"_s100", 5 0, C4<001100>; 1 drivers
v011BC4A0_0 .net *"_s104", 5 0, L_011C5908; 1 drivers
v011BC550_0 .net *"_s107", 1 0, C4<00>; 1 drivers
v011BC448_0 .net *"_s108", 5 0, C4<001101>; 1 drivers
v011BC760_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v011BBAA8_0 .net *"_s112", 5 0, L_011C5AC0; 1 drivers
v011BC188_0 .net *"_s115", 1 0, C4<00>; 1 drivers
v011BBC08_0 .net *"_s116", 5 0, C4<001110>; 1 drivers
v011BC1E0_0 .net *"_s12", 4 0, C4<00001>; 1 drivers
v011BBB00_0 .net *"_s16", 4 0, L_011C53E0; 1 drivers
v011BBF20_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v011BC238_0 .net *"_s20", 4 0, C4<00010>; 1 drivers
v011BBDC0_0 .net *"_s24", 4 0, L_011C5960; 1 drivers
v011BBBB0_0 .net *"_s27", 0 0, C4<0>; 1 drivers
v011BBD68_0 .net *"_s28", 4 0, C4<00011>; 1 drivers
v011BBF78_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v011BBE18_0 .net *"_s32", 4 0, L_011C59B8; 1 drivers
v011BC340_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v011BBD10_0 .net *"_s36", 4 0, C4<00100>; 1 drivers
v011BBE70_0 .net *"_s4", 4 0, C4<00000>; 1 drivers
v011BBEC8_0 .net *"_s40", 4 0, L_011C5B18; 1 drivers
v011BB9A0_0 .net *"_s43", 0 0, C4<0>; 1 drivers
v011BBB58_0 .net *"_s44", 4 0, C4<00101>; 1 drivers
v011BBFD0_0 .net *"_s48", 4 0, L_011C5598; 1 drivers
v011BC028_0 .net *"_s51", 0 0, C4<0>; 1 drivers
v011BC080_0 .net *"_s52", 4 0, C4<00110>; 1 drivers
v011BC0D8_0 .net *"_s56", 4 0, L_011C5A10; 1 drivers
v011BC398_0 .net *"_s59", 0 0, C4<0>; 1 drivers
v011BC130_0 .net *"_s60", 4 0, C4<00111>; 1 drivers
v011BB9F8_0 .net *"_s64", 5 0, L_011C5A68; 1 drivers
v011BC290_0 .net *"_s67", 1 0, C4<00>; 1 drivers
v011BC2E8_0 .net *"_s68", 5 0, C4<001000>; 1 drivers
v011BBC60_0 .net *"_s72", 5 0, L_011C58B0; 1 drivers
v011BC3F0_0 .net *"_s75", 1 0, C4<00>; 1 drivers
v011BB948_0 .net *"_s76", 5 0, C4<001001>; 1 drivers
v011BBA50_0 .net *"_s8", 4 0, L_011C5490; 1 drivers
v011BBCB8_0 .net *"_s80", 5 0, L_011C5B70; 1 drivers
v011BCE20_0 .net *"_s83", 1 0, C4<00>; 1 drivers
v011BD3A0_0 .net *"_s84", 5 0, C4<001010>; 1 drivers
v011BCF28_0 .net *"_s88", 5 0, L_011C56F8; 1 drivers
v011BD138_0 .net *"_s91", 1 0, C4<00>; 1 drivers
v011BD298_0 .net *"_s92", 5 0, C4<001011>; 1 drivers
v011BCF80_0 .net *"_s96", 5 0, L_011C5750; 1 drivers
v011BCED0_0 .net *"_s99", 1 0, C4<00>; 1 drivers
v011BD2F0_0 .alias "a_i_data_rs", 31 0, v011BD768_0;
v011BCC10_0 .alias "a_i_data_rt", 31 0, v011BD558_0;
v011BCA58_0 .net "a_i_funct", 3 0, v011BCA00_0; 1 drivers
v011BD1E8_0 .var "alu_value", 31 0;
v011BCC68_0 .var "done", 0 0;
v011BD348_0 .net "funct_add", 0 0, L_011C5800; 1 drivers
v011BCCC0_0 .net "funct_addu", 0 0, L_011C4468; 1 drivers
v011BD0E0_0 .net "funct_and", 0 0, L_011C5438; 1 drivers
v011BCDC8_0 .net "funct_eq", 0 0, L_011C5540; 1 drivers
v011BD088_0 .net "funct_ge", 0 0, L_011C57A8; 1 drivers
v011BCAB0_0 .net "funct_geu", 0 0, L_011C5858; 1 drivers
v011BCD18_0 .net "funct_neq", 0 0, L_011C5C20; 1 drivers
v011BD3F8_0 .net "funct_or", 0 0, L_011C5388; 1 drivers
v011BC950_0 .net "funct_sll", 0 0, L_011C5CD0; 1 drivers
v011BCB08_0 .net "funct_slt", 0 0, L_011C5648; 1 drivers
v011BC9A8_0 .net "funct_sltu", 0 0, L_011C54E8; 1 drivers
v011BD190_0 .net "funct_sra", 0 0, L_011C56A0; 1 drivers
v011BCFD8_0 .net "funct_srl", 0 0, L_011C5C78; 1 drivers
v011BD030_0 .net "funct_sub", 0 0, L_011C5BC8; 1 drivers
v011BD240_0 .net "funct_xor", 0 0, L_011C55F0; 1 drivers
E_0117AB30/0 .event edge, v011BD348_0, v011BD2F0_0, v011BCC10_0, v011BCCC0_0;
E_0117AB30/1 .event edge, v011BD030_0, v011BD0E0_0, v011BD3F8_0, v011BD240_0;
E_0117AB30/2 .event edge, v011BCB08_0, v011BC9A8_0, v011BC950_0, v011BCFD8_0;
E_0117AB30/3 .event edge, v011BD190_0, v011BCDC8_0, v011BCD18_0, v011BD088_0;
E_0117AB30/4 .event edge, v011BCAB0_0;
E_0117AB30 .event/or E_0117AB30/0, E_0117AB30/1, E_0117AB30/2, E_0117AB30/3, E_0117AB30/4;
L_011C4A40 .concat [ 4 1 0 0], v011BCA00_0, C4<0>;
L_011C5800 .cmp/eq 5, L_011C4A40, C4<00000>;
L_011C5490 .concat [ 4 1 0 0], v011BCA00_0, C4<0>;
L_011C5BC8 .cmp/eq 5, L_011C5490, C4<00001>;
L_011C53E0 .concat [ 4 1 0 0], v011BCA00_0, C4<0>;
L_011C5438 .cmp/eq 5, L_011C53E0, C4<00010>;
L_011C5960 .concat [ 4 1 0 0], v011BCA00_0, C4<0>;
L_011C5388 .cmp/eq 5, L_011C5960, C4<00011>;
L_011C59B8 .concat [ 4 1 0 0], v011BCA00_0, C4<0>;
L_011C55F0 .cmp/eq 5, L_011C59B8, C4<00100>;
L_011C5B18 .concat [ 4 1 0 0], v011BCA00_0, C4<0>;
L_011C5648 .cmp/eq 5, L_011C5B18, C4<00101>;
L_011C5598 .concat [ 4 1 0 0], v011BCA00_0, C4<0>;
L_011C54E8 .cmp/eq 5, L_011C5598, C4<00110>;
L_011C5A10 .concat [ 4 1 0 0], v011BCA00_0, C4<0>;
L_011C5CD0 .cmp/eq 5, L_011C5A10, C4<00111>;
L_011C5A68 .concat [ 4 2 0 0], v011BCA00_0, C4<00>;
L_011C5C78 .cmp/eq 6, L_011C5A68, C4<001000>;
L_011C58B0 .concat [ 4 2 0 0], v011BCA00_0, C4<00>;
L_011C56A0 .cmp/eq 6, L_011C58B0, C4<001001>;
L_011C5B70 .concat [ 4 2 0 0], v011BCA00_0, C4<00>;
L_011C5540 .cmp/eq 6, L_011C5B70, C4<001010>;
L_011C56F8 .concat [ 4 2 0 0], v011BCA00_0, C4<00>;
L_011C5C20 .cmp/eq 6, L_011C56F8, C4<001011>;
L_011C5750 .concat [ 4 2 0 0], v011BCA00_0, C4<00>;
L_011C57A8 .cmp/eq 6, L_011C5750, C4<001100>;
L_011C5908 .concat [ 4 2 0 0], v011BCA00_0, C4<00>;
L_011C5858 .cmp/eq 6, L_011C5908, C4<001101>;
L_011C5AC0 .concat [ 4 2 0 0], v011BCA00_0, C4<00>;
L_011C4468 .cmp/eq 6, L_011C5AC0, C4<001110>;
S_0117CAC0 .scope module, "m" "memory" 4 191, 12 4, S_0117C790;
 .timescale 0 0;
P_0112F8D4 .param/l "AWIDTH_MEM" 12 6, +C4<0100000>;
P_0112F8E8 .param/l "DWIDTH" 12 5, +C4<0100000>;
v01175560_0 .net "alu_value_addr", 31 0, v011C29D8_0; 1 drivers
v011755B8 .array "data_mem", 31 0, 31 0;
v011BC600_0 .var/i "i", 31 0;
v011BC810_0 .alias "m_clk", 0 0, v011C2770_0;
v011BC658_0 .net "m_i_ce", 0 0, v011C2A30_0; 1 drivers
v011BC868_0 .alias "m_i_store_data", 31 0, v011BD608_0;
v011BC6B0_0 .var "m_o_load_data", 31 0;
v011BC5A8_0 .alias "m_rd_en", 0 0, v011C26C0_0;
v011BC7B8_0 .alias "m_rst", 0 0, v011C2560_0;
v011BC8C0_0 .alias "m_wr_en", 0 0, v011C2508_0;
E_0117AAD0/0 .event negedge, v011BC7B8_0;
E_0117AAD0/1 .event posedge, v011BC810_0;
E_0117AAD0 .event/or E_0117AAD0/0, E_0117AAD0/1;
S_0117C4E8 .scope module, "c" "controller" 3 52, 13 5, S_0117CBD0;
 .timescale 0 0;
v01175610_0 .var "ALUSrc", 0 0;
v01175508_0 .var "Branch", 0 0;
v01175770_0 .var "MemRead", 0 0;
v01175718_0 .var "MemWrite", 0 0;
v011757C8_0 .var "MemtoReg", 0 0;
v01175878_0 .var "RegDst", 0 0;
v011758D0_0 .var "RegWrite", 0 0;
v01175928_0 .alias "d_c_opcode", 5 0, v011C1E80_0;
E_0117AA90 .event edge, v01175928_0;
    .scope S_0117C3D8;
T_1 ;
    %wait E_0117AAD0;
    %load/v 8, v011C00D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 6 20 "$readmemh", "./source/instr.txt", v011BFF20, 1'sb0, 4'sb0100;
    %ix/load 0, 32, 0;
    %assign/v0 v011C07B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0340_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011BFDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C03F0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v011C0398_0, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 3, v011C07B8_0;
    %load/av 8, v011BFF20, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011BFDC0_0, 0, 8;
    %load/v 8, v011C07B8_0, 32;
    %cmpi/u 8, 4, 32;
    %mov 8, 4, 1;
    %jmp/0  T_1.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_1.6, 8;
T_1.4 ; End of true expr.
    %jmp/0  T_1.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_1.6;
T_1.5 ;
    %mov 9, 0, 1; Return false value
T_1.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0340_0, 0, 9;
    %load/v 8, v011C07B8_0, 32;
   %cmpi/s 8, 4, 32;
    %mov 8, 5, 1;
    %jmp/0  T_1.7, 8;
    %load/v 9, v011C07B8_0, 32;
    %mov 41, 40, 1;
    %addi 9, 1, 33;
    %jmp/1  T_1.9, 8;
T_1.7 ; End of true expr.
    %jmp/0  T_1.8, 8;
 ; End of false expr.
    %blend  9, 0, 33; Condition unknown.
    %jmp  T_1.9;
T_1.8 ;
    %mov 9, 0, 33; Return false value
T_1.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011C07B8_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v011C03F0_0, 0, 1;
    %load/v 8, v011C0340_0, 1;
    %jmp/0xz  T_1.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011C03F0_0, 0, 0;
T_1.10 ;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C03F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0340_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0117BE88;
T_2 ;
    %wait E_0117AAD0;
    %load/v 8, v011C0708_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0130_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0188_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0658_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C05A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C06B0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v011BFE70_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v011C0760_0, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v011BFFD0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0130_0, 0, 8;
    %load/v 8, v011C0188_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0188_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011C05A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C06B0_0, 0, 1;
T_2.4 ;
    %load/v 8, v011C04A0_0, 1;
    %load/v 9, v011C0760_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_2.6, 8;
    %mov 9, 0, 1;
    %jmp/1  T_2.8, 8;
T_2.6 ; End of true expr.
    %jmp/0  T_2.7, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_2.8;
T_2.7 ;
    %mov 9, 1, 1; Return false value
T_2.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0658_0, 0, 9;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C06B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C05A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0658_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0130_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0188_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0117C350;
T_3 ;
    %wait E_0117AAD0;
    %load/v 8, v011BEC20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011BE960_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011BE9B8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011BEBC8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEB18_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEE88_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011BEA10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BECD0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v011BED80_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v011BF408_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011BF6C8_0, 0, 8;
    %load/v 8, v011BF148_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v011BF6C8_0, 5;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 5;
T_3.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011BE960_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.8, 4;
    %load/x1p 8, v011BF6C8_0, 5;
    %jmp T_3.9;
T_3.8 ;
    %mov 8, 2, 5;
T_3.9 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011BE9B8_0, 0, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.10, 4;
    %load/x1p 8, v011BF6C8_0, 5;
    %jmp T_3.11;
T_3.10 ;
    %mov 8, 2, 5;
T_3.11 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011BEBC8_0, 0, 8;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.12, 4;
    %load/x1p 8, v011BF6C8_0, 6;
    %jmp T_3.13;
T_3.12 ;
    %mov 8, 2, 6;
T_3.13 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v011BEB18_0, 0, 8;
    %load/v 8, v011BF6C8_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v011BEE88_0, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v011BEA10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BECD0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v011BF250_0, 1;
    %load/v 9, v011BF670_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.14, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.16, 4;
    %load/x1p 8, v011BF6C8_0, 5;
    %jmp T_3.17;
T_3.16 ;
    %mov 8, 2, 5;
T_3.17 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011BE960_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.18, 4;
    %load/x1p 8, v011BF6C8_0, 5;
    %jmp T_3.19;
T_3.18 ;
    %mov 8, 2, 5;
T_3.19 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011BE9B8_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011BEBC8_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.20, 4;
    %load/x1p 8, v011BF6C8_0, 6;
    %jmp T_3.21;
T_3.20 ;
    %mov 8, 2, 6;
T_3.21 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v011BEB18_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEE88_0, 0, 0;
    %load/v 8, v011BF6C8_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v011BEA10_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011BECD0_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %load/v 8, v011BEF90_0, 1;
    %load/v 9, v011BEFE8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011BF828_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011BF880_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011BF040_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011BF0F0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011BF568_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.22, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.24, 4;
    %load/x1p 8, v011BF6C8_0, 5;
    %jmp T_3.25;
T_3.24 ;
    %mov 8, 2, 5;
T_3.25 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011BE960_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.26, 4;
    %load/x1p 8, v011BF6C8_0, 5;
    %jmp T_3.27;
T_3.26 ;
    %mov 8, 2, 5;
T_3.27 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011BE9B8_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011BEBC8_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.28, 4;
    %load/x1p 8, v011BF6C8_0, 6;
    %jmp T_3.29;
T_3.28 ;
    %mov 8, 2, 6;
T_3.29 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v011BEB18_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEE88_0, 0, 0;
    %load/v 8, v011BF6C8_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v011BEA10_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011BECD0_0, 0, 1;
    %jmp T_3.23;
T_3.22 ;
    %ix/load 0, 5, 0;
    %assign/v0 v011BE960_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011BE9B8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011BEBC8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEB18_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEE88_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011BEA10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BECD0_0, 0, 0;
T_3.23 ;
T_3.15 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v011BE960_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011BE9B8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011BEBC8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEB18_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEE88_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011BEA10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BECD0_0, 0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0117C8A0;
T_4 ;
    %wait E_0117AAD0;
    %load/v 8, v011BDD20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v011BDF88_0, 0, 32;
T_4.2 ;
    %load/v 8, v011BDF88_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %load/v 8, v011BDF88_0, 32;
    %ix/getv/s 3, v011BDF88_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011BE0E8, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011BDF88_0, 32;
    %set/v v011BDF88_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v011BD9B0_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v011BDB68_0, 32;
    %ix/getv 3, v011BE2A0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011BE0E8, 0, 8;
t_1 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0117CA38;
T_5 ;
    %wait E_0117AB30;
    %set/v v011BD1E8_0, 0, 32;
    %set/v v011BCC68_0, 0, 1;
    %load/v 8, v011BD348_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 32;
    %add 8, 40, 32;
    %set/v v011BD1E8_0, 8, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v011BCCC0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 32;
    %add 8, 40, 32;
    %set/v v011BD1E8_0, 8, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v011BD030_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 32;
    %sub 8, 40, 32;
    %set/v v011BD1E8_0, 8, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v011BD0E0_0, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 32;
    %and 8, 40, 32;
    %set/v v011BD1E8_0, 8, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v011BD3F8_0, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 32;
    %or 8, 40, 32;
    %set/v v011BD1E8_0, 8, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/v 8, v011BD240_0, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 32;
    %xor 8, 40, 32;
    %set/v v011BD1E8_0, 8, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.11;
T_5.10 ;
    %load/v 8, v011BCB08_0, 1;
    %jmp/0xz  T_5.12, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_5.14, 5;
    %movi 8, 1, 32;
    %set/v v011BD1E8_0, 8, 32;
    %jmp T_5.15;
T_5.14 ;
    %set/v v011BD1E8_0, 0, 32;
T_5.15 ;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/v 8, v011BC9A8_0, 1;
    %jmp/0xz  T_5.16, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_5.18, 5;
    %movi 8, 1, 32;
    %set/v v011BD1E8_0, 8, 32;
    %jmp T_5.19;
T_5.18 ;
    %set/v v011BD1E8_0, 0, 32;
T_5.19 ;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.17;
T_5.16 ;
    %load/v 8, v011BC950_0, 1;
    %jmp/0xz  T_5.20, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v011BD1E8_0, 8, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/v 8, v011BCFD8_0, 1;
    %jmp/0xz  T_5.22, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v011BD1E8_0, 8, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/v 8, v011BD190_0, 1;
    %jmp/0xz  T_5.24, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v011BD1E8_0, 8, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.25;
T_5.24 ;
    %load/v 8, v011BCDC8_0, 1;
    %jmp/0xz  T_5.26, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.28, 8;
    %movi 9, 1, 32;
    %jmp/1  T_5.30, 8;
T_5.28 ; End of true expr.
    %jmp/0  T_5.29, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_5.30;
T_5.29 ;
    %mov 9, 0, 32; Return false value
T_5.30 ;
    %set/v v011BD1E8_0, 9, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.27;
T_5.26 ;
    %load/v 8, v011BCD18_0, 1;
    %jmp/0xz  T_5.31, 8;
    %load/v 8, v011BD2F0_0, 32;
    %load/v 40, v011BCC10_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.33, 8;
    %mov 9, 0, 32;
    %jmp/1  T_5.35, 8;
T_5.33 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_5.34, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.35;
T_5.34 ;
    %mov 9, 41, 32; Return false value
T_5.35 ;
    %set/v v011BD1E8_0, 9, 32;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.32;
T_5.31 ;
    %load/v 8, v011BD088_0, 1;
    %jmp/0xz  T_5.36, 8;
    %load/v 8, v011BCC10_0, 32;
    %load/v 40, v011BD2F0_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.38, 5;
    %movi 8, 1, 32;
    %set/v v011BD1E8_0, 8, 32;
    %jmp T_5.39;
T_5.38 ;
    %set/v v011BD1E8_0, 0, 32;
T_5.39 ;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.37;
T_5.36 ;
    %load/v 8, v011BCAB0_0, 1;
    %jmp/0xz  T_5.40, 8;
    %load/v 8, v011BCC10_0, 32;
    %load/v 40, v011BD2F0_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.42, 5;
    %movi 8, 1, 32;
    %set/v v011BD1E8_0, 8, 32;
    %jmp T_5.43;
T_5.42 ;
    %set/v v011BD1E8_0, 0, 32;
T_5.43 ;
    %set/v v011BCC68_0, 1, 1;
    %jmp T_5.41;
T_5.40 ;
    %set/v v011BD1E8_0, 0, 32;
    %set/v v011BCC68_0, 0, 1;
T_5.41 ;
T_5.37 ;
T_5.32 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.17 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0117C240;
T_6 ;
    %wait E_0117AAF0;
    %set/v v011BCA00_0, 0, 4;
    %load/v 8, v011BD6B8_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v011BD500_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 45, 6;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_6.16, 6;
    %set/v v011BCA00_0, 0, 4;
    %jmp T_6.18;
T_6.2 ;
    %set/v v011BCA00_0, 0, 4;
    %jmp T_6.18;
T_6.3 ;
    %movi 8, 1, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.4 ;
    %movi 8, 2, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.5 ;
    %movi 8, 3, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.6 ;
    %movi 8, 4, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.7 ;
    %movi 8, 5, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.8 ;
    %movi 8, 6, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.9 ;
    %movi 8, 7, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.10 ;
    %movi 8, 8, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.11 ;
    %movi 8, 9, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.12 ;
    %movi 8, 10, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.13 ;
    %movi 8, 11, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.14 ;
    %movi 8, 12, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.15 ;
    %movi 8, 13, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.16 ;
    %movi 8, 14, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.18;
T_6.18 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v011BD6B8_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %mov 8, 4, 1;
    %load/v 9, v011BD6B8_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 2, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_6.19, 8;
    %set/v v011BCA00_0, 0, 4;
    %jmp T_6.20;
T_6.19 ;
    %load/v 8, v011BD6B8_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %jmp/0xz  T_6.21, 4;
    %set/v v011BCA00_0, 0, 4;
    %jmp T_6.22;
T_6.21 ;
    %load/v 8, v011BD6B8_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 5, 7;
    %jmp/0xz  T_6.23, 4;
    %movi 8, 14, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.24;
T_6.23 ;
    %load/v 8, v011BD6B8_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 6, 7;
    %jmp/0xz  T_6.25, 4;
    %movi 8, 5, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.26;
T_6.25 ;
    %load/v 8, v011BD6B8_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 7, 7;
    %jmp/0xz  T_6.27, 4;
    %movi 8, 6, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.28;
T_6.27 ;
    %load/v 8, v011BD6B8_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %jmp/0xz  T_6.29, 4;
    %movi 8, 2, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.30;
T_6.29 ;
    %load/v 8, v011BD6B8_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 9, 7;
    %jmp/0xz  T_6.31, 4;
    %movi 8, 3, 4;
    %set/v v011BCA00_0, 8, 4;
    %jmp T_6.32;
T_6.31 ;
    %load/v 8, v011BD6B8_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 10, 7;
    %jmp/0xz  T_6.33, 4;
    %movi 8, 4, 4;
    %set/v v011BCA00_0, 8, 4;
T_6.33 ;
T_6.32 ;
T_6.30 ;
T_6.28 ;
T_6.26 ;
T_6.24 ;
T_6.22 ;
T_6.20 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0117C240;
T_7 ;
    %wait E_0117AAD0;
    %load/v 8, v011BDBC0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011BD7C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BE090_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BD818_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BD5B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BD870_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v011BD4A8_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v011BCB60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011BD7C0_0, 0, 8;
    %load/v 8, v011BD6B8_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011BD5B0_0, 0, 8;
    %load/v 8, v011BD500_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011BD818_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011BD870_0, 0, 1;
    %load/v 8, v011BCB60_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %jmp/0  T_7.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_7.6, 8;
T_7.4 ; End of true expr.
    %jmp/0  T_7.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_7.6;
T_7.5 ;
    %mov 9, 0, 1; Return false value
T_7.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011BE090_0, 0, 9;
    %load/v 8, v011BCD70_0, 1;
    %jmp/0xz  T_7.7, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011BD870_0, 0, 0;
T_7.7 ;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011BD7C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BE090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BD870_0, 0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0117CAC0;
T_8 ;
    %wait E_0117AAD0;
    %load/v 8, v011BC7B8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v011BC600_0, 0, 32;
T_8.2 ;
    %load/v 8, v011BC600_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %ix/getv/s 3, v011BC600_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011755B8, 0, 0;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011BC600_0, 32;
    %set/v v011BC600_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011BC6B0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v011BC658_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v011BC8C0_0, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v011BC868_0, 32;
    %ix/getv 3, v01175560_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011755B8, 0, 8;
t_3 ;
T_8.6 ;
    %load/v 8, v011BC5A8_0, 1;
    %jmp/0xz  T_8.8, 8;
    %ix/getv 3, v01175560_0;
    %load/av 8, v011755B8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011BC6B0_0, 0, 8;
T_8.8 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0117C790;
T_9 ;
    %wait E_0117AAD0;
    %load/v 8, v011C0A78_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011C1F88_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C2038_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2400_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v011C1F30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C1F88_0, 0, 8;
    %load/v 8, v011C1F30_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v011C24B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C2038_0, 0, 8;
    %load/v 8, v011C2090_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2400_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011C2038_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2400_0, 0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0117C790;
T_10 ;
    %wait E_0117AAD0;
    %load/v 8, v011C0A78_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v011C09C8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0868_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0CE0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0B80_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011C0970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0918_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v011C1F88_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v011C28D0_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011C09C8_0, 0, 8;
    %load/v 8, v011C2B38_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0868_0, 0, 8;
    %load/v 8, v011C0BD8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0CE0_0, 0, 8;
    %load/v 8, v011C0C30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0B80_0, 0, 8;
    %load/v 8, v011C2C40_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011C0970_0, 0, 8;
    %load/v 8, v011C08C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0918_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %ix/load 0, 6, 0;
    %assign/v0 v011C09C8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0868_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0CE0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C0B80_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011C0970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0918_0, 0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0117C790;
T_11 ;
    %wait E_0117AAD0;
    %load/v 8, v011C0A78_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011C29D8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C2CF0_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C2A88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2AE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2A30_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v011C1F88_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v011C2B90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C29D8_0, 0, 8;
    %load/v 8, v011C2878_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011C2CF0_0, 0, 8;
    %load/v 8, v011C2C98_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011C2A88_0, 0, 8;
    %load/v 8, v011C2928_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2AE0_0, 0, 8;
    %load/v 8, v011C2BE8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2A30_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011C29D8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C2CF0_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C2A88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2AE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2A30_0, 0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0117C790;
T_12 ;
    %wait E_0117AAD0;
    %load/v 8, v011C0A78_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011C2980_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v011C1F88_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v011C25B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C2980_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0117C4E8;
T_13 ;
    %wait E_0117AA90;
    %set/v v01175878_0, 0, 1;
    %set/v v01175508_0, 0, 1;
    %set/v v01175770_0, 0, 1;
    %set/v v011757C8_0, 0, 1;
    %set/v v01175718_0, 0, 1;
    %set/v v01175610_0, 0, 1;
    %set/v v011758D0_0, 0, 1;
    %load/v 8, v01175928_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_13.1, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_13.3, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_13.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_13.5, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_13.6, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_13.7, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_13.8, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_13.9, 6;
    %set/v v01175878_0, 0, 1;
    %set/v v01175508_0, 0, 1;
    %set/v v01175770_0, 0, 1;
    %set/v v011757C8_0, 0, 1;
    %set/v v01175718_0, 0, 1;
    %set/v v01175610_0, 0, 1;
    %set/v v011758D0_0, 0, 1;
    %jmp T_13.11;
T_13.0 ;
    %set/v v01175878_0, 1, 1;
    %set/v v01175610_0, 0, 1;
    %set/v v011758D0_0, 1, 1;
    %jmp T_13.11;
T_13.1 ;
    %set/v v01175878_0, 0, 1;
    %set/v v01175610_0, 1, 1;
    %set/v v011758D0_0, 1, 1;
    %jmp T_13.11;
T_13.2 ;
    %set/v v01175878_0, 0, 1;
    %set/v v01175610_0, 1, 1;
    %set/v v011758D0_0, 1, 1;
    %jmp T_13.11;
T_13.3 ;
    %set/v v01175878_0, 0, 1;
    %set/v v01175610_0, 1, 1;
    %set/v v011758D0_0, 1, 1;
    %jmp T_13.11;
T_13.4 ;
    %set/v v01175878_0, 0, 1;
    %set/v v01175610_0, 1, 1;
    %set/v v011758D0_0, 1, 1;
    %jmp T_13.11;
T_13.5 ;
    %set/v v01175878_0, 0, 1;
    %set/v v01175610_0, 1, 1;
    %set/v v011758D0_0, 1, 1;
    %jmp T_13.11;
T_13.6 ;
    %set/v v01175878_0, 0, 1;
    %set/v v01175610_0, 1, 1;
    %set/v v011758D0_0, 1, 1;
    %jmp T_13.11;
T_13.7 ;
    %set/v v01175878_0, 0, 1;
    %set/v v01175610_0, 1, 1;
    %set/v v011758D0_0, 1, 1;
    %jmp T_13.11;
T_13.8 ;
    %set/v v01175878_0, 0, 1;
    %set/v v01175610_0, 1, 1;
    %set/v v01175770_0, 1, 1;
    %set/v v011757C8_0, 1, 1;
    %set/v v011758D0_0, 1, 1;
    %jmp T_13.11;
T_13.9 ;
    %set/v v01175610_0, 1, 1;
    %set/v v01175718_0, 1, 1;
    %jmp T_13.11;
T_13.11 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0117BD78;
T_14 ;
    %set/v v011C1ED8_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0117BD78;
T_15 ;
    %delay 5, 0;
    %load/v 8, v011C1ED8_0, 1;
    %inv 8, 1;
    %set/v v011C1ED8_0, 8, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0117BD78;
T_16 ;
    %vpi_call 2 40 "$dumpfile", "./waveform/processor.vcd";
    %vpi_call 2 41 "$dumpvars", 1'sb0, S_0117BD78;
    %end;
    .thread T_16;
    .scope S_0117BD78;
T_17 ;
    %movi 8, 2, 32;
    %set/v v011C22F8_0, 8, 32;
    %fork TD_tb.reset, S_0117C460;
    %join;
    %wait E_0117ABF0;
    %set/v v011C2350_0, 1, 1;
    %movi 8, 13, 5;
T_17.0 %cmp/s 0, 8, 5;
    %jmp/0xz T_17.1, 5;
    %add 8, 1, 5;
    %wait E_0117ABF0;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_17;
    .scope S_0117BD78;
T_18 ;
    %vpi_call 2 61 "$monitor", $time, " ", "p_o_pc = %d, p_wb_data = %d", v011C2610_0, v011C2668_0;
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\test\tb_processor.v";
    "././source/processor.v";
    "././source/datapath.v";
    "././source/instruction_fetch.v";
    "././source/transmit.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register.v";
    "././source/execute_stage.v";
    "././source/alu.v";
    "././source/memory.v";
    "././source/controller.v";
