# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
set_param xicom.use_bs_reader 1
set_param chipscope.maxJobs 1
set_msg_config  -id {Project 1-467}  -string {{CRITICAL WARNING: [Project 1-467] UCF constraints are not supported in Vivado (gcu_v2_fw_v0.ucf). Please convert these constraints to XDC and add then add the converted XDC constraints file to the project.}}  -suppress 
create_project -in_memory -part xc7a35tcsg324-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.cache/wt [current_project]
set_property parent.project_path /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property ip_output_repo /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_final_project_bak2/final_project.cache [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_vhdl -library xil_defaultlib {
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/spi_master/spi_master_flash.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/spi_master/spi_master.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_final_project_bak2/final_project.srcs/sources_1/other/square_wave.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_final_project_bak2/final_project.srcs/sources_1/other/fir.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/other/ffd.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/system_clocks.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_build_ping.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_dualportram_rx.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/ipbus_addr_decode.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_status_buffer.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_dualportram.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_mii_if.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/ipbus_package.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_build_resend.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/ipbus_trans_decl.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/ipbus_ctrl.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_final_project_bak2/final_project.srcs/sources_1/imports/top_level.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_rarp_block.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_buffer_selector.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/ipbus_dpram.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_dualportram_tx.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/ipbus_fabric.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_packet_parser.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_if_flat.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_build_status.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_rxram_mux.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_build_arp.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_rxtransactor_if_simple.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/trans_arb.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_do_rx_reset.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/transactor_sm.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_rxram_shim.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/transactor_cfg.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/stretcher.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_tx_mux.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_txtransactor_if_simple.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_clock_crossing_if.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/transactor.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_ipaddr_block.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/transactor_if.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_byte_sum.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/clock_div.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/udp_build_payload.vhd
  /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/imports/new/mux21.vhd
}
read_ip -quiet /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/ip/tri_mode_eth_mac_v5_5/tri_mode_eth_mac_v5_5.xco

read_ip -quiet /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/ip/vio_0/vio_0.xci
set_property used_in_implementation false [get_files -all /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/ip/vio_0/vio_0.xdc]
set_property used_in_implementation false [get_files -all /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/sources_1/ip/vio_0/vio_0_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/constrs_1/new/mapping.xdc
set_property used_in_implementation false [get_files /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/constrs_1/new/mapping.xdc]

read_xdc /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/constrs_1/new/timing.xdc
set_property used_in_implementation false [get_files /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/10_FinalProject/firmware/final_project.srcs/constrs_1/new/timing.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top top_level -part xc7a35tcsg324-1 -flatten_hierarchy none


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef top_level.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
