# SV-ALU-DV-Environment
SystemVerilog-based design verification environment for an 8-bit ALU with transaction-level stimulus, scoreboard checking, and asynchronous reset support.
