Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id C857E68DA30
	for <lists+amd-gfx@lfdr.de>; Tue,  7 Feb 2023 15:11:17 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 5760910E1E6;
	Tue,  7 Feb 2023 14:11:16 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-wr1-x42f.google.com (mail-wr1-x42f.google.com
 [IPv6:2a00:1450:4864:20::42f])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 49F7B10E1E6
 for <amd-gfx@lists.freedesktop.org>; Tue,  7 Feb 2023 14:11:13 +0000 (UTC)
Received: by mail-wr1-x42f.google.com with SMTP id o18so13688298wrj.3
 for <amd-gfx@lists.freedesktop.org>; Tue, 07 Feb 2023 06:11:13 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=content-transfer-encoding:in-reply-to:from:references:cc:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=ujQjWJP8RU8kXJ3pU+McevnOnceGHRRZVE/i95xQ1qQ=;
 b=jAo4J1ZjAZHKU36xxkWTarUw66G4NrB+LTH3TF2Ez+hG8mona5E+9VlMeveB9llZJO
 RKDUIA9tAK6ry3MEGoXNBQUsbUfz+++o6BBvAKkUXp06paA6Gu3dgOaGch3PNNwJOhuw
 CZKRgzLNsLCEKQVGKwSVQPg9fKa7uSoIGuzPfVaYhNsgMtfF6xsaXh2lQn0pDplKmSBk
 kh181MKduDoo9w4CTABH/lcKEMiO8MeQh3G+OTeC0+/ZkxfqXIL+8zSgGrrNPYnMtZns
 AoLxJAMfv+t3rX5yq/u0+oTrJpAuNRl5lEKzWLG7HCT5mEiZCDcs7SEwVbf8PBF96vj2
 QQrw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=content-transfer-encoding:in-reply-to:from:references:cc:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=ujQjWJP8RU8kXJ3pU+McevnOnceGHRRZVE/i95xQ1qQ=;
 b=Z5fLCrxAH8YFAic3rzACqwMJTE36ycWxcwitg3CTL5EEwA+muTU/vyEcKzXJm5PCtn
 MkXTFrzrT58p8lmyduLwy4l74uJne6w6el9aFpc34wxwDzIVT6nkeqkkUvJqSoM1asrC
 PeZpqF14tPYbTI6FS7SxkAtWVzwgAZLQkZQJPY7BIks/RQpgEUsFBO+TAtEsXotAfBZ9
 iBaSUsg3oE4Rh6MqhxTOnBNjqHHpJZusDOOItiV0LUA/ntmX0lc0AtmwrBjHpcYGB/hT
 kGpccDHK3LcysrB/DXTa5W1/a+TKk4pEiQoj5B/ln/1eHIkZJiHwBQirBLQVVOdYBeSF
 UcSg==
X-Gm-Message-State: AO0yUKXr7+ebSB+dPF6RgjpuztfqBtyfE0FckJBzS4d6TprlWl+6UCXd
 V9SEikWptB8/VNcKsbI3cuA=
X-Google-Smtp-Source: AK7set80BC3SHFc2q5d5S/lQ/K7U/0iHq4IigPbf2u2L7CUqtXtbZAoSVzh+argSfsRxX7K32SYfRw==
X-Received: by 2002:adf:e946:0:b0:2c3:e54b:e3a7 with SMTP id
 m6-20020adfe946000000b002c3e54be3a7mr3261475wrn.65.1675779071818; 
 Tue, 07 Feb 2023 06:11:11 -0800 (PST)
Received: from [192.168.178.21] (p5b0ea2e7.dip0.t-ipconnect.de.
 [91.14.162.231]) by smtp.gmail.com with ESMTPSA id
 r6-20020a5d4986000000b002bfc24e1c55sm11204864wrq.78.2023.02.07.06.11.10
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Tue, 07 Feb 2023 06:11:11 -0800 (PST)
Message-ID: <7cde3170-49c3-9b15-4289-df754ca4804e@gmail.com>
Date: Tue, 7 Feb 2023 15:11:10 +0100
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.7.1
Subject: Re: [PATCH 1/8] drm/amdgpu: UAPI for user queue management
Content-Language: en-US
To: Alex Deucher <alexdeucher@gmail.com>,
 Shashank Sharma <shashank.sharma@amd.com>
References: <20230203215409.2021-1-shashank.sharma@amd.com>
 <20230203215409.2021-2-shashank.sharma@amd.com>
 <CADnq5_MSMivTzo0k+wJj+bGpsQZ3HEDVt5XqzjGdBiv08fFWCQ@mail.gmail.com>
 <95ac9ea3-47c8-744c-7fd7-ddc54b19926f@amd.com>
 <CADnq5_M9q0R=d=KU8P4oVOCY0Gw97Uhzy6Mrg0GgxeROGn6xrQ@mail.gmail.com>
 <afce1a57-8007-5d1b-0715-9756d7d07153@amd.com>
 <CADnq5_P8UJYvnH_kWcPY2hfnhU3Ppo-3RoQAU5Ohf1T841kvzQ@mail.gmail.com>
 <bb992153-fa99-7b50-a188-e49a8d673439@gmail.com>
 <e5762028-238e-f317-8ba7-9c284d7a80af@amd.com>
 <CADnq5_ORm-=seDMuV8Z=c7K+zPypbvu=huzPmHSe1A44m_cTyQ@mail.gmail.com>
From: =?UTF-8?Q?Christian_K=c3=b6nig?= <ckoenig.leichtzumerken@gmail.com>
In-Reply-To: <CADnq5_ORm-=seDMuV8Z=c7K+zPypbvu=huzPmHSe1A44m_cTyQ@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: alexander.deucher@amd.com,
 =?UTF-8?Q?Christian_K=c3=b6nig?= <christian.koenig@amd.com>,
 amd-gfx@lists.freedesktop.org
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

Am 07.02.23 um 15:07 schrieb Alex Deucher:
> On Tue, Feb 7, 2023 at 2:38 AM Shashank Sharma <shashank.sharma@amd.com> wrote:
>>
>> On 07/02/2023 08:03, Christian König wrote:
>>> Am 06.02.23 um 22:03 schrieb Alex Deucher:
>>>> On Mon, Feb 6, 2023 at 12:01 PM Christian König
>>>> <christian.koenig@amd.com> wrote:
>>>>> Am 06.02.23 um 17:56 schrieb Alex Deucher:
>>>>>> On Fri, Feb 3, 2023 at 5:26 PM Shashank Sharma
>>>>>> <shashank.sharma@amd.com> wrote:
>>>>>>> Hey Alex,
>>>>>>>
>>>>>>> On 03/02/2023 23:07, Alex Deucher wrote:
>>>>>>>> On Fri, Feb 3, 2023 at 4:54 PM Shashank Sharma
>>>>>>>> <shashank.sharma@amd.com> wrote:
>>>>>>>>> From: Alex Deucher <alexander.deucher@amd.com>
>>>>>>>>>
>>>>>>>>> This patch intorduces new UAPI/IOCTL for usermode graphics
>>>>>>>>> queue. The userspace app will fill this structure and request
>>>>>>>>> the graphics driver to add a graphics work queue for it. The
>>>>>>>>> output of this UAPI is a queue id.
>>>>>>>>>
>>>>>>>>> This UAPI maps the queue into GPU, so the graphics app can start
>>>>>>>>> submitting work to the queue as soon as the call returns.
>>>>>>>>>
>>>>>>>>> Cc: Alex Deucher <alexander.deucher@amd.com>
>>>>>>>>> Cc: Christian Koenig <christian.koenig@amd.com>
>>>>>>>>> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
>>>>>>>>> Signed-off-by: Shashank Sharma <shashank.sharma@amd.com>
>>>>>>>>> ---
>>>>>>>>>      include/uapi/drm/amdgpu_drm.h | 53
>>>>>>>>> +++++++++++++++++++++++++++++++++++
>>>>>>>>>      1 file changed, 53 insertions(+)
>>>>>>>>>
>>>>>>>>> diff --git a/include/uapi/drm/amdgpu_drm.h
>>>>>>>>> b/include/uapi/drm/amdgpu_drm.h
>>>>>>>>> index 4038abe8505a..6c5235d107b3 100644
>>>>>>>>> --- a/include/uapi/drm/amdgpu_drm.h
>>>>>>>>> +++ b/include/uapi/drm/amdgpu_drm.h
>>>>>>>>> @@ -54,6 +54,7 @@ extern "C" {
>>>>>>>>>      #define DRM_AMDGPU_VM                  0x13
>>>>>>>>>      #define DRM_AMDGPU_FENCE_TO_HANDLE     0x14
>>>>>>>>>      #define DRM_AMDGPU_SCHED               0x15
>>>>>>>>> +#define DRM_AMDGPU_USERQ               0x16
>>>>>>>>>
>>>>>>>>>      #define DRM_IOCTL_AMDGPU_GEM_CREATE
>>>>>>>>> DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_CREATE, union
>>>>>>>>> drm_amdgpu_gem_create)
>>>>>>>>>      #define DRM_IOCTL_AMDGPU_GEM_MMAP DRM_IOWR(DRM_COMMAND_BASE
>>>>>>>>> + DRM_AMDGPU_GEM_MMAP, union drm_amdgpu_gem_mmap)
>>>>>>>>> @@ -71,6 +72,7 @@ extern "C" {
>>>>>>>>>      #define DRM_IOCTL_AMDGPU_VM DRM_IOWR(DRM_COMMAND_BASE +
>>>>>>>>> DRM_AMDGPU_VM, union drm_amdgpu_vm)
>>>>>>>>>      #define DRM_IOCTL_AMDGPU_FENCE_TO_HANDLE
>>>>>>>>> DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_FENCE_TO_HANDLE, union
>>>>>>>>> drm_amdgpu_fence_to_handle)
>>>>>>>>>      #define DRM_IOCTL_AMDGPU_SCHED DRM_IOW(DRM_COMMAND_BASE +
>>>>>>>>> DRM_AMDGPU_SCHED, union drm_amdgpu_sched)
>>>>>>>>> +#define DRM_IOCTL_AMDGPU_USERQ DRM_IOW(DRM_COMMAND_BASE +
>>>>>>>>> DRM_AMDGPU_USERQ, union drm_amdgpu_userq)
>>>>>>>>>
>>>>>>>>>      /**
>>>>>>>>>       * DOC: memory domains
>>>>>>>>> @@ -302,6 +304,57 @@ union drm_amdgpu_ctx {
>>>>>>>>>             union drm_amdgpu_ctx_out out;
>>>>>>>>>      };
>>>>>>>>>
>>>>>>>>> +/* user queue IOCTL */
>>>>>>>>> +#define AMDGPU_USERQ_OP_CREATE 1
>>>>>>>>> +#define AMDGPU_USERQ_OP_FREE   2
>>>>>>>>> +
>>>>>>>>> +#define AMDGPU_USERQ_MQD_FLAGS_SECURE  (1 << 0)
>>>>>>>>> +#define AMDGPU_USERQ_MQD_FLAGS_AQL     (1 << 1)
>>>>>>>>> +
>>>>>>>>> +struct drm_amdgpu_userq_mqd {
>>>>>>>>> +       /** Flags: AMDGPU_USERQ_MQD_FLAGS_* */
>>>>>>>>> +       __u32   flags;
>>>>>>>>> +       /** IP type: AMDGPU_HW_IP_* */
>>>>>>>>> +       __u32   ip_type;
>>>>>>>>> +       /** GEM object handle */
>>>>>>>>> +       __u32   doorbell_handle;
>>>>>>>>> +       /** Doorbell offset in dwords */
>>>>>>>>> +       __u32   doorbell_offset;
>>>>>>>> Since doorbells are 64 bit, maybe this offset should be in qwords.
>>>>>>> Can you please help to cross check this information ? All the
>>>>>>> existing
>>>>>>> kernel doorbell calculations are keeping doorbells size as
>>>>>>> sizeof(u32)
>>>>>> Doorbells on pre-vega hardware are 32 bits so that is where that comes
>>>>>> from, but from vega onward most doorbells are 64 bit.  I think some
>>>>>> versions of VCN may still use 32 bit doorbells.  Internally in the
>>>>>> kernel driver we just use two slots for newer hardware, but for the
>>>>>> UAPI, I think we can just stick with 64 bit slots to avoid confusion.
>>>>>> Even if an engine only uses a 32 bit one, I don't know that there is
>>>>>> much value to trying to support variable doorbell sizes.
>>>>> I think we can stick with using __u32 because this is *not* the size of
>>>>> the doorbell entries.
>>>>>
>>>>> Instead this is the offset into the BO where to find the doorbell for
>>>>> this queue (which then in turn is 64bits wide).
>>>>>
>>>>> Since we will probably never have more than 4GiB doorbells we should be
>>>>> pretty save to use 32bits here.
>>>> Yes, the offset would still be 32 bits, but the units would be
>>>> qwords.  E.g.,
>>>>
>>>> +       /** Doorbell offset in qwords */
>>>> +       __u32   doorbell_offset;
>>>>
>>>> That way you couldn't accidently specify an overlapping doorbell.
>>> Ah, so you only wanted to fix the comment. That was absolutely not
>>> clear from the discussion.
>> If I understand this correctly, the offset of the doorbell in the BO is
>> still is 32-bit, but its width (size in bytes) is 64 bits. Am I getting
>> that right ?
> Right.  Each doorbell is 64 bits (8 bytes) so this value would
> basically be an index into the doorbell bo.  Having it be a 64 bit
> index rather than a 32 bit index would avoid the possibility of users
> specifying overlapping doorbells.  E.g.,
> offset in bytes
> 0 - doorbell
> 4 - doorbell
> Would be incorrect, while
> offset in bytes
> 0 - doorbell
> 8 - doorbell
> Would be correct.
>
> I.e., u64 doorbell_page[512] vs u32 doorbell_page[1024]

Well I usually prefer just straight byte offsets, but I think the main 
question is what does the underlying hw/fw use?

If that's a dword index we should probably stick with that in the UAPI 
as well. If it's in qword then stick to that, if it's in bytes than use 
that.

Otherwise we will just confuse people when we convert between the 
different API levels.

Christian.

>
> Alex
>
>> - Shashank
>>
>>> Christian.
>>>
>>>> Alex
>>>>
>>>>> Christian.
>>>>>
>>>>>> Alex
>>>>>>
>>>>>>>>> +       /** GPU virtual address of the queue */
>>>>>>>>> +       __u64   queue_va;
>>>>>>>>> +       /** Size of the queue in bytes */
>>>>>>>>> +       __u64   queue_size;
>>>>>>>>> +       /** GPU virtual address of the rptr */
>>>>>>>>> +       __u64   rptr_va;
>>>>>>>>> +       /** GPU virtual address of the wptr */
>>>>>>>>> +       __u64   wptr_va;
>>>>>>>>> +};
>>>>>>>>> +
>>>>>>>>> +struct drm_amdgpu_userq_in {
>>>>>>>>> +       /** AMDGPU_USERQ_OP_* */
>>>>>>>>> +       __u32   op;
>>>>>>>>> +       /** Flags */
>>>>>>>>> +       __u32   flags;
>>>>>>>>> +       /** Queue handle to associate the queue free call with,
>>>>>>>>> +        * unused for queue create calls */
>>>>>>>>> +       __u32   queue_id;
>>>>>>>>> +       __u32   pad;
>>>>>>>>> +       /** Queue descriptor */
>>>>>>>>> +       struct drm_amdgpu_userq_mqd mqd;
>>>>>>>>> +};
>>>>>>>>> +
>>>>>>>>> +struct drm_amdgpu_userq_out {
>>>>>>>>> +       /** Queue handle */
>>>>>>>>> +       __u32   q_id;
>>>>>>>> Maybe this should be queue_id to match the input.
>>>>>>> Agree.
>>>>>>>
>>>>>>> - Shashank
>>>>>>>
>>>>>>>> Alex
>>>>>>>>
>>>>>>>>> +       /** Flags */
>>>>>>>>> +       __u32   flags;
>>>>>>>>> +};
>>>>>>>>> +
>>>>>>>>> +union drm_amdgpu_userq {
>>>>>>>>> +       struct drm_amdgpu_userq_in in;
>>>>>>>>> +       struct drm_amdgpu_userq_out out;
>>>>>>>>> +};
>>>>>>>>> +
>>>>>>>>>      /* vm ioctl */
>>>>>>>>>      #define AMDGPU_VM_OP_RESERVE_VMID      1
>>>>>>>>>      #define AMDGPU_VM_OP_UNRESERVE_VMID    2
>>>>>>>>> --
>>>>>>>>> 2.34.1
>>>>>>>>>

