{"gems":{"name":"rhdl","downloads":56,"version":"0.1.1","version_created_at":"2025-02-14T18:15:31.936Z","version_downloads":21,"platform":"ruby","authors":"David Siaw","info":"DSL for FPGA and ASIC development","licenses":["GPLv3"],"metadata":{"homepage_uri":"https://github.com/davidsiaw/rhdl","changelog_uri":"https://github.com/davidsiaw/rhdl","source_code_uri":"https://github.com/davidsiaw/rhdl","allowed_push_host":"https://rubygems.org"},"yanked":false,"sha":"c19e421c1df3b877aa472489f38ee4acc201d37dcd209845d00512ff13bd2874","spec_sha":"04125f3c1addd2789ec8227ca9d70e57ca28189a6391f4d7382ecb2a4096ca82","project_uri":"https://rubygems.org/gems/rhdl","gem_uri":"https://rubygems.org/gems/rhdl-0.1.1.gem","homepage_uri":"https://github.com/davidsiaw/rhdl","wiki_uri":null,"documentation_uri":null,"mailing_list_uri":null,"source_code_uri":"https://github.com/davidsiaw/rhdl","bug_tracker_uri":null,"changelog_uri":"https://github.com/davidsiaw/rhdl","funding_uri":null,"dependencies":{"development":[{"name":"rake","requirements":"~> 12.0"},{"name":"rspec","requirements":"~> 3.0"},{"name":"rubocop","requirements":">= 0"}],"runtime":[]}},"vcs_name":"GitHub","ci":null,"vcs_uri":"https://github.com/davidsiaw/rhdl"}