{
  "cycles": 304,
  "memories": {
    "b": [
      "0.75"
    ],
    "ret": [
      "0.7915802001953125"
    ],
    "x": [
      "0.8125"
    ]
  }
}
---STDERR---
[fud] WARNING: Unknown option `verilog.top_module' for stage `verilog'
[fud] WARNING: Unknown option `verilog.priority' for stage `verilog'
