+incdir+${DESIGN}/${DIGITAL}/edf_registers/
+incdir+${DESIGN}/${DIGITAL}/rtl
+incdir+${DESIGN}/${DIGITAL}/config
+incdir+${DESIGN}/${DIGITAL}/edf_registers
+incdir+${DESIGN}/${DIGITAL}/COMMON_LIB/rtl
+incdir+${DESIGN}/${DIGITAL}/tb
+incdir+${DESIGN}/${DIGITAL}/TIMEBASE/tb
+incdir+${SVUNIT_HOME}/svunit_base

// packages
${DESIGN}/${DIGITAL}/tb/common_test_pkg.sv
${DESIGN}/${DIGITAL}/tb_eugene/registers/addresses_pkg.sv
${SVUNIT_HOME}/svunit_base/svunit_pkg.sv

// interfaces

// HDL files
${DESIGN}/${DIGITAL}/TEST/rtl/clock_switch_if.sv
${DESIGN}/${DIGITAL}/edf_registers/time_base_registers.sv
${DESIGN}/${DIGITAL}/edf_registers/TEST_OSC.sv
${DESIGN}/${DIGITAL}/tb/clk_rst_define.sv

${DESIGN}/${DIGITAL}/COMMON_LIB/rtl/clock_switch.sv
${DESIGN}/${DIGITAL}/TIMEBASE/models/osc_trim.sv
${DESIGN}/${DIGITAL}/TIMEBASE/models/pll_top.sv
${DESIGN}/${DIGITAL}/TIMEBASE/tb/timebase_test.sv
${DESIGN}/${DIGITAL}/TIMEBASE/tb/testrunner.sv
${DESIGN}/${DIGITAL}/TIMEBASE/tb/testsuite.sv
