<root><simulation><result_generated_time />2023-05-12 16:55:14<layer><layer_spec />{'B': 1, 'K': 1280, 'C': 320, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />20070400<total_data_size_element />{'W': 409600, 'I': 15680, 'O': 62720}<total_data_reuse />{'W': 49, 'I': 1280.0, 'O': 320}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />8/30</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [800, 1, 1], 'I': [80, 1, 1], 'O': [10, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 5), ('K', 5)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 5)], [('K', 2)]], [[('C', 5)], [('C', 16)]], [], []]<O />[[[('C', 5)], [('C', 16)]], [[('K', 5)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7), ('K', 2)], [('K', 64), ('C', 2), ('C', 2)], []]<I />[[('OX', 7), ('OY', 7), ('K', 2), ('K', 64)], [('C', 2), ('C', 2)], []]<O />[[], [('OX', 7), ('OY', 7), ('K', 2), ('K', 64), ('C', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [10.0, 128.0, 1.0, 1.0], 'O': [80.0, 1, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 3276800, 3276800], 'I': [392, 125440, 125440], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<actual_mem_utilization_individual />{'W': [0.03, 0.1, 0.0], 'I': [0.77, 0.0, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.12, 0.0], 'I': [0.77, 0.12, 0.0], 'O': [0.02, 0.12, 0.0]}<effective_mem_size_bit />{'W': [8, 51200, 3276800], 'I': [392, 62720, 125440], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<total_unit_count />{'W': [800, 800, 1, 1], 'I': [800, 80, 1, 1], 'O': [800, 10, 1, 1]}<unique_unit_count />{'W': [800, 800, 1, 1], 'I': [80, 80, 1, 1], 'O': [10, 10, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [10.0, 1.0, 1.0, 1.0], 'O': [80.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[409600, 409600], [409600, 409600], [409600, 0]]<I />[[2007040, 15680], [15680, 15680], [15680, 0]]<O />[[(188160, 250880), (250880, 188160)], [(188160, 250880), (62720, 0)], [(0, 62720), (0, 0)]]<O_partial />[[(188160, 250880), (250880, 188160)], [(188160, 250880), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (62720, 0)], [(0, 62720), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[51200, 51200], [6400, 6400], [1600, 0]]<I />[[250880, 1960], [245, 245], [61, 0]]<O />[[(23520, 31360), (31360, 23520)], [(2940, 3920), (980, 0)], [(0, 245), (0, 0)]]<O_partial />[([23520, 31360], [31360, 23520]), ([2940, 3920], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [980, 0]), ([0, 245], [0, 0])]</mem_access_count_word><mac_count><active />20070400<idle />5619712</mac_count></basic_info><energy><total_energy />44159672.0<mem_energy_breakdown><W />[35.9, 1268.4, 2131.0]<I />[85.0, 48.6, 81.6]<O />[38.4, 776.9, 326.3]</mem_energy_breakdown><MAC_energy><active_MAC />43873894.4<idle_MAC />280985.6<total />44154880.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6165<utilization_without_data_loading />0.7801<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.7891<mac_utilize_temporal_without_data_loading />0.9986</mac_array_utilization><latency><latency_cycle_with_data_loading />31794<latency_cycle_without_data_loading />25124<ideal_computing_cycle />25088<data_loading><load_cycle_total />6670<load_cycle_individual />{'W': [25, 6400, 0], 'I': [62, 245, 0]}<load_cycle_combined />{'W': 6400, 'I': 245}</data_loading><mem_stalling><mem_stall_cycle_total />36<mem_stall_cycle_individual />{'W': [[-25087], [-24990, -18615], [-25088, -25088]], 'I': [[-25087], [-129, 36], [-25088, -25088]], 'O': [[-25088], [-25088, -25088], [-24108, -24843]]}<mem_stall_cycle_shared />{'W': [[-25087], [-24990, 36], [0, 0]], 'I': [[-25087], [-129, 36], [0, 0]], 'O': [[-25088], [-25088, -25088], [-24108, -24843]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 3276800, 3276800], 'I': [392, 125440, 125440], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<data_size_each_level_total />{'W': [12800, 3276800, 3276800], 'I': [31360, 125440, 125440], 'O': [80, 501760, 501760]}<loop_cycles_each_level />{'W': [98, 25088, 25088], 'I': [6272, 25088, 25088], 'O': [1, 25088, 25088]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [128, 1, 1], 'O': [1, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [130.6, 130.6], [130.6, 130.6]], 'I': [[8.0, 0.1], [5.0, 5.0], [5.0, 5.0]], 'O': [[8.0, 8.0], [80.0, 20.0], [20.0, 20.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [130.6, 130.6], [130.6, 130.6]], 'I': [[8.0, 8.0], [640.0, 5.0], [5.0, 5.0]], 'O': [[8.0, 8.0], [80.0, 80.0], [80.0, 20.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [130.6, 130.6], [130.6, 0]], 'I': [[8.0, 8.0], [640.0, 5.0], [5.0, 0]], 'O': [[8.0, 8.0], [80.0, 20.0], [20.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [870.6, 215.6], [135.6, 20.0]], 'I': [[8.0, 8.0], [870.6, 215.6], [135.6, 20.0]], 'O': [[8.0, 8.0], [870.6, 215.6], [135.6, 20.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 25088], [98, 98, 256], [25088, 25088, 1]], 'I': [[1, 1, 25088], [49, 6272, 4], [25088, 25088, 1]], 'O': [[1, 1, 25088], [1, 1, 25088], [25088, 25088, 1]]}<trans_time_real />{'W': [[0, 1, 25088], [[0, 98, 256], [25, 98, 256]], [[6400, 25088, 1], [1600, 25088, 1]]], 'I': [[0, 1, 25088], [[6, 6272, 4], [61, 6272, 4]], [[245, 25088, 1], [61, 25088, 1]]], 'O': [[0, 1, 25088], [[0, 1, 25088], [0, 1, 25088]], [[980, 25088, 1], [245, 25088, 1]]]}<single_stall_cycle />{'W': [[-1], [-98, -73], [-18688, -23488]], 'I': [[-1], [-43, 12], [-24843, -25027]], 'O': [[-1], [-1, -1], [-24108, -24843]]}<single_stall_count />{'W': [25087, 255, 0], 'I': [25087, 3, 0], 'O': [25088, 25088, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [6375, 0], 'I': [147, 0], 'O': [0, 980]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [980, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-18566, -25088], [-25088, -24108]], 1: [[-25088, -25088], [-24108, -25088]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>