;redcode
;assert 1
	SPL 0, <753
	CMP -209, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD <300, 90
	SLT 210, 64
	SLT 210, 64
	SUB -277, <-126
	ADD #290, <1
	ADD #290, <1
	SLT 20, 12
	SLT @300, 0
	DJN -1, @-20
	CMP 0, -0
	DJN -1, @-20
	SUB @127, 106
	JMP @300, 90
	JMN -277, @-126
	JMN <-129, 100
	SUB -0, 7
	CMP @0, @1
	ADD #290, <1
	SUB #0, -75
	SUB -277, <-26
	DJN -1, @-20
	CMP #290, <1
	CMP 0, -0
	SUB -279, <-120
	ADD <303, 94
	JMP @300, 90
	CMP 0, -0
	JMN 0, <753
	ADD #-30, 9
	SPL 0, #1
	ADD #-30, 9
	CMP -209, <-120
	SUB @0, @1
	SPL 0, <753
	SLT 210, 60
	DAT #0, <753
	SLT 20, 12
	SPL 0, <753
	SPL 0, <753
	SUB @0, @1
	CMP -209, <-120
	MOV -307, <-20
	SUB @-129, 100
	MOV -7, <-20
	MOV -307, <-20
	SUB @-129, 100
	SUB -209, <-120
	SUB -277, <-126
