# vsim -do {add wave -r /sim_risc16/risc16_inst/* /sim_risc16/mem; run -all} -l sim_risc16.log -c -wlf sim_risc16.wlf sim_risc16 
# Loading sv_std.std
# Loading work.sim_risc16
# Loading work.risc16_sv_unit
# Loading work.risc16
# Loading work.alu16
# Loading work.reg_file
# add wave -r /sim_risc16/risc16_inst/* /sim_risc16/mem 
#  run -all 
# ==== clock: 0 state: IF ====
#  pc:0000 ir:0000000000000000 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0000 sbus2:0002 dbus:0002 addr:0000 din:0b20 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 1 state: RF ====
#  pc:0002 ir:0000101100100000 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 2 state: EX ====
#  pc:0002 ir:0000101100100000 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0020 dbus:0020 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 3 state: IF ====
#  pc:0002 ir:0000101100100000 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0002 sbus2:0002 dbus:0004 addr:0002 din:0071 dout:xxxx led:000000
#  regs: 0000 0000 0000 0020 0000 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 4 state: RF ====
#  pc:0004 ir:0000000001110001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0020 0000 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 5 state: EX ====
#  pc:0004 ir:0000000001110001 treg1:0000 treg2:0020 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0000 sbus2:0071 dbus:0000 addr:0020 din:1234 dout:xxxx led:000000
#  regs: 0000 0000 0000 0020 0000 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 6 state: WB ====
#  pc:0004 ir:0000000001110001 treg1:0000 treg2:0020 rdr:1234 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:1234 dbus:1234 addr:0020 din:xxxx dout:0000 led:000000
#  regs: 0000 0000 0000 0020 0000 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 7 state: IF ====
#  pc:0004 ir:0000000001110001 treg1:0000 treg2:0020 rdr:1234 wdr:0000 oe:1 we:0
#  sbus1:0004 sbus2:0002 dbus:0006 addr:0004 din:0c22 dout:xxxx led:000000
#  regs: 1234 0000 0000 0020 0000 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 8 state: RF ====
#  pc:0006 ir:0000110000100010 treg1:0000 treg2:0020 rdr:1234 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 0000 0020 0000 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 9 state: EX ====
#  pc:0006 ir:0000110000100010 treg1:0000 treg2:0000 rdr:1234 wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0022 dbus:0022 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 0000 0020 0000 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 10 state: IF ====
#  pc:0006 ir:0000110000100010 treg1:0000 treg2:0000 rdr:1234 wdr:0000 oe:1 we:0
#  sbus1:0006 sbus2:0002 dbus:0008 addr:0006 din:0191 dout:xxxx led:000000
#  regs: 1234 0000 0000 0020 0022 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 11 state: RF ====
#  pc:0008 ir:0000000110010001 treg1:0000 treg2:0000 rdr:1234 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 0000 0020 0022 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 12 state: EX ====
#  pc:0008 ir:0000000110010001 treg1:0000 treg2:0022 rdr:1234 wdr:0000 oe:1 we:0
#  sbus1:0000 sbus2:ff91 dbus:0000 addr:0022 din:0004 dout:xxxx led:000000
#  regs: 1234 0000 0000 0020 0022 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 13 state: WB ====
#  pc:0008 ir:0000000110010001 treg1:0000 treg2:0022 rdr:0004 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:0004 dbus:0004 addr:0022 din:xxxx dout:0000 led:000000
#  regs: 1234 0000 0000 0020 0022 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 14 state: IF ====
#  pc:0008 ir:0000000110010001 treg1:0000 treg2:0022 rdr:0004 wdr:0000 oe:1 we:0
#  sbus1:0008 sbus2:0002 dbus:000a addr:0008 din:0d24 dout:xxxx led:000000
#  regs: 1234 0004 0000 0020 0022 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 15 state: RF ====
#  pc:000a ir:0000110100100100 treg1:0000 treg2:0022 rdr:0004 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0004 0000 0020 0022 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 16 state: EX ====
#  pc:000a ir:0000110100100100 treg1:0000 treg2:0004 rdr:0004 wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0024 dbus:0024 addr:0004 din:xxxx dout:xxxx led:000000
#  regs: 1234 0004 0000 0020 0022 0000 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 17 state: IF ====
#  pc:000a ir:0000110100100100 treg1:0000 treg2:0004 rdr:0004 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:02b1 dout:xxxx led:000000
#  regs: 1234 0004 0000 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 18 state: RF ====
#  pc:000c ir:0000001010110001 treg1:0000 treg2:0004 rdr:0004 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0004 0000 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 19 state: EX ====
#  pc:000c ir:0000001010110001 treg1:0000 treg2:0024 rdr:0004 wdr:0000 oe:1 we:0
#  sbus1:0000 sbus2:ffb1 dbus:0000 addr:0024 din:0000 dout:xxxx led:000000
#  regs: 1234 0004 0000 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 20 state: WB ====
#  pc:000c ir:0000001010110001 treg1:0000 treg2:0024 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:0000 dbus:0000 addr:0024 din:xxxx dout:0000 led:000000
#  regs: 1234 0004 0000 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 21 state: IF ====
#  pc:000c ir:0000001010110001 treg1:0000 treg2:0024 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:0204 dout:xxxx led:000000
#  regs: 1234 0004 0000 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 22 state: RF ====
#  pc:000e ir:0000001000000100 treg1:0000 treg2:0024 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0004 0000 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 23 state: EX ====
#  pc:000e ir:0000001000000100 treg1:0000 treg2:1234 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:1234 dbus:1234 addr:1234 din:xxxx dout:xxxx led:000000
#  regs: 1234 0004 0000 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 24 state: IF ====
#  pc:000e ir:0000001000000100 treg1:0000 treg2:1234 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:21ff dout:xxxx led:000000
#  regs: 1234 0004 1234 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 25 state: RF ====
#  pc:0010 ir:0010000111111111 treg1:0000 treg2:1234 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0004 1234 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 26 state: EX ====
#  pc:0010 ir:0010000111111111 treg1:0004 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0004 sbus2:ffff dbus:0003 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 1234 0004 1234 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 27 state: IF ====
#  pc:0010 ir:0010000111111111 treg1:0004 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:81fa dout:xxxx led:000000
#  regs: 1234 0003 1234 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 28 state: RF ====
#  pc:0012 ir:1000000111111010 treg1:0004 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0003 1234 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 29 state: EX ====
#  pc:0012 ir:1000000111111010 treg1:0003 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:fffa dbus:000c addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 1234 0003 1234 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 30 state: IF ====
#  pc:000c ir:1000000111111010 treg1:0003 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:0204 dout:xxxx led:000000
#  regs: 1234 0003 1234 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 31 state: RF ====
#  pc:000e ir:0000001000000100 treg1:0003 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0003 1234 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 32 state: EX ====
#  pc:000e ir:0000001000000100 treg1:1234 treg2:1234 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:1234 sbus2:1234 dbus:2468 addr:1234 din:xxxx dout:xxxx led:000000
#  regs: 1234 0003 1234 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 33 state: IF ====
#  pc:000e ir:0000001000000100 treg1:1234 treg2:1234 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:21ff dout:xxxx led:000000
#  regs: 1234 0003 2468 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 34 state: RF ====
#  pc:0010 ir:0010000111111111 treg1:1234 treg2:1234 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0003 2468 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 35 state: EX ====
#  pc:0010 ir:0010000111111111 treg1:0003 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0003 sbus2:ffff dbus:0002 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 1234 0003 2468 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 36 state: IF ====
#  pc:0010 ir:0010000111111111 treg1:0003 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:81fa dout:xxxx led:000000
#  regs: 1234 0002 2468 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 37 state: RF ====
#  pc:0012 ir:1000000111111010 treg1:0003 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0002 2468 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 38 state: EX ====
#  pc:0012 ir:1000000111111010 treg1:0002 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:fffa dbus:000c addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 1234 0002 2468 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 39 state: IF ====
#  pc:000c ir:1000000111111010 treg1:0002 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:0204 dout:xxxx led:000000
#  regs: 1234 0002 2468 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 40 state: RF ====
#  pc:000e ir:0000001000000100 treg1:0002 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0002 2468 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 41 state: EX ====
#  pc:000e ir:0000001000000100 treg1:2468 treg2:1234 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:2468 sbus2:1234 dbus:369c addr:1234 din:xxxx dout:xxxx led:000000
#  regs: 1234 0002 2468 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 42 state: IF ====
#  pc:000e ir:0000001000000100 treg1:2468 treg2:1234 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:21ff dout:xxxx led:000000
#  regs: 1234 0002 369c 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 43 state: RF ====
#  pc:0010 ir:0010000111111111 treg1:2468 treg2:1234 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0002 369c 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 44 state: EX ====
#  pc:0010 ir:0010000111111111 treg1:0002 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0002 sbus2:ffff dbus:0001 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 1234 0002 369c 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 45 state: IF ====
#  pc:0010 ir:0010000111111111 treg1:0002 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:81fa dout:xxxx led:000000
#  regs: 1234 0001 369c 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 46 state: RF ====
#  pc:0012 ir:1000000111111010 treg1:0002 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0001 369c 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 47 state: EX ====
#  pc:0012 ir:1000000111111010 treg1:0001 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:fffa dbus:000c addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 1234 0001 369c 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 48 state: IF ====
#  pc:000c ir:1000000111111010 treg1:0001 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:0204 dout:xxxx led:000000
#  regs: 1234 0001 369c 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 49 state: RF ====
#  pc:000e ir:0000001000000100 treg1:0001 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0001 369c 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 50 state: EX ====
#  pc:000e ir:0000001000000100 treg1:369c treg2:1234 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:369c sbus2:1234 dbus:48d0 addr:1234 din:xxxx dout:xxxx led:000000
#  regs: 1234 0001 369c 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 51 state: IF ====
#  pc:000e ir:0000001000000100 treg1:369c treg2:1234 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:21ff dout:xxxx led:000000
#  regs: 1234 0001 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 52 state: RF ====
#  pc:0010 ir:0010000111111111 treg1:369c treg2:1234 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0001 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 53 state: EX ====
#  pc:0010 ir:0010000111111111 treg1:0001 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0001 sbus2:ffff dbus:0000 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 1234 0001 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 54 state: IF ====
#  pc:0010 ir:0010000111111111 treg1:0001 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:81fa dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 55 state: RF ====
#  pc:0012 ir:1000000111111010 treg1:0001 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 56 state: EX ====
#  pc:0012 ir:1000000111111010 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:fffa dbus:000c addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 57 state: IF ====
#  pc:0012 ir:1000000111111010 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b0 dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 58 state: RF ====
#  pc:0014 ir:0000001010110000 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 59 state: EX ====
#  pc:0014 ir:0000001010110000 treg1:48d0 treg2:0024 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:48d0 sbus2:ffb0 dbus:48d0 addr:0024 din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 60 state: WB ====
#  pc:0014 ir:0000001010110000 treg1:48d0 treg2:0024 rdr:0000 wdr:48d0 oe:0 we:1
#  sbus1:xxxx sbus2:0000 dbus:0000 addr:0024 din:xxxx dout:48d0 led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 00 00 00 00
# 
# ==== clock: 61 state: IF ====
#  pc:0014 ir:0000001010110000 treg1:48d0 treg2:0024 rdr:0000 wdr:48d0 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:3602 dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 48 d0 00 00
# 
# ==== clock: 62 state: RF ====
#  pc:0016 ir:0011011000000010 treg1:48d0 treg2:0024 rdr:0000 wdr:48d0 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 48 d0 00 00
# 
# ==== clock: 63 state: EX ====
#  pc:0016 ir:0011011000000010 treg1:0000 treg2:1234 rdr:0000 wdr:48d0 oe:0 we:0
#  sbus1:0000 sbus2:0002 dbus:0200 addr:1234 din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0000 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 48 d0 00 00
# 
# ==== clock: 64 state: IF ====
#  pc:0016 ir:0011011000000010 treg1:0000 treg2:1234 rdr:0000 wdr:48d0 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:02d0 dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0200 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 48 d0 00 00
# 
# ==== clock: 65 state: RF ====
#  pc:0018 ir:0000001011010000 treg1:0000 treg2:1234 rdr:0000 wdr:48d0 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0200 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 48 d0 00 00
# 
# ==== clock: 66 state: EX ====
#  pc:0018 ir:0000001011010000 treg1:48d0 treg2:0200 rdr:0000 wdr:48d0 oe:0 we:0
#  sbus1:48d0 sbus2:ffd0 dbus:48d0 addr:0200 din:xxxx dout:xxxx led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0200 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 48 d0 00 00
# 
# ==== clock: 67 state: WB ====
#  pc:0018 ir:0000001011010000 treg1:48d0 treg2:0200 rdr:0000 wdr:48d0 oe:0 we:1
#  sbus1:xxxx sbus2:0000 dbus:0000 addr:0200 din:xxxx dout:48d0 led:000000
#  regs: 1234 0000 48d0 0020 0022 0024 0200 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 48 d0 00 00
# 
# ==== clock: 68 state: IF ====
#  pc:0018 ir:0000001011010000 treg1:48d0 treg2:0200 rdr:0000 wdr:48d0 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:c7fe dout:xxxx led:0048d0
#  regs: 1234 0000 48d0 0020 0022 0024 0200 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 48 d0 00 00
# 
# ==== clock: 69 state: RF ====
#  pc:001a ir:1100011111111110 treg1:48d0 treg2:0200 rdr:0000 wdr:48d0 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:0048d0
#  regs: 1234 0000 48d0 0020 0022 0024 0200 0000
#  mem[00-07]: 0b 20 00 71 0c 22 01 91
#  mem[08-0f]: 0d 24 02 b1 02 04 21 ff
#  mem[10-17]: 81 fa 02 b0 36 02 02 d0
#  mem[18-1f]: c7 fe 00 00 00 00 00 00
#  mem[20-27]: 12 34 00 04 48 d0 00 00
# 
# ** Note: $finish    : sim_risc16.sv(47)
#    Time: 2800 ns  Iteration: 0  Instance: /sim_risc16
