<profile>

<section name = "Vitis HLS Report for 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop'" level="0">
<item name = "Date">Wed Mar 20 05:12:16 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.734 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1926, 1926, 19.260 us, 19.260 us, 1926, 1926, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- columnloop">1924, 1924, 6, 1, 1, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 50, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 6, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 65, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_15ns_22_1_1_U62">mul_8ns_15ns_22_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_12ns_22ns_22_4_1_U63">mac_muladd_8ns_12ns_22ns_22_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_15ns_22ns_23_4_1_U64">mac_muladd_8ns_15ns_22ns_23_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln5582_fu_95_p2">+, 0, 0, 23, 16, 1</column>
<column name="icmp_ln5582_fu_89_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 16, 32</column>
<column name="imgInput0_data_blk_n">9, 2, 1, 2</column>
<column name="imgOutput0_data_blk_n">9, 2, 1, 2</column>
<column name="j_fu_58">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="j_fu_58">16, 0, 16, 0</column>
<column name="mul_ln886_reg_207">22, 0, 22, 0</column>
<column name="p_1_reg_187">8, 0, 8, 0</column>
<column name="p_2_reg_192">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bgr2gray&lt;16, 0, 1080, 1920, 1, 2, 2&gt;_Pipeline_columnloop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bgr2gray&lt;16, 0, 1080, 1920, 1, 2, 2&gt;_Pipeline_columnloop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bgr2gray&lt;16, 0, 1080, 1920, 1, 2, 2&gt;_Pipeline_columnloop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bgr2gray&lt;16, 0, 1080, 1920, 1, 2, 2&gt;_Pipeline_columnloop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bgr2gray&lt;16, 0, 1080, 1920, 1, 2, 2&gt;_Pipeline_columnloop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bgr2gray&lt;16, 0, 1080, 1920, 1, 2, 2&gt;_Pipeline_columnloop, return value</column>
<column name="imgInput0_data_dout">in, 24, ap_fifo, imgInput0_data, pointer</column>
<column name="imgInput0_data_num_data_valid">in, 3, ap_fifo, imgInput0_data, pointer</column>
<column name="imgInput0_data_fifo_cap">in, 3, ap_fifo, imgInput0_data, pointer</column>
<column name="imgInput0_data_empty_n">in, 1, ap_fifo, imgInput0_data, pointer</column>
<column name="imgInput0_data_read">out, 1, ap_fifo, imgInput0_data, pointer</column>
<column name="imgOutput0_data_din">out, 8, ap_fifo, imgOutput0_data, pointer</column>
<column name="imgOutput0_data_num_data_valid">in, 3, ap_fifo, imgOutput0_data, pointer</column>
<column name="imgOutput0_data_fifo_cap">in, 3, ap_fifo, imgOutput0_data, pointer</column>
<column name="imgOutput0_data_full_n">in, 1, ap_fifo, imgOutput0_data, pointer</column>
<column name="imgOutput0_data_write">out, 1, ap_fifo, imgOutput0_data, pointer</column>
<column name="empty">in, 16, ap_none, empty, scalar</column>
</table>
</item>
</section>
</profile>
